Analysis & Synthesis report for HINS_PRJ_V1
Mon Dec 08 12:39:17 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_next
 11. State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_state
 12. State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|i_next
 13. State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|i_state
 14. State Machine - |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize
 15. State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|HW_SM
 16. State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CPU_SM
 17. State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state
 18. State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_scl_enable
 19. State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|AIN_SM
 20. State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|HW_SM
 21. State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|state
 22. State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_scl_enable
 23. State Machine - |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|state
 24. State Machine - |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|i2c_scl_enable
 25. State Machine - |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component
 33. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated
 34. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p
 35. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p
 36. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram
 37. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr
 38. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 39. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 40. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr
 41. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 42. Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 43. Source assignments for CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated
 44. Source assignments for CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 45. Source assignments for CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 46. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 47. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 48. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 49. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 50. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 51. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 52. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 53. Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 54. Source assignments for CPU:u0|CPU_sdram:sdram
 55. Source assignments for CPU:u0|CPU_uart:uart
 56. Source assignments for CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 57. Source assignments for CPU:u0|CPU_uart:uart_dbg
 58. Source assignments for CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 59. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux
 60. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 61. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux
 62. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_001
 63. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_002
 64. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 65. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 66. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 67. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_006
 68. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_007
 69. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_008
 70. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_009
 71. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_010
 72. Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_011
 73. Source assignments for CPU:u0|altera_reset_controller:rst_controller
 74. Source assignments for CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for CPU:u0|altera_reset_controller:rst_controller_001
 77. Source assignments for CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 80. Parameter Settings for User Entity Instance: my_timer:timer_inst
 81. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo
 82. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component
 83. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen
 84. Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen
 85. Parameter Settings for User Entity Instance: CPU:u0|CPU_epcs:epcs
 86. Parameter Settings for User Entity Instance: CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom
 87. Parameter Settings for User Entity Instance: CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo
 88. Parameter Settings for User Entity Instance: CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo
 89. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a
 90. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b
 92. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 94. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram
 95. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 97. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 98. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 99. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
100. Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy
101. Parameter Settings for User Entity Instance: CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
102. Parameter Settings for User Entity Instance: CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
103. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
104. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
105. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
106. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator
107. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
108. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
109. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator
110. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
111. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator
112. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
113. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator
114. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator
115. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator
116. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator
117. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
118. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
119. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
120. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent
123. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
126. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
129. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent
132. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
135. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
138. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent
139. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
142. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent
145. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent
148. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent
151. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent
154. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|CPU_mm_interconnect_0_router_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_003|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_004|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_006|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_008|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_009|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_010|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_011|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_012|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_013|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
171. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
172. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
183. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
185. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
186. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
187. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
188. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
189. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
190. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
191. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
192. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
193. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
194. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
195. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
196. Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
197. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller
198. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
199. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
200. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001
201. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. altpll Parameter Settings by Entity Instance
204. dcfifo Parameter Settings by Entity Instance
205. scfifo Parameter Settings by Entity Instance
206. altsyncram Parameter Settings by Entity Instance
207. Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
208. Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller_001"
209. Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
210. Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller"
211. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
212. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
213. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
214. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
215. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
216. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
217. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode"
218. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode"
219. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode"
220. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode"
221. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|CPU_mm_interconnect_0_router_default_decode:the_default_decode"
222. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo"
223. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent"
224. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo"
225. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent"
226. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo"
227. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent"
228. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent"
230. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
232. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent"
234. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
235. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
236. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
237. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo"
238. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent"
239. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
240. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
241. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
242. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
243. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo"
244. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent"
245. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
246. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
247. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
248. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
249. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator"
250. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator"
251. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator"
252. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator"
253. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
254. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator"
255. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
256. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
257. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
258. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
259. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator"
260. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
261. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
262. Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
263. Port Connectivity Checks: "CPU:u0|CPU_uart:uart_dbg"
264. Port Connectivity Checks: "CPU:u0|CPU_uart:uart"
265. Port Connectivity Checks: "CPU:u0|CPU_spi_ADC:spi_dac"
266. Port Connectivity Checks: "CPU:u0|CPU_spi_ADC:spi_adc"
267. Port Connectivity Checks: "CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module"
268. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy"
269. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
270. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
271. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_pib:the_CPU_nios2_cpu_nios2_oci_pib"
272. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo|CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc"
273. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace|CPU_nios2_cpu_nios2_oci_td_mode:CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode"
274. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_itrace:the_CPU_nios2_cpu_nios2_oci_itrace"
275. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk"
276. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk"
277. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug"
278. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci"
279. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_test_bench:the_CPU_nios2_cpu_test_bench"
280. Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2"
281. Port Connectivity Checks: "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic"
282. Port Connectivity Checks: "CPU:u0|CPU_jtag_uart:jtag_uart"
283. Port Connectivity Checks: "CPU:u0|CPU_epcs:epcs"
284. Port Connectivity Checks: "CPU:u0"
285. Port Connectivity Checks: "i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX"
286. Port Connectivity Checks: "i2c_controller_ADS122C04:inst_i2c_ADS122C04"
287. Port Connectivity Checks: "i2c_controller_eeprom:inst_i2c_eeprom"
288. Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen"
289. Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen"
290. Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1"
291. Port Connectivity Checks: "my_timer:timer_inst"
292. Post-Synthesis Netlist Statistics for Top Partition
293. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
294. Elapsed Time Per Partition
295. Analysis & Synthesis Messages
296. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 08 12:39:17 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; HINS_PRJ_V1                                 ;
; Top-level Entity Name              ; HINS_TOP_V1                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,244                                       ;
;     Total combinational functions  ; 6,117                                       ;
;     Dedicated logic registers      ; 5,488                                       ;
; Total registers                    ; 5488                                        ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 23,040                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F17I7       ;                    ;
; Top-level entity name                                            ; HINS_TOP_V1        ; HINS_PRJ_V1        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../TOP/HINS_TOP_V1.sv                                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv                                                                                  ;             ;
; fifo.v                                                                                                                                     ; yes             ; User Wizard-Generated File                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v                                                                              ;             ;
; pll.v                                                                                                                                      ; yes             ; User Wizard-Generated File                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v                                                                               ;             ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/cpu.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/cpu.v                                                                     ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_dac_rst.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_dac_rst.v                                                  ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_epcs.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_epcs.v                                                     ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_epcs_boot_rom.hex                                          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_epcs_boot_rom.hex                                          ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_irq_mapper.sv                                              ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_jtag_uart.v                                                ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                        ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                      ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v                  ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                             ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                         ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                               ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv                           ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                                ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                             ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv                         ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                               ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                           ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2.v                                                    ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.v                                                ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v                             ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v                                ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v                                     ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sdram.v                                                    ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_spi_adc.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_spi_adc.v                                                  ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sync_in.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sync_in.v                                                  ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_sysid.v                                                    ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_uart.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_uart.v                                                     ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/gyrovarset_60.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/gyrovarset_60.v                                                ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                        ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                    ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv                                 ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                            ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                  ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_master_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_master_translator.sv                             ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                   ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                              ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv                                 ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_controller.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_controller.v                                      ; CPU         ;
; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_synchronizer.v                                    ; CPU         ;
; altpll.tdf                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                          ;             ;
; aglobal181.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                      ;             ;
; stratix_pll.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                     ;             ;
; stratixii_pll.inc                                                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                   ;             ;
; cycloneii_pll.inc                                                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                   ;             ;
; db/pll_altpll.v                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v                                                                     ;             ;
; my_sync_gen.sv                                                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_sync_gen.sv                                                                                ;             ;
; my_timer.sv                                                                                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_timer.sv                                                                                   ;             ;
; hins_fog_v1.sv                                                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv                                                                            ;             ;
; my_modulation_gen_v1.sv                                                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_modulation_gen_v1.sv                                                                       ;             ;
; adc_sync_buffer.sv                                                                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv                                                                            ;             ;
; dcfifo.tdf                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                          ;             ;
; lpm_counter.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; lpm_add_sub.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; altdpram.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; a_graycounter.inc                                                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                   ;             ;
; a_fefifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                        ;             ;
; a_gray2bin.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                      ;             ;
; dffpipe.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                         ;             ;
; alt_sync_fifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                   ;             ;
; lpm_compare.inc                                                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; altsyncram_fifo.inc                                                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                 ;             ;
; db/dcfifo_r1k1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf                                                                  ;             ;
; db/a_graycounter_t57.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_t57.tdf                                                            ;             ;
; db/a_graycounter_pjc.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_pjc.tdf                                                            ;             ;
; db/altsyncram_iv61.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf                                                              ;             ;
; db/dffpipe_3dc.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf                                                                  ;             ;
; db/alt_synch_pipe_0ol.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf                                                           ;             ;
; db/dffpipe_hd9.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_hd9.tdf                                                                  ;             ;
; db/alt_synch_pipe_1ol.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf                                                           ;             ;
; db/dffpipe_id9.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_id9.tdf                                                                  ;             ;
; db/cmpr_f66.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cmpr_f66.tdf                                                                     ;             ;
; my_err_signal_gen_v1.sv                                                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_err_signal_gen_v1.sv                                                                       ;             ;
; feedback_step_gen_v1.sv                                                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv                                                                       ;             ;
; phase_ramp_gen_v1.sv                                                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/phase_ramp_gen_v1.sv                                                                          ;             ;
; i2c_controller_eeprom.sv                                                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv                                                               ;             ;
; i2c_controller_ads122c04.sv                                                                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv                                                               ;             ;
; i2c_controller_asm330lhhx.sv                                                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv                                                              ;             ;
; altsyncram.tdf                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; a_rdenreg.inc                                                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; db/altsyncram_tu31.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_tu31.tdf                                                              ;             ;
; scfifo.tdf                                                                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;             ;
; a_regfifo.inc                                                                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;             ;
; a_dpfifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;             ;
; a_i2fifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;             ;
; a_fffifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;             ;
; a_f2fifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;             ;
; db/scfifo_jr21.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_dpfifo_l011.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cntr_do7.tdf                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_6mc1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                           ;             ;
; db/altsyncram_ac71.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                            ;             ;
; sld_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld4140dc31/alt_sld_fab.v                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab.v                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                         ; yes             ; Encrypted Auto-Found VHDL File               ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,244                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 6117                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 3819                                                                            ;
;     -- 3 input functions                    ; 1200                                                                            ;
;     -- <=2 input functions                  ; 1098                                                                            ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 5525                                                                            ;
;     -- arithmetic mode                      ; 592                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 5488                                                                            ;
;     -- Dedicated logic registers            ; 5488                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 98                                                                              ;
; Total memory bits                           ; 23040                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4806                                                                            ;
; Total fan-out                               ; 43868                                                                           ;
; Average fan-out                             ; 3.66                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |HINS_TOP_V1                                                                                                                            ; 6117 (1)            ; 5488 (2)                  ; 23040       ; 0            ; 0       ; 0         ; 98   ; 0            ; |HINS_TOP_V1                                                                                                                                                                                                                                                                                                                                            ; HINS_TOP_V1                          ; work         ;
;    |CPU:u0|                                                                                                                             ; 4530 (0)            ; 4099 (0)                  ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0                                                                                                                                                                                                                                                                                                                                     ; CPU                                  ; CPU          ;
;       |CPU_DAC_RST:dac_rst|                                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_DAC_RST:dac_rst                                                                                                                                                                                                                                                                                                                 ; CPU_DAC_RST                          ; CPU          ;
;       |CPU_epcs:epcs|                                                                                                                   ; 146 (33)            ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs                                                                                                                                                                                                                                                                                                                       ; CPU_epcs                             ; CPU          ;
;          |CPU_epcs_sub:the_CPU_epcs_sub|                                                                                                ; 113 (113)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub                                                                                                                                                                                                                                                                                         ; CPU_epcs_sub                         ; CPU          ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;             |altsyncram_tu31:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_tu31                      ; work         ;
;       |CPU_jtag_uart:jtag_uart|                                                                                                         ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; CPU_jtag_uart                        ; CPU          ;
;          |CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; CPU_jtag_uart_scfifo_r               ; CPU          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                             ; work         ;
;          |CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; CPU_jtag_uart_scfifo_w               ; CPU          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                             ; work         ;
;          |alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|                                                                            ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                    ; work         ;
;       |CPU_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 727 (0)             ; 552 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; CPU_mm_interconnect_0                ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; CPU_mm_interconnect_0_cmd_demux      ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_cmd_demux_001  ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                                ; 37 (33)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                                ; 52 (48)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_router:router|                                                                                          ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; CPU_mm_interconnect_0_router         ; CPU          ;
;          |CPU_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; CPU_mm_interconnect_0_router_001     ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 125 (125)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; CPU_mm_interconnect_0_rsp_mux        ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_rsp_mux_001    ; CPU          ;
;          |altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 69 (69)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|                                                                   ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; CPU          ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent           ; CPU          ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator      ; CPU          ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator      ; CPU          ;
;          |altera_merlin_slave_agent:dac_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 20 (12)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; CPU          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor     ; CPU          ;
;          |altera_merlin_slave_agent:sync_in_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_translator:dac_rst_s1_translator|                                                                         ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                             ; 4 (4)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:spi_adc_spi_control_port_translator|                                                           ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:spi_dac_spi_control_port_translator|                                                           ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:sync_in_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:uart_dbg_s1_translator|                                                                        ; 6 (6)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:varset_1_avalon_slave_translator|                                                              ; 8 (8)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 44 (44)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter          ; CPU          ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter          ; CPU          ;
;       |CPU_nios2:nios2|                                                                                                                 ; 1045 (0)            ; 607 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2                                                                                                                                                                                                                                                                                                                     ; CPU_nios2                            ; CPU          ;
;          |CPU_nios2_cpu:cpu|                                                                                                            ; 1045 (743)          ; 607 (332)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                   ; CPU_nios2_cpu                        ; CPU          ;
;             |CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|                                                                       ; 302 (42)            ; 275 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci                                                                                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci              ; CPU          ;
;                |CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|                                                ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper                                                                                                                                                                       ; CPU_nios2_cpu_debug_slave_wrapper    ; CPU          ;
;                   |CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|                                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk                                                                                                 ; CPU_nios2_cpu_debug_slave_sysclk     ; CPU          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|                                                     ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck                                                                                                       ; CPU_nios2_cpu_debug_slave_tck        ; CPU          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                   |sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                |CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|                                                      ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg                                                                                                                                                                             ; CPU_nios2_cpu_nios2_avalon_reg       ; CPU          ;
;                |CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|                                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci_break        ; CPU          ;
;                |CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|                                                        ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci_debug        ; CPU          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|                                                              ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem                                                                                                                                                                                     ; CPU_nios2_cpu_nios2_ocimem           ; CPU          ;
;                   |CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram                                                                                                                      ; CPU_nios2_cpu_ociram_sp_ram_module   ; CPU          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a                                                                                                                                                                                                                                ; CPU_nios2_cpu_register_bank_a_module ; CPU          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                      ; work         ;
;             |CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b                                                                                                                                                                                                                                ; CPU_nios2_cpu_register_bank_b_module ; CPU          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                      ; work         ;
;       |CPU_sdram:sdram|                                                                                                                 ; 274 (221)           ; 243 (155)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram                                                                                                                                                                                                                                                                                                                     ; CPU_sdram                            ; CPU          ;
;          |CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|                                                                ; 53 (53)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module                                                                                                                                                                                                                                                       ; CPU_sdram_input_efifo_module         ; CPU          ;
;       |CPU_spi_ADC:spi_adc|                                                                                                             ; 136 (136)           ; 145 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc                                                                                                                                                                                                                                                                                                                 ; CPU_spi_ADC                          ; CPU          ;
;       |CPU_spi_ADC:spi_dac|                                                                                                             ; 133 (133)           ; 145 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_dac                                                                                                                                                                                                                                                                                                                 ; CPU_spi_ADC                          ; CPU          ;
;       |CPU_sync_in:sync_in|                                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_sync_in:sync_in                                                                                                                                                                                                                                                                                                                 ; CPU_sync_in                          ; CPU          ;
;       |CPU_uart:uart_dbg|                                                                                                               ; 124 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg                                                                                                                                                                                                                                                                                                                   ; CPU_uart                             ; CPU          ;
;          |CPU_uart_regs:the_CPU_uart_regs|                                                                                              ; 40 (40)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs                                                                                                                                                                                                                                                                                   ; CPU_uart_regs                        ; CPU          ;
;          |CPU_uart_rx:the_CPU_uart_rx|                                                                                                  ; 46 (46)             ; 38 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx                                                                                                                                                                                                                                                                                       ; CPU_uart_rx                          ; CPU          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                   ; altera_std_synchronizer              ; work         ;
;          |CPU_uart_tx:the_CPU_uart_tx|                                                                                                  ; 38 (38)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx                                                                                                                                                                                                                                                                                       ; CPU_uart_tx                          ; CPU          ;
;       |CPU_uart:uart|                                                                                                                   ; 120 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart                                                                                                                                                                                                                                                                                                                       ; CPU_uart                             ; CPU          ;
;          |CPU_uart_regs:the_CPU_uart_regs|                                                                                              ; 35 (35)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs                                                                                                                                                                                                                                                                                       ; CPU_uart_regs                        ; CPU          ;
;          |CPU_uart_rx:the_CPU_uart_rx|                                                                                                  ; 46 (46)             ; 38 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx                                                                                                                                                                                                                                                                                           ; CPU_uart_rx                          ; CPU          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                       ; altera_std_synchronizer              ; work         ;
;          |CPU_uart_tx:the_CPU_uart_tx|                                                                                                  ; 39 (39)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx                                                                                                                                                                                                                                                                                           ; CPU_uart_tx                          ; CPU          ;
;       |GyroVarSet_60:varset_1|                                                                                                          ; 1662 (1662)         ; 1952 (1952)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1                                                                                                                                                                                                                                                                                                              ; GyroVarSet_60                        ; CPU          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                          ; altera_reset_controller              ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                           ; altera_reset_synchronizer            ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer            ; CPU          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ; altera_reset_controller              ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer            ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer            ; CPU          ;
;    |HINS_fog_v1:u_hins_fog_v1|                                                                                                          ; 516 (0)             ; 480 (0)                   ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1                                                                                                                                                                                                                                                                                                                  ; HINS_fog_v1                          ; work         ;
;       |adc_sync_buffer:u_adc_sync_fifo|                                                                                                 ; 51 (0)              ; 93 (0)                    ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo                                                                                                                                                                                                                                                                                  ; adc_sync_buffer                      ; work         ;
;          |fifo:fifo_inst|                                                                                                               ; 51 (0)              ; 93 (0)                    ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst                                                                                                                                                                                                                                                                   ; fifo                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 51 (0)              ; 93 (0)                    ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                               ; work         ;
;                |dcfifo_r1k1:auto_generated|                                                                                             ; 51 (6)              ; 93 (27)                   ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated                                                                                                                                                                                                                ; dcfifo_r1k1                          ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                         ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_pjc                    ; work         ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                         ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_t57                    ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                                                                          ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_0ol                   ; work         ;
;                      |dffpipe_hd9:dffpipe14|                                                                                            ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                                               ; dffpipe_hd9                          ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                                                                          ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_1ol                   ; work         ;
;                      |dffpipe_id9:dffpipe17|                                                                                            ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                               ; dffpipe_id9                          ; work         ;
;                   |altsyncram_iv61:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram                                                                                                                                                                                       ; altsyncram_iv61                      ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                       ; cmpr_f66                             ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                        ; cmpr_f66                             ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                             ; dffpipe_3dc                          ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                             ; dffpipe_3dc                          ; work         ;
;       |feedback_step_gen_v1:u_fb_step_gen|                                                                                              ; 63 (63)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen                                                                                                                                                                                                                                                                               ; feedback_step_gen_v1                 ; work         ;
;       |my_err_signal_gen_v1:u_err_gen|                                                                                                  ; 247 (247)           ; 175 (175)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen                                                                                                                                                                                                                                                                                   ; my_err_signal_gen_v1                 ; work         ;
;       |my_modulation_gen_v1:u_mod_gen|                                                                                                  ; 43 (43)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen                                                                                                                                                                                                                                                                                   ; my_modulation_gen_v1                 ; work         ;
;       |phase_ramp_gen_v1:u_ramp_gen|                                                                                                    ; 112 (112)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen                                                                                                                                                                                                                                                                                     ; phase_ramp_gen_v1                    ; work         ;
;    |i2c_controller_ADS122C04:inst_i2c_ADS122C04|                                                                                        ; 265 (265)           ; 225 (225)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04                                                                                                                                                                                                                                                                                                ; i2c_controller_ADS122C04             ; work         ;
;    |i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|                                                                                      ; 279 (279)           ; 294 (294)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX                                                                                                                                                                                                                                                                                              ; i2c_controller_ASM330LHHX            ; work         ;
;    |i2c_controller_eeprom:inst_i2c_eeprom|                                                                                              ; 187 (187)           ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom                                                                                                                                                                                                                                                                                                      ; i2c_controller_eeprom                ; work         ;
;    |my_sync_gen:sync_gen_inst|                                                                                                          ; 115 (115)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|my_sync_gen:sync_gen_inst                                                                                                                                                                                                                                                                                                                  ; my_sync_gen                          ; work         ;
;    |my_timer:timer_inst|                                                                                                                ; 76 (76)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|my_timer:timer_inst                                                                                                                                                                                                                                                                                                                        ; my_timer                             ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                                  ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                               ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; CPU_epcs_boot_rom.hex ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                  ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                  ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name                        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                                      ;
+--------+-------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                      ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                      ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                      ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                      ;
; Altera ; Signal Tap                          ; N/A     ; N/A          ; Licensed     ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                      ;
; Altera ; ALTPLL                              ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v                                                ;
; N/A    ; Qsys                                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0                                                                                                                                                                                                                                                              ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_pio                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_DAC_RST:dac_rst                                                                                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_epcs_flash_controller ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs                                                                                                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_irq_mapper                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_jtag_uart             ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_mm_interconnect              ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_st_adapter            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; error_adapter                       ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent                                                                                                                                                                           ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo                                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator                                                                                                                                                                 ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                               ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                     ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                     ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                         ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_master_agent          ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_master_translator     ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router                                                                                                                                                                                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_003                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_004                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_006                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_008                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_009                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_010                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_011                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_012                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_router                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_013                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_demultiplexer         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_multiplexer           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                             ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_burst_adapter         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_width_adapter         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                               ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_width_adapter         ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                               ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent                                                                                                                                                             ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent                                                                                                                                                             ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent                                                                                                                                                                           ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo                                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator                                                                                                                                                                 ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                  ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                             ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                        ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo                                                                                                                                                                     ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                              ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                         ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                    ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_agent           ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sc_fifo               ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo                                                                                                                                                           ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_merlin_slave_translator      ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator                                                                                                                                                      ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_nios2_gen2                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2                                                                                                                                                                                                                                              ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_nios2_gen2_unit              ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu                                                                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_reset_controller             ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_reset_controller             ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                   ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_new_sdram_controller  ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram                                                                                                                                                                                                                                              ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_spi                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc                                                                                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_spi                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_dac                                                                                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_pio                   ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_sync_in:sync_in                                                                                                                                                                                                                                          ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_sysid_qsys            ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_sysid:sysid                                                                                                                                                                                                                                              ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_uart                  ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart                                                                                                                                                                                                                                                ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; altera_avalon_uart                  ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg                                                                                                                                                                                                                                            ; D:/github/adamShiau_FPGA/intel_IP/HINS/QSYS/CPU.qsys ;
; Altera ; FIFO                                ; 18.1    ; N/A          ; N/A          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst                                                                                                                                                                                            ; fifo.v                                               ;
+--------+-------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_next                                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_state                                                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|i_next     ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|i_state                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|HW_SM ;
+--------------------------+-------------------------------------------------------+
; Name                     ; HW_SM.HW_SM_R_ALL                                     ;
+--------------------------+-------------------------------------------------------+
; HW_SM.HW_SM_W_REG_TEMP_L ; 0                                                     ;
; HW_SM.HW_SM_R_ALL        ; 1                                                     ;
+--------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CPU_SM ;
+---------------------+-------------------------------------------------------------+
; Name                ; CPU_SM.CPU_SM_R_REG                                         ;
+---------------------+-------------------------------------------------------------+
; CPU_SM.CPU_SM_W_REG ; 0                                                           ;
; CPU_SM.CPU_SM_R_REG ; 1                                                           ;
+---------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+
; Name              ; state.STOP2 ; state.STOP ; state.WRITE_ACK14 ; state.READ_DATA14 ; state.WRITE_ACK13 ; state.READ_DATA13 ; state.WRITE_ACK12 ; state.READ_DATA12 ; state.WRITE_ACK11 ; state.READ_DATA11 ; state.WRITE_ACK10 ; state.READ_DATA10 ; state.WRITE_ACK9 ; state.READ_DATA9 ; state.WRITE_ACK8 ; state.READ_DATA8 ; state.WRITE_ACK7 ; state.READ_DATA7 ; state.WRITE_ACK6 ; state.READ_DATA6 ; state.WRITE_ACK5 ; state.READ_DATA5 ; state.WRITE_ACK4 ; state.READ_DATA4 ; state.WRITE_ACK3 ; state.READ_DATA3 ; state.WRITE_ACK2 ; state.READ_DATA2 ; state.WRITE_ACK ; state.READ_DATA ; state.READ_ACK3_B ; state.READ_ACK3 ; state.WRITE_DATA ; state.READ_ACK2_B ; state.READ_ACK2 ; state.REG_ADDR ; state.READ_ACK_B ; state.READ_ACK ; state.ADDRESS ; state.START ; state.IDLE ;
+-------------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+
; state.IDLE        ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 0          ;
; state.START       ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 1           ; 1          ;
; state.ADDRESS     ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 1             ; 0           ; 1          ;
; state.READ_ACK    ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 1              ; 0             ; 0           ; 1          ;
; state.READ_ACK_B  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 1                ; 0              ; 0             ; 0           ; 1          ;
; state.REG_ADDR    ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 1              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK2   ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 1               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK2_B ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 1                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_DATA  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 1                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK3   ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 1               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK3_B ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA   ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK   ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA2  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK2  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA3  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK3  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA4  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK4  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA5  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK5  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA6  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK6  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA7  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK7  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA8  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK8  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA9  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK9  ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA10 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK10 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA11 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK11 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA12 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK12 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA13 ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK13 ; 0           ; 0          ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA14 ; 0           ; 0          ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK14 ; 0           ; 0          ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.STOP        ; 0           ; 1          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.STOP2       ; 1           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
+-------------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_scl_enable ;
+-------------------+-------------------+-------------------+-------------------------------+
; Name              ; i2c_scl_enable.00 ; i2c_scl_enable.10 ; i2c_scl_enable.01             ;
+-------------------+-------------------+-------------------+-------------------------------+
; i2c_scl_enable.01 ; 0                 ; 0                 ; 0                             ;
; i2c_scl_enable.00 ; 1                 ; 0                 ; 1                             ;
; i2c_scl_enable.10 ; 0                 ; 1                 ; 1                             ;
+-------------------+-------------------+-------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|AIN_SM                        ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; AIN_SM.AIN_SM_AIN3 ; AIN_SM.AIN_SM_AIN2 ; AIN_SM.AIN_SM_AIN1 ; AIN_SM.AIN_SM_AIN0 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; AIN_SM.AIN_SM_AIN0 ; 0                  ; 0                  ; 0                  ; 0                  ;
; AIN_SM.AIN_SM_AIN1 ; 0                  ; 0                  ; 1                  ; 1                  ;
; AIN_SM.AIN_SM_AIN2 ; 0                  ; 1                  ; 0                  ; 1                  ;
; AIN_SM.AIN_SM_AIN3 ; 1                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|HW_SM                                                                     ;
+-------------------------+-------------------------+-----------------------+-------------------------+-----------------------+----------------------+
; Name                    ; HW_SM.HW_SM_W_REG_RDATA ; HW_SM.HW_SM_WAIT_DRDY ; HW_SM.HW_SM_W_START_CMD ; HW_SM.HW_SM_W_REG_MUX ; HW_SM.HW_SM_READ_ADC ;
+-------------------------+-------------------------+-----------------------+-------------------------+-----------------------+----------------------+
; HW_SM.HW_SM_W_REG_MUX   ; 0                       ; 0                     ; 0                       ; 0                     ; 0                    ;
; HW_SM.HW_SM_W_START_CMD ; 0                       ; 0                     ; 1                       ; 1                     ; 0                    ;
; HW_SM.HW_SM_WAIT_DRDY   ; 0                       ; 1                     ; 0                       ; 1                     ; 0                    ;
; HW_SM.HW_SM_W_REG_RDATA ; 1                       ; 0                     ; 0                       ; 1                     ; 0                    ;
; HW_SM.HW_SM_READ_ADC    ; 0                       ; 0                     ; 0                       ; 1                     ; 1                    ;
+-------------------------+-------------------------+-----------------------+-------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+
; Name              ; state.NOP1 ; state.STOP2 ; state.STOP ; state.WRITE_ACK11 ; state.READ_DATA11 ; state.WRITE_ACK10 ; state.READ_DATA10 ; state.WRITE_ACK9 ; state.READ_DATA9 ; state.WRITE_ACK8 ; state.READ_DATA8 ; state.WRITE_ACK7 ; state.READ_DATA7 ; state.WRITE_ACK6 ; state.READ_DATA6 ; state.WRITE_ACK5 ; state.READ_DATA5 ; state.WRITE_ACK4 ; state.READ_DATA4 ; state.WRITE_ACK3 ; state.READ_DATA3 ; state.WRITE_ACK2 ; state.READ_DATA2 ; state.WRITE_ACK ; state.READ_DATA ; state.READ_ACK3_B ; state.READ_ACK3 ; state.WRITE_DATA ; state.READ_ACK2_B ; state.READ_ACK2 ; state.REG_ADDR ; state.READ_ACK_B ; state.READ_ACK ; state.ADDRESS ; state.START ; state.IDLE ;
+-------------------+------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+
; state.IDLE        ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 0          ;
; state.START       ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 1           ; 1          ;
; state.ADDRESS     ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 1             ; 0           ; 1          ;
; state.READ_ACK    ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 1              ; 0             ; 0           ; 1          ;
; state.READ_ACK_B  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 1                ; 0              ; 0             ; 0           ; 1          ;
; state.REG_ADDR    ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 1              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK2   ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 1               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK2_B ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 1                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_DATA  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 1                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK3   ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 1               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_ACK3_B ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA   ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK   ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA2  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK2  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA3  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK3  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA4  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK4  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA5  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK5  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA6  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK6  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA7  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK7  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA8  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK8  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA9  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK9  ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA10 ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK10 ; 0          ; 0           ; 0          ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.READ_DATA11 ; 0          ; 0           ; 0          ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.WRITE_ACK11 ; 0          ; 0           ; 0          ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.STOP        ; 0          ; 0           ; 1          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.STOP2       ; 0          ; 1           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
; state.NOP1        ; 1          ; 0           ; 0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0              ; 0             ; 0           ; 1          ;
+-------------------+------------+-------------+------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+------------------+-------------------+-----------------+----------------+------------------+----------------+---------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_scl_enable ;
+-------------------+-------------------+-------------------+-----------------------------+
; Name              ; i2c_scl_enable.00 ; i2c_scl_enable.10 ; i2c_scl_enable.01           ;
+-------------------+-------------------+-------------------+-----------------------------+
; i2c_scl_enable.01 ; 0                 ; 0                 ; 0                           ;
; i2c_scl_enable.00 ; 1                 ; 0                 ; 1                           ;
; i2c_scl_enable.10 ; 0                 ; 1                 ; 1                           ;
+-------------------+-------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+------------------+-------------------+-----------------+-----------------+-------------------+-----------------+-----------------+------------------+----------------+---------------+-------------+------------+-------------+
; Name              ; state.STOP ; state.WRITE_ACK4 ; state.READ_DATA4 ; state.WRITE_ACK3 ; state.READ_DATA3 ; state.WRITE_ACK2 ; state.READ_DATA2 ; state.WRITE_ACK ; state.READ_DATA ; state.READ_ACK7_B ; state.READ_ACK7 ; state.WRITE_DATA4 ; state.READ_ACK6_B ; state.READ_ACK6 ; state.WRITE_DATA3 ; state.READ_ACK5_B ; state.READ_ACK5 ; state.WRITE_DATA2 ; state.READ_ACK4_B ; state.READ_ACK4 ; state.WRITE_DATA ; state.READ_ACK3_B ; state.READ_ACK3 ; state.REG_LBYTE ; state.READ_ACK2_B ; state.READ_ACK2 ; state.REG_HBYTE ; state.READ_ACK_B ; state.READ_ACK ; state.ADDRESS ; state.START ; state.IDLE ; state.STOP2 ;
+-------------------+------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+------------------+-------------------+-----------------+-----------------+-------------------+-----------------+-----------------+------------------+----------------+---------------+-------------+------------+-------------+
; state.IDLE        ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 0          ; 0           ;
; state.START       ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 1           ; 1          ; 0           ;
; state.ADDRESS     ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 1             ; 0           ; 1          ; 0           ;
; state.READ_ACK    ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 1              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK_B  ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 1                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.REG_HBYTE   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 1               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK2   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 1               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK2_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 1                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.REG_LBYTE   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 1               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK3   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 1               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK3_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 1                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_DATA  ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 1                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK4   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 1               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK4_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 1                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_DATA2 ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 1                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK5   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 1               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK5_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 1                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_DATA3 ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 1                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK6   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 1               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK6_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 1                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_DATA4 ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 1                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK7   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 1               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_ACK7_B ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_DATA   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_ACK   ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_DATA2  ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_ACK2  ; 0          ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_DATA3  ; 0          ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_ACK3  ; 0          ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.READ_DATA4  ; 0          ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.WRITE_ACK4  ; 0          ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.STOP        ; 1          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 0           ;
; state.STOP2       ; 0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                 ; 0                 ; 0               ; 0                ; 0                 ; 0               ; 0               ; 0                 ; 0               ; 0               ; 0                ; 0              ; 0             ; 0           ; 1          ; 1           ;
+-------------------+------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+-------------------+-------------------+-----------------+------------------+-------------------+-----------------+-----------------+-------------------+-----------------+-----------------+------------------+----------------+---------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|i2c_scl_enable ;
+-------------------+-------------------+-------------------+-----------------------+
; Name              ; i2c_scl_enable.00 ; i2c_scl_enable.10 ; i2c_scl_enable.01     ;
+-------------------+-------------------+-------------------+-----------------------+
; i2c_scl_enable.01 ; 0                 ; 0                 ; 0                     ;
; i2c_scl_enable.00 ; 1                 ; 0                 ; 1                     ;
; i2c_scl_enable.10 ; 0                 ; 1                 ; 1                     ;
+-------------------+-------------------+-------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate                                                                                                                                                                     ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+
; Name                 ; cstate.WAIT_NEXT ; cstate.RAMP_SYNC_GEN ; cstate.RATE_SYNC_GEN ; cstate.ERR_GEN_DLY ; cstate.ERR_GEN ; cstate.ACQ_H ; cstate.ACQ_L ; cstate.WAIT_STABLE_H ; cstate.WAIT_STABLE_L ; cstate.WAIT_H_STATE ; cstate.WAIT_L_STATE ; cstate.RST ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+
; cstate.RST           ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 0          ;
; cstate.WAIT_L_STATE  ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 1                   ; 1          ;
; cstate.WAIT_H_STATE  ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 1                   ; 0                   ; 1          ;
; cstate.WAIT_STABLE_L ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 1                    ; 0                   ; 0                   ; 1          ;
; cstate.WAIT_STABLE_H ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 1                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ACQ_L         ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 1            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ACQ_H         ; 0                ; 0                    ; 0                    ; 0                  ; 0              ; 1            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ERR_GEN       ; 0                ; 0                    ; 0                    ; 0                  ; 1              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.ERR_GEN_DLY   ; 0                ; 0                    ; 0                    ; 1                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.RATE_SYNC_GEN ; 0                ; 0                    ; 1                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.RAMP_SYNC_GEN ; 0                ; 1                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
; cstate.WAIT_NEXT     ; 1                ; 0                    ; 0                    ; 0                  ; 0              ; 0            ; 0            ; 0                    ; 0                    ; 0                   ; 0                   ; 1          ;
+----------------------+------------------+----------------------+----------------------+--------------------+----------------+--------------+--------------+----------------------+----------------------+---------------------+---------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 93                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_chipselect_pre                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,6..8,11,13,15,16,19,22,23,25,26,28,31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[10..15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[10..15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_sync_in:sync_in|readdata[1..31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[7..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ipending_reg[7..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_im:the_CPU_nios2_cpu_nios2_oci_im|trc_wrap                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_im:the_CPU_nios2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_clock_rate[2]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_clock_rate[2]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_eeprom:inst_i2c_eeprom|reg_clock_rate[2]                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_fb_ON[1..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_gain_sel[3,4]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_gain_sel[2]                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_gain_sel[1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_gain_sel[0]                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_mod_out[0..2,4..6,10,11,13..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][83]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[10..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[1..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[7..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|o_phaseRamp[16..31]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_TEMP[16..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN1[24..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN2[24..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN3[24..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                             ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                          ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][62]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                              ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                              ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][62]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..3,5,9,10,12,14,17,18,20,21,27,29]                                                                               ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                     ; Merged with CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                     ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                         ; Merged with CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                         ;
; CPU:u0|CPU_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                                       ; Merged with CPU:u0|CPU_sdram:sdram|i_addr[11]                                                                                                                                                                                                               ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp[16..31]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_mod_out[3,7..9,12]                                                                                                                                                                   ; Merged with HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[0]                                                                                                                                                                       ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_fb_ON[0]                                                                                                                                                                             ; Merged with HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[0]                                                                                                                                                                       ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[1,3]                                                                                                                                                                        ; Merged with HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[0]                                                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                              ; Merged with CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                       ; Merged with CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                 ; Merged with CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[7]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[7]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[7]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[7]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[6]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[6]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[5]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[5]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[5]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[5]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[4]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[4]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[4]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[4]                                                                                                                                                                                        ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[2]                                                                                                                                                                          ; Merged with HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[0]                                                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator|waitrequest_reset_override                                                                                                    ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator|waitrequest_reset_override                                                                                                    ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                  ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                           ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][69]                                                                                                                            ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[8]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[8]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[8]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[8]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[3]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[3]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[3]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[3]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[2]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[2]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[2]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[2]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[1]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[1]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[1]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[1]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CLK_COUNT[0]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[0]                                                                                                                                                                                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|CLK_COUNT[0]                                                                                                                                                                                              ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[0]                                                                                                                                                                                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                          ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                          ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                      ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                              ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                       ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                         ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[4,6,7]                                                                                                                                                                                 ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[2]                                                                                                                                                                                     ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[3,5]                                                                                                                                                                                   ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[1]                                                                                                                                                                                     ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                         ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[25..31]                                                                                                                                                                                      ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[24]                                                                                                                                                                                          ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROX[16..31]                                                                                                                                                                                   ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROX[15]                                                                                                                                                                                       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROY[16..31]                                                                                                                                                                                   ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROY[15]                                                                                                                                                                                       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROZ[16..31]                                                                                                                                                                                   ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROZ[15]                                                                                                                                                                                       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCX[16..31]                                                                                                                                                                                    ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCX[15]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCY[16..31]                                                                                                                                                                                    ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCY[15]                                                                                                                                                                                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCZ[16..31]                                                                                                                                                                                    ; Merged with i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCZ[15]                                                                                                                                                                                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|trigger_state                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][62]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|trigbrktype                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                         ; Merged with CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                         ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_step[27..30]                                                                                                                                                                   ; Merged with HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_step[31]                                                                                                                                                                       ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|low_avg[21..30]                                                                                                                                                                        ; Merged with HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|low_avg[31]                                                                                                                                                                            ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|high_avg[21..30]                                                                                                                                                                       ; Merged with HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|high_avg[31]                                                                                                                                                                           ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_step[27..30]                                                                                                                                                                         ; Merged with HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_step[31]                                                                                                                                                                             ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|o_err[22..30]                                                                                                                                                                          ; Merged with HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|o_err[31]                                                                                                                                                                              ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_err[22..30]                                                                                                                                                                    ; Merged with HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_err[31]                                                                                                                                                                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[2]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[24]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_scl_enable.10                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_scl_enable.10                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|i2c_scl_enable.10                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.NOP1                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|m_next~9                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|m_next~10                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|m_next~13                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|m_next~14                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|m_next~16                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_next~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_next~5                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_next~6                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_state~15                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sdram:sdram|i_state~16                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|HW_SM~5                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|HW_SM~6                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CPU_SM~5                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|CPU_SM~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~4                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~5                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~6                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~7                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~8                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~9                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~10                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state~11                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|AIN_SM~4                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|AIN_SM~5                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|HW_SM~5                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|HW_SM~6                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~5                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~6                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~7                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~8                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~9                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~10                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~11                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state~12                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~4                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~5                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~6                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~7                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~8                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~10                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_eeprom:inst_i2c_eeprom|state~11                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~4                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~5                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~6                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate~7                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK4                                                                                                                                                                                    ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK10                                                                                                                                                                                   ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA4                                                                                                                                                                                    ; Merged with i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA10                                                                                                                                                                                   ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|o_step_sync                                                                                                                                                                            ; Merged with HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN_DLY                                                                                                                                                                     ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|o_step_sync_dly                                                                                                                                                                        ; Merged with HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.RATE_SYNC_GEN                                                                                                                                                                   ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize.011 ; Merged with CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize.001 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA10                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK10                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA5                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA11                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK5                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK11                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA6                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK6                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA7                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK7                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA8                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK8                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA9                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK9                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp_pre_ext[31..63]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[8]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 1398                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                              ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                         ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA10                                                                                                                                                                                 ; Stuck at GND                   ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA5,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA11,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.WRITE_ACK11,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA6,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA7,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA8,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_DATA9                                                                                                                                                                                    ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][62],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][62],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                           ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][62],                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][69]                                                                                                                          ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][62],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                      ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[4]                                                                                                                                                                        ; Stuck at GND                   ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp[24],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp_pre_ext[61],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp_pre_ext[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp_pre_ext[63]                                                                                                                                                                     ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_break,                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|trigbrktype                                                                        ;
; CPU:u0|CPU_sync_in:sync_in|readdata[27]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[27]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[26]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[26]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[25]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[25]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[24]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[24]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[23]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[23]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[22]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[22]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[21]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[21]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[20]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[20]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[19]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[19]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[18]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[18]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[17]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[17]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[16]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[16]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[15]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[15]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[14]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[14]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[13]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[13]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[12]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[12]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[11]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[11]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[10]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[10]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[9]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[9]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[8]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[8]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[7]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[7]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[6]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[6]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[5]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[5]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[4]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[4]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[3]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[3]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[2]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[2]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[1]                                                                                                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[1]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                          ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                     ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                     ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                     ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[28]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[28]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[15]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[15]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[14]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[14]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_fb_ON[31]                                                                                                                                                                          ; Stuck at GND                   ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|o_phaseRamp[30]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_mod_out[31]                                                                                                                                                                        ; Stuck at GND                   ; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|o_phaseRamp[24]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                       ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                         ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                        ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                        ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                        ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                          ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                            ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                              ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][85]                                                                                                                            ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][84]                                                                                                                          ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                            ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[13]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[13]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                    ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                          ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[12]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[12]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[11]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[11]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|readdata[10]                                                                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|av_readdata_pre[10]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[15]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[14]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[13]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[12]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[11]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[10]                                                                                                                                                                             ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[31]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[31]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[30]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[30]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|trigger_state                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                   ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                           ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                   ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                    ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                      ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                      ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                         ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                        ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|DRsize.101 ;
; CPU:u0|CPU_sync_in:sync_in|readdata[29]                                                                                                                                                                                                       ; Stuck at GND                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|av_readdata_pre[29]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[0][83]                                                                                                                          ; Lost Fanouts                   ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|mem[1][83]                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5488  ;
; Number of registers using Synchronous Clear  ; 414   ;
; Number of registers using Synchronous Load   ; 346   ;
; Number of registers using Asynchronous Clear ; 4726  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3803  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|txd                                                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|txd                                                                                                                                                                                                                                                                        ; 1       ;
; CPU:u0|CPU_DAC_RST:dac_rst|data_out                                                                                                                                                                                                                                                                                             ; 3       ;
; CPU:u0|CPU_spi_ADC:spi_dac|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                              ; 2       ;
; CPU:u0|CPU_spi_ADC:spi_dac|stateZero                                                                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|CPU_spi_ADC:spi_adc|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                              ; 2       ;
; CPU:u0|CPU_spi_ADC:spi_adc|stateZero                                                                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                 ; 1       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|epcs_slave_select_reg[0]                                                                                                                                                                                                                                                     ; 2       ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|stateZero                                                                                                                                                                                                                                                                    ; 1       ;
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|pre_txd                                                                                                                                                                                                                                                                        ; 2       ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|pre_txd                                                                                                                                                                                                                                                                    ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[5]                                                                                                                                                                                                                                                                                     ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[13]                                                                                                                                                                                                                                                                                    ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[15]                                                                                                                                                                                                                                                                                    ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[16]                                                                                                                                                                                                                                                                                    ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[17]                                                                                                                                                                                                                                                                                    ; 2       ;
; my_sync_gen:sync_gen_inst|sync_count_reg[18]                                                                                                                                                                                                                                                                                    ; 2       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                           ; 27      ;
; CPU:u0|CPU_spi_ADC:spi_dac|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU:u0|CPU_spi_ADC:spi_adc|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU:u0|CPU_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                                               ; 10      ;
; CPU:u0|CPU_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                 ; 2       ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                                                                                                             ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                               ; 1       ;
; HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_gain_sel[0]                                                                                                                                                                                                                                                          ; 31      ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; 22      ;
; CPU:u0|CPU_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                   ; 4       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                 ; 6       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                               ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                               ; 3       ;
; CPU:u0|CPU_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                      ; 2       ;
; CPU:u0|CPU_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                      ; 2       ;
; CPU:u0|CPU_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                       ; 2       ;
; CPU:u0|CPU_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                       ; 2       ;
; CPU:u0|CPU_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                       ; 2       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; 11      ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|sda_out                                                                                                                                                                                                                                                                             ; 3       ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk                                                                                                                                                                                                                                                                             ; 213     ;
; i2c_controller_eeprom:inst_i2c_eeprom|sda_out                                                                                                                                                                                                                                                                                   ; 3       ;
; i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk                                                                                                                                                                                                                                                                                   ; 170     ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|sda_out                                                                                                                                                                                                                                                                           ; 3       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk                                                                                                                                                                                                                                                                           ; 290     ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                            ; 4       ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                               ; 2       ;
; CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; 9       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                            ; 3       ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|clk_2x                                                                                                                                                                                                                                                                              ; 1       ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_clock_rate[1]                                                                                                                                                                                                                                                                   ; 4       ;
; i2c_controller_eeprom:inst_i2c_eeprom|clk_2x                                                                                                                                                                                                                                                                                    ; 1       ;
; i2c_controller_eeprom:inst_i2c_eeprom|reg_clock_rate[1]                                                                                                                                                                                                                                                                         ; 4       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|clk_2x                                                                                                                                                                                                                                                                            ; 1       ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_clock_rate[1]                                                                                                                                                                                                                                                                 ; 4       ;
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|tx_ready                                                                                                                                                                                                                                                                       ; 6       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                               ; 1       ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|tx_ready                                                                                                                                                                                                                                                                   ; 6       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                            ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                   ; 2       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                           ; 3       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|tx_shift_empty                                                                                                                                                                                                                                                             ; 2       ;
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|tx_shift_empty                                                                                                                                                                                                                                                                 ; 2       ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i_drdy_sync2                                                                                                                                                                                                                                                                        ; 2       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i_drdy_sync1                                                                                                                                                                                                                                                                        ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                 ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                 ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                                              ; 7       ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                              ; 8       ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                                                 ; 4       ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 101*                                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|my_sync_gen:sync_gen_inst|counter[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[8]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[2]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|shift_reg[5]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|drdy_timeout[18]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|my_timer:timer_inst|counter[9]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|my_timer:timer_inst|o_timer[24]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 0 LEs                ; 35 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_addr[6]                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[15]                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[10]                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[5]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_dac|data_to_cpu[6]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[15]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[8]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[2]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[4]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|readdata[6]                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[36]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[34]                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[3]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[18]                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|saved_regaddr_H[4]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROX[9]                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROX[3]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                        ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[16]                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[2]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|sample_count[2]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_addr[0]                                                                                                                                                                                                                                                                                              ;
; 128:1              ; 2 bits    ; 170 LEs       ; 98 LEs               ; 72 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[9]                                                                                                                                                                                                                                                                                                                ;
; 128:1              ; 2 bits    ; 170 LEs       ; 100 LEs              ; 70 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[13]                                                                                                                                                                                                                                                                                                               ;
; 128:1              ; 2 bits    ; 170 LEs       ; 104 LEs              ; 66 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[10]                                                                                                                                                                                                                                                                                                               ;
; 128:1              ; 7 bits    ; 595 LEs       ; 371 LEs              ; 224 LEs                ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[5]                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|active_data[15]                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[5]                                                                                                                                                                                                                                                                                 ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_data[7]                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_data[6]                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_data[7]                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|counter[3]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|counter[4]                                                                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|counter[7]                                                                                                                                                                                                                                                                                                   ;
; 69:1               ; 8 bits    ; 368 LEs       ; 344 LEs              ; 24 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[27]                                                                                                                                                                                                                                                                                                               ;
; 72:1               ; 7 bits    ; 336 LEs       ; 315 LEs              ; 21 LEs                 ; Yes        ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1|readdata[18]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|Mux3                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom|Mux8                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_wr_data[5]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen|reg_ramp                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector12                                                                                                                                                                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector4                                                                                                                                                                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector6                                                                                                                                                                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector2                                                                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Selector12                                                                                                                                                                                                                                                                                                 ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; No         ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector47                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_sdram:sdram                 ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------+
; Source assignments for CPU:u0|CPU_uart:uart     ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for CPU:u0|CPU_uart:uart_dbg ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller_001  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; -1250                 ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_timer:timer_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; COUNTER_NUM    ; 10000 ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 14           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_r1k1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ADC_BIT        ; 14    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; OUTPUT_BIT     ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_epcs:epcs ;
+----------------+-----------------------+--------------------------+
; Parameter Name ; Value                 ; Type                     ;
+----------------+-----------------------+--------------------------+
; INIT_FILE      ; CPU_epcs_boot_rom.hex ; String                   ;
+----------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+-----------------------+-------------------------------------+
; Parameter Name                     ; Value                 ; Type                                ;
+------------------------------------+-----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                             ;
; OPERATION_MODE                     ; ROM                   ; Untyped                             ;
; WIDTH_A                            ; 32                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WIDTH_B                            ; 1                     ; Untyped                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; INIT_FILE                          ; CPU_epcs_boot_rom.hex ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_tu31       ; Untyped                             ;
+------------------------------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|CPU_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_003|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_004|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_006|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_008|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_009|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_010|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_011|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_012|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_013|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                             ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                             ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 12    ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                ;
; Entity Instance            ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 14                                                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                             ;
; Entity Instance            ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
; Entity Instance            ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                               ;
; Entity Instance                           ; CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                              ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|CPU_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_dac_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_adc_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dac_rst_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_dbg_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:varset_1_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_uart:uart_dbg"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_uart:uart"                                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_spi_ADC:spi_dac"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_spi_ADC:spi_adc"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module"       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_pib:the_CPU_nios2_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo|CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace|CPU_nios2_cpu_nios2_oci_td_mode:CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_itrace:the_CPU_nios2_cpu_nios2_oci_itrace"                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci"     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_test_bench:the_CPU_nios2_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_nios2:nios2"         ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic"                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_jtag_uart:jtag_uart"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0|CPU_epcs:epcs"                                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:u0"                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_rst_export   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; sdram_addr       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; varset_1_o_reg0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; varset_1_o_reg25 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg26 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg27 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg28 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg29 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg30 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg31 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg32 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg33 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg34 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg35 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg36 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg37 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg38 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg39 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg40 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg41 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg42 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg43 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg44 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg45 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg46 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg47 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg48 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg49 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg50 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg51 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg52 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg53 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg54 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg55 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg56 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg57 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg58 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_o_reg59 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var21 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var22 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var23 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var24 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var25 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var26 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var27 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var28 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var29 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var30 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var31 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var32 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var33 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var34 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var35 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var36 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var37 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var38 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var39 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var40 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var41 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var42 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var43 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var44 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var45 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var46 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var47 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var48 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var49 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var50 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var51 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var52 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var53 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var54 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var55 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var56 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var57 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var58 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; varset_1_i_var59 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX"                                                                                                                                                     ;
+-------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type    ; Severity         ; Details                                                                                                                                                                            ;
+-------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_clk_out ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; i_dev_addr  ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_reg_addr  ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_w_data    ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_w_enable  ; Output  ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; o_cnt       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                             ;
+-------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller_ADS122C04:inst_i2c_ADS122C04"                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_clk_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; i_dev_addr  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_reg_addr  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_w_data    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_w_enable  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_cnt       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; i_sync      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller_eeprom:inst_i2c_eeprom"                                                                                                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dev_addr  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; i_reg_addr  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_drdy      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; o_rd_data   ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.             ;
; o_rd_data_2 ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.             ;
; o_rd_data_3 ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.             ;
; o_rd_data_4 ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen" ;
+-----------------+--------+----------+----------------------------------------------+
; Port            ; Type   ; Severity ; Details                                      ;
+-----------------+--------+----------+----------------------------------------------+
; o_phaseRamp_pre ; Output ; Info     ; Explicitly unconnected                       ;
+-----------------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen"                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_rate_sync ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; o_ramp_sync ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; o_adc_sum   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_low_avg   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_high_avg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_cstate    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_nstate    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HINS_fog_v1:u_hins_fog_v1"                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; var_freq_cnt[9..5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_freq_cnt[31..10]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_freq_cnt[2..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_freq_cnt[4]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_freq_cnt[3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_H[9..7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_H[31..13]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_H[11..10]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_H[6..4]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_H[2..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_H[12]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_H[3]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_L[9..7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_L[31..13]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_L[11..10]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_L[6..4]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_L[2..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_amp_L[12]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_amp_L[3]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_polarity            ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_wait_cnt[5..4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_wait_cnt[31..6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_wait_cnt[3..2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_wait_cnt[1]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_wait_cnt[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_err_offset          ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_avg_sel[31..4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_avg_sel[3]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_avg_sel[2]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_avg_sel[1]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_avg_sel[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_gainSel_step[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_gainSel_step[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_gainSel_step[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_gainSel_step[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_gainSel_ramp[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_gainSel_ramp[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_gainSel_ramp[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_gainSel_ramp[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_gainSel_ramp[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_fb_ON[31..1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_fb_ON[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_const_step[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; var_const_step[31..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_const_step[4..3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_const_step[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; var_const_step[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_err_DAC               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_phaseRamp[31..16]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_step                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_timer:timer_inst"                                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_timer_rst ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 137                         ;
; cycloneiii_ff         ; 5403                        ;
;     CLR               ; 1126                        ;
;     CLR SCLR          ; 119                         ;
;     CLR SCLR SLD      ; 99                          ;
;     CLR SLD           ; 129                         ;
;     ENA               ; 490                         ;
;     ENA CLR           ; 2978                        ;
;     ENA CLR SCLR      ; 184                         ;
;     ENA CLR SLD       ; 59                          ;
;     ENA SLD           ; 36                          ;
;     SLD               ; 12                          ;
;     plain             ; 171                         ;
; cycloneiii_io_obuf    ; 22                          ;
; cycloneiii_lcell_comb ; 5977                        ;
;     arith             ; 584                         ;
;         2 data inputs ; 417                         ;
;         3 data inputs ; 167                         ;
;     normal            ; 5393                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 559                         ;
;         3 data inputs ; 1000                        ;
;         4 data inputs ; 3746                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 158                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.30                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 148                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 140                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 73                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.11                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:14     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 08 12:37:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HINS_PRJ_V1 -c HINS_PRJ_V1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "CPU.qsys"
Info (12250): 2025.12.08.12:38:05 Progress: Loading QSYS/CPU.qsys
Info (12250): 2025.12.08.12:38:05 Progress: Reading input file
Info (12250): 2025.12.08.12:38:05 Progress: Adding DAC_RST [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:05 Progress: Parameterizing module DAC_RST
Info (12250): 2025.12.08.12:38:05 Progress: Adding I2C_SCL [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:05 Progress: Parameterizing module I2C_SCL
Info (12250): 2025.12.08.12:38:05 Progress: Adding I2C_SDA [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:05 Progress: Parameterizing module I2C_SDA
Info (12250): 2025.12.08.12:38:05 Progress: Adding MUX_IN [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:05 Progress: Parameterizing module MUX_IN
Info (12250): 2025.12.08.12:38:05 Progress: Adding VarSet [VarSet_50reg_2018p1 1.0]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module VarSet
Info (12250): 2025.12.08.12:38:06 Progress: Adding VarSet_1 [VarSet_60reg_2018p1 1.0]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module VarSet_1
Info (12250): 2025.12.08.12:38:06 Progress: Adding WDT [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module WDT
Info (12250): 2025.12.08.12:38:06 Progress: Adding clk_CPU [clock_source 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module clk_CPU
Info (12250): 2025.12.08.12:38:06 Progress: Adding epcs [altera_avalon_epcs_flash_controller 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module epcs
Info (12250): 2025.12.08.12:38:06 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module jtag_uart
Info (12250): 2025.12.08.12:38:06 Progress: Adding nios2 [altera_nios2_gen2 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module nios2
Info (12250): 2025.12.08.12:38:06 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2025.12.08.12:38:06 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module sdram
Info (12250): 2025.12.08.12:38:06 Progress: Adding spi_ADC [altera_avalon_spi 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module spi_ADC
Info (12250): 2025.12.08.12:38:06 Progress: Adding spi_DAC [altera_avalon_spi 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module spi_DAC
Info (12250): 2025.12.08.12:38:06 Progress: Adding sync_in [altera_avalon_pio 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module sync_in
Info (12250): 2025.12.08.12:38:06 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module sysid
Info (12250): 2025.12.08.12:38:06 Progress: Adding uart [altera_avalon_uart 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module uart
Info (12250): 2025.12.08.12:38:06 Progress: Adding uart_dbg [altera_avalon_uart 18.1]
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing module uart_dbg
Info (12250): 2025.12.08.12:38:06 Progress: Building connections
Info (12250): 2025.12.08.12:38:06 Progress: Parameterizing connections
Info (12250): 2025.12.08.12:38:06 Progress: Validating
Info (12250): 2025.12.08.12:38:07 Progress: Done reading input file
Info (12250): CPU.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): CPU.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): CPU.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): CPU.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): CPU.sync_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): CPU.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): CPU: Generating CPU "CPU" for QUARTUS_SYNTH
Info (12250): DAC_RST: Starting RTL generation for module 'CPU_DAC_RST'
Info (12250): DAC_RST:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_DAC_RST --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0002_DAC_RST_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0002_DAC_RST_gen//CPU_DAC_RST_component_configuration.pl  --do_build_sim=0  ]
Info (12250): DAC_RST: Done RTL generation for module 'CPU_DAC_RST'
Info (12250): DAC_RST: "CPU" instantiated altera_avalon_pio "DAC_RST"
Info (12250): VarSet_1: "CPU" instantiated VarSet_60reg_2018p1 "VarSet_1"
Info (12250): Epcs: Starting RTL generation for module 'CPU_epcs'
Info (12250): Epcs:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=CPU_epcs --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0004_epcs_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0004_epcs_gen//CPU_epcs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs: Done RTL generation for module 'CPU_epcs'
Info (12250): Epcs: "CPU" instantiated altera_avalon_epcs_flash_controller "epcs"
Info (12250): Jtag_uart: Starting RTL generation for module 'CPU_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_jtag_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0005_jtag_uart_gen//CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'CPU_jtag_uart'
Info (12250): Jtag_uart: "CPU" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Nios2: "CPU" instantiated altera_nios2_gen2 "nios2"
Info (12250): Sdram: Starting RTL generation for module 'CPU_sdram'
Info (12250): Sdram:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPU_sdram --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0006_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0006_sdram_gen//CPU_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'CPU_sdram'
Info (12250): Sdram: "CPU" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Spi_ADC: Starting RTL generation for module 'CPU_spi_ADC'
Info (12250): Spi_ADC:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=CPU_spi_ADC --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0007_spi_ADC_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0007_spi_ADC_gen//CPU_spi_ADC_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_ADC: Done RTL generation for module 'CPU_spi_ADC'
Info (12250): Spi_ADC: "CPU" instantiated altera_avalon_spi "spi_ADC"
Info (12250): Sync_in: Starting RTL generation for module 'CPU_sync_in'
Info (12250): Sync_in:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_sync_in --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0008_sync_in_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0008_sync_in_gen//CPU_sync_in_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sync_in: Done RTL generation for module 'CPU_sync_in'
Info (12250): Sync_in: "CPU" instantiated altera_avalon_pio "sync_in"
Info (12250): Sysid: "CPU" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Uart: Starting RTL generation for module 'CPU_uart'
Info (12250): Uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0010_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0010_uart_gen//CPU_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart: Done RTL generation for module 'CPU_uart'
Info (12250): Uart: "CPU" instantiated altera_avalon_uart "uart"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "CPU" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "CPU" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'CPU_nios2_cpu'
Info (12250): Cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_cpu --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0013_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_5609820725305751629.dir/0013_cpu_gen//CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.12.08 12:38:33 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.12.08 12:38:33 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.12.08 12:38:34 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.12.08 12:38:34 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2025.12.08 12:38:34 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'CPU_nios2_cpu'
Info (12250): Cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): CPU: Done "CPU" with 39 modules, 61 files
Info (12249): Finished elaborating Platform Designer system entity "CPU.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /github/adamshiau_fpga/intel_ip/hins/top/hins_top_v1.sv
    Info (12023): Found entity 1: HINS_TOP_V1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v
    Info (12023): Found entity 1: CPU File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_dac_rst.v
    Info (12023): Found entity 1: CPU_DAC_RST File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_dac_rst.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_epcs.v
    Info (12023): Found entity 1: CPU_epcs_sub File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 41
    Info (12023): Found entity 2: CPU_epcs File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 425
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: CPU_irq_mapper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v
    Info (12023): Found entity 1: CPU_jtag_uart_sim_scfifo_w File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 21
    Info (12023): Found entity 2: CPU_jtag_uart_scfifo_w File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 78
    Info (12023): Found entity 3: CPU_jtag_uart_sim_scfifo_r File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 164
    Info (12023): Found entity 4: CPU_jtag_uart_scfifo_r File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 243
    Info (12023): Found entity 5: CPU_jtag_uart File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: CPU_mm_interconnect_0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_005 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_cmd_demux File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_cmd_demux_001 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_cmd_mux File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_cmd_mux_003 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_router_default_decode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: CPU_mm_interconnect_0_router File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_router_001_default_decode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: CPU_mm_interconnect_0_router_001 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_router_002_default_decode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: CPU_mm_interconnect_0_router_002 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_router_005_default_decode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: CPU_mm_interconnect_0_router_005 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_router_007_default_decode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: CPU_mm_interconnect_0_router_007 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_rsp_demux File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_rsp_demux_003 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_rsp_mux File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: CPU_mm_interconnect_0_rsp_mux_001 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2.v
    Info (12023): Found entity 1: CPU_nios2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu.v
    Info (12023): Found entity 1: CPU_nios2_cpu_register_bank_a_module File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 21
    Info (12023): Found entity 2: CPU_nios2_cpu_register_bank_b_module File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 87
    Info (12023): Found entity 3: CPU_nios2_cpu_nios2_oci_debug File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 153
    Info (12023): Found entity 4: CPU_nios2_cpu_nios2_oci_break File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 295
    Info (12023): Found entity 5: CPU_nios2_cpu_nios2_oci_xbrk File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 588
    Info (12023): Found entity 6: CPU_nios2_cpu_nios2_oci_dbrk File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 795
    Info (12023): Found entity 7: CPU_nios2_cpu_nios2_oci_itrace File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 982
    Info (12023): Found entity 8: CPU_nios2_cpu_nios2_oci_td_mode File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1115
    Info (12023): Found entity 9: CPU_nios2_cpu_nios2_oci_dtrace File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1183
    Info (12023): Found entity 10: CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1265
    Info (12023): Found entity 11: CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1337
    Info (12023): Found entity 12: CPU_nios2_cpu_nios2_oci_fifo_cnt_inc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1380
    Info (12023): Found entity 13: CPU_nios2_cpu_nios2_oci_fifo File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1427
    Info (12023): Found entity 14: CPU_nios2_cpu_nios2_oci_pib File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1913
    Info (12023): Found entity 15: CPU_nios2_cpu_nios2_oci_im File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1936
    Info (12023): Found entity 16: CPU_nios2_cpu_nios2_performance_monitors File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2006
    Info (12023): Found entity 17: CPU_nios2_cpu_nios2_avalon_reg File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2023
    Info (12023): Found entity 18: CPU_nios2_cpu_ociram_sp_ram_module File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2116
    Info (12023): Found entity 19: CPU_nios2_cpu_nios2_ocimem File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2181
    Info (12023): Found entity 20: CPU_nios2_cpu_nios2_oci File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2362
    Info (12023): Found entity 21: CPU_nios2_cpu File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: CPU_nios2_cpu_debug_slave_sysclk File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: CPU_nios2_cpu_debug_slave_tck File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: CPU_nios2_cpu_debug_slave_wrapper File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: CPU_nios2_cpu_test_bench File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v
    Info (12023): Found entity 1: CPU_sdram_input_efifo_module File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 21
    Info (12023): Found entity 2: CPU_sdram File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_spi_adc.v
    Info (12023): Found entity 1: CPU_spi_ADC File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sync_in.v
    Info (12023): Found entity 1: CPU_sync_in File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sync_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v
    Info (12023): Found entity 1: CPU_sysid File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sysid.v Line: 34
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_uart.v
    Info (12023): Found entity 1: CPU_uart_tx File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 21
    Info (12023): Found entity 2: CPU_uart_rx_stimulus_source File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 194
    Info (12023): Found entity 3: CPU_uart_rx File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 288
    Info (12023): Found entity 4: CPU_uart_regs File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 547
    Info (12023): Found entity 5: CPU_uart File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/gyrovarset_60.v
    Info (12023): Found entity 1: GyroVarSet_60 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/gyrovarset_60.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at cpu_epcs.v(402): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 402
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(318): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(328): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(338): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(682): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at cpu_spi_adc.v(402): conditional expression evaluates to a constant File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v Line: 402
Info (12127): Elaborating entity "HINS_TOP_V1" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 152
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/pll.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-1250"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_sync_gen.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_sync_gen File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_sync_gen.sv Line: 1
Info (12128): Elaborating entity "my_sync_gen" for hierarchy "my_sync_gen:sync_gen_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 183
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_timer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_timer File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_timer.sv Line: 1
Info (12128): Elaborating entity "my_timer" for hierarchy "my_timer:timer_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 197
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/fog/hins_fog_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HINS_fog_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 7
Info (12128): Elaborating entity "HINS_fog_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 229
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_modulation_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_modulation_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_modulation_gen_v1.sv Line: 1
Info (12128): Elaborating entity "my_modulation_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 82
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/adc_sync_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adc_sync_buffer File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at adc_sync_buffer.sv(44): created implicit net for "wrreq_sig" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 44
Info (12128): Elaborating entity "adc_sync_buffer" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 93
Info (12128): Elaborating entity "fifo" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/adc_sync_buffer.sv Line: 66
Info (12128): Elaborating entity "dcfifo" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
Info (12133): Instantiated megafunction "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r1k1.tdf
    Info (12023): Found entity 1: dcfifo_r1k1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_r1k1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf
    Info (12023): Found entity 1: altsyncram_iv61 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_iv61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iv61" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:rdempty_eq_comp" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/dcfifo_r1k1.tdf Line: 64
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/my_err_signal_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_err_signal_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/my_err_signal_gen_v1.sv Line: 3
Info (12128): Elaborating entity "my_err_signal_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 124
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/feedback_step_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: feedback_step_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 6
Info (12128): Elaborating entity "feedback_step_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 141
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(33): object "reg_gain_sel2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(35): object "reg_trig" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at feedback_step_gen_v1.sv(36): object "r_status" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 36
Warning (10230): Verilog HDL assignment warning at feedback_step_gen_v1.sv(100): truncated value with size 34 to match size of target (33) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 100
Warning (10230): Verilog HDL assignment warning at feedback_step_gen_v1.sv(103): truncated value with size 33 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/feedback_step_gen_v1.sv Line: 103
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/phase_ramp_gen_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: phase_ramp_gen_v1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/phase_ramp_gen_v1.sv Line: 7
Info (12128): Elaborating entity "phase_ramp_gen_v1" for hierarchy "HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen" File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/FOG/hins_fog_v1.sv Line: 158
Warning (10036): Verilog HDL or VHDL warning at phase_ramp_gen_v1.sv(44): object "reg_gain_sel2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/phase_ramp_gen_v1.sv Line: 44
Warning (10230): Verilog HDL assignment warning at phase_ramp_gen_v1.sv(108): truncated value with size 64 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/phase_ramp_gen_v1.sv Line: 108
Warning (10762): Verilog HDL Case Statement warning at phase_ramp_gen_v1.sv(95): can't check case statement for completeness because the case expression has too many possible states File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/phase_ramp_gen_v1.sv Line: 95
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/memory/i2c_controller_eeprom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_controller_eeprom File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 2
Info (12128): Elaborating entity "i2c_controller_eeprom" for hierarchy "i2c_controller_eeprom:inst_i2c_eeprom" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 251
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_eeprom.sv(117): object "i2c_scl_enable2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 117
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(131): truncated value with size 32 to match size of target (1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 131
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(139): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 139
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(144): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 144
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(145): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 145
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(146): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 146
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(147): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 147
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(148): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 148
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(154): truncated value with size 32 to match size of target (9) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 154
Warning (10027): Verilog HDL or VHDL warning at the i2c_controller_eeprom.sv(155): index expression is not wide enough to address all of the elements in the array File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 155
Info (10264): Verilog HDL Case Statement information at i2c_controller_eeprom.sv(163): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 163
Info (10264): Verilog HDL Case Statement information at i2c_controller_eeprom.sv(202): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 202
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(287): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 287
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(322): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 322
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(337): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 337
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(367): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 367
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(382): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 382
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(397): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 397
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(412): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 412
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(454): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 454
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(472): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 472
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(483): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 483
Warning (10230): Verilog HDL assignment warning at i2c_controller_eeprom.sv(494): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 494
Info (10264): Verilog HDL Case Statement information at i2c_controller_eeprom.sv(515): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 515
Warning (10034): Output port "o_status[31..12]" at i2c_controller_eeprom.sv(18) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 18
Warning (10034): Output port "o_status[0]" at i2c_controller_eeprom.sv(18) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 18
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/adc/i2c_controller_ads122c04.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_controller_ADS122C04 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 1
Info (12128): Elaborating entity "i2c_controller_ADS122C04" for hierarchy "i2c_controller_ADS122C04:inst_i2c_ADS122C04" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 277
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(94): object "reg_rd_data_4" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(95): object "reg_rd_data_5" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(96): object "reg_rd_data_6" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 96
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(97): object "reg_rd_data_7" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 97
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(98): object "reg_rd_data_8" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 98
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(99): object "reg_rd_data_9" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 99
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(100): object "reg_rd_data_10" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 100
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(101): object "reg_rd_data_11" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 101
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(109): object "i2c_scl_enable2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 109
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(115): object "rw" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 115
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(116): object "r_drdy" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 116
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_ads122c04.sv(259): object "r_sync" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 259
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(138): truncated value with size 32 to match size of target (1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 138
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(150): truncated value with size 32 to match size of target (1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 150
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(158): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 158
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(163): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 163
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(164): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(165): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 165
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(166): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 166
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(167): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 167
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(173): truncated value with size 32 to match size of target (9) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 173
Warning (10027): Verilog HDL or VHDL warning at the i2c_controller_ads122c04.sv(174): index expression is not wide enough to address all of the elements in the array File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 174
Info (10264): Verilog HDL Case Statement information at i2c_controller_ads122c04.sv(200): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 200
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(388): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 388
Info (10264): Verilog HDL Case Statement information at i2c_controller_ads122c04.sv(415): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 415
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(439): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 439
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(499): truncated value with size 36 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 499
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(503): truncated value with size 36 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 503
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(507): truncated value with size 36 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 507
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(511): truncated value with size 36 to match size of target (32) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 511
Info (10264): Verilog HDL Case Statement information at i2c_controller_ads122c04.sv(487): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 487
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(538): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 538
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(545): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 545
Info (10264): Verilog HDL Case Statement information at i2c_controller_ads122c04.sv(549): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 549
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(564): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 564
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(574): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 574
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(586): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 586
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(596): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 596
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(606): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 606
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(616): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 616
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(626): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 626
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(636): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 636
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(646): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 646
Warning (10230): Verilog HDL assignment warning at i2c_controller_ads122c04.sv(657): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 657
Warning (10240): Verilog HDL Always Construct warning at i2c_controller_ads122c04.sv(309): inferring latch(es) for variable "write_done", which holds its previous value in one or more paths through the always construct File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 309
Info (10264): Verilog HDL Case Statement information at i2c_controller_ads122c04.sv(687): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 687
Warning (10034): Output port "o_status[31..17]" at i2c_controller_ads122c04.sv(18) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 18
Info (10041): Inferred latch for "write_done" at i2c_controller_ads122c04.sv(309) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 309
Warning (12125): Using design file /github/adamshiau_fpga/intel_ip/hins/hw_ip/imu/i2c_controller_asm330lhhx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_controller_ASM330LHHX File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 2
Info (12128): Elaborating entity "i2c_controller_ASM330LHHX" for hierarchy "i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 307
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_asm330lhhx.sv(112): object "i2c_scl_enable2" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 112
Warning (10036): Verilog HDL or VHDL warning at i2c_controller_asm330lhhx.sv(119): object "r_drdy" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 119
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(140): truncated value with size 32 to match size of target (1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 140
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(150): truncated value with size 32 to match size of target (1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 150
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(158): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 158
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(163): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 163
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(164): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(165): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 165
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(166): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 166
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(167): truncated value with size 32 to match size of target (3) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 167
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(173): truncated value with size 32 to match size of target (9) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 173
Warning (10027): Verilog HDL or VHDL warning at the i2c_controller_asm330lhhx.sv(174): index expression is not wide enough to address all of the elements in the array File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 174
Info (10264): Verilog HDL Case Statement information at i2c_controller_asm330lhhx.sv(182): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 182
Info (10264): Verilog HDL Case Statement information at i2c_controller_asm330lhhx.sv(196): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 196
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(299): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 299
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(339): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 339
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(397): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 397
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(413): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 413
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(430): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 430
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(441): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 441
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(452): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 452
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(463): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 463
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(474): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 474
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(485): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 485
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(496): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 496
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(507): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 507
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(518): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 518
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(529): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 529
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(540): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 540
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(551): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 551
Warning (10230): Verilog HDL assignment warning at i2c_controller_asm330lhhx.sv(562): truncated value with size 32 to match size of target (8) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 562
Warning (10240): Verilog HDL Always Construct warning at i2c_controller_asm330lhhx.sv(242): inferring latch(es) for variable "write_done", which holds its previous value in one or more paths through the always construct File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 242
Info (10264): Verilog HDL Case Statement information at i2c_controller_asm330lhhx.sv(583): all case item expressions in this case statement are onehot File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 583
Warning (10034): Output port "o_status[31..17]" at i2c_controller_asm330lhhx.sv(21) has no driver File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 21
Info (10041): Inferred latch for "write_done" at i2c_controller_asm330lhhx.sv(242) File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 242
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:u0" File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 465
Info (12128): Elaborating entity "CPU_DAC_RST" for hierarchy "CPU:u0|CPU_DAC_RST:dac_rst" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 266
Info (12128): Elaborating entity "GyroVarSet_60" for hierarchy "CPU:u0|GyroVarSet_60:varset_1" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 396
Info (12128): Elaborating entity "CPU_epcs" for hierarchy "CPU:u0|CPU_epcs:epcs" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 413
Info (12128): Elaborating entity "CPU_epcs_sub" for hierarchy "CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 507
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 551
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 551
Info (12133): Instantiated megafunction "CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v Line: 551
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "CPU_epcs_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tu31.tdf
    Info (12023): Found entity 1: altsyncram_tu31 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_tu31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tu31" for hierarchy "CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CPU_jtag_uart" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 426
Info (12128): Elaborating entity "CPU_jtag_uart_scfifo_w" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "CPU_jtag_uart_scfifo_r" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "CPU_nios2" for hierarchy "CPU:u0|CPU_nios2:nios2" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 455
Info (12128): Elaborating entity "CPU_nios2_cpu" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2.v Line: 65
Info (12128): Elaborating entity "CPU_nios2_cpu_test_bench" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_test_bench:the_CPU_nios2_cpu_test_bench" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 3545
Info (12128): Elaborating entity "CPU_nios2_cpu_register_bank_a_module" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 58
Info (12133): Instantiated megafunction "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CPU_nios2_cpu_register_bank_b_module" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 4079
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 4575
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_debug" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 220
Info (12133): Instantiated megafunction "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_break" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2561
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_xbrk" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2582
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_dbrk" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2608
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_itrace" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_itrace:the_CPU_nios2_cpu_nios2_oci_itrace" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2624
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_dtrace" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2639
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_td_mode" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace|CPU_nios2_cpu_nios2_oci_td_mode:CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1233
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_fifo" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2654
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo|CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1546
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo|CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1555
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo|CPU_nios2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_cpu_nios2_oci_fifo_cnt_inc" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 1564
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_pib" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_pib:the_CPU_nios2_cpu_nios2_oci_pib" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2659
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_oci_im" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_im:the_CPU_nios2_cpu_nios2_oci_im" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2673
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_avalon_reg" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2692
Info (12128): Elaborating entity "CPU_nios2_cpu_nios2_ocimem" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2712
Info (12128): Elaborating entity "CPU_nios2_cpu_ociram_sp_ram_module" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CPU_nios2_cpu_debug_slave_wrapper" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 2814
Info (12128): Elaborating entity "CPU_nios2_cpu_debug_slave_tck" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "CPU_nios2_cpu_debug_slave_sysclk" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy" with the following parameter: File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "CPU_sdram" for hierarchy "CPU:u0|CPU_sdram:sdram" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 478
Info (12128): Elaborating entity "CPU_sdram_input_efifo_module" for hierarchy "CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 298
Info (12128): Elaborating entity "CPU_spi_ADC" for hierarchy "CPU:u0|CPU_spi_ADC:spi_adc" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 494
Info (12128): Elaborating entity "CPU_sync_in" for hierarchy "CPU:u0|CPU_sync_in:sync_in" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 522
Info (12128): Elaborating entity "CPU_sysid" for hierarchy "CPU:u0|CPU_sysid:sysid" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 529
Info (12128): Elaborating entity "CPU_uart" for hierarchy "CPU:u0|CPU_uart:uart" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 544
Info (12128): Elaborating entity "CPU_uart_tx" for hierarchy "CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 867
Info (12128): Elaborating entity "CPU_uart_rx" for hierarchy "CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 885
Info (12128): Elaborating entity "CPU_uart_rx_stimulus_source" for hierarchy "CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|CPU_uart_rx_stimulus_source:the_CPU_uart_rx_stimulus_source" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 366
Info (12128): Elaborating entity "CPU_uart_regs" for hierarchy "CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 916
Info (12128): Elaborating entity "CPU_mm_interconnect_0" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 650
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 956
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1016
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1080
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1144
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1208
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1336
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1400
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1464
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1528
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1865
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1946
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2030
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2071
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2655
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2696
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2737
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3503
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_default_decode" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router|CPU_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 195
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_001" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3519
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_001_default_decode" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_002" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3535
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_002_default_decode" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_002:router_002|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_005" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3583
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_005_default_decode" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_005:router_005|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_007" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3615
Info (12128): Elaborating entity "CPU_mm_interconnect_0_router_007_default_decode" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_007:router_007|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3761
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "CPU_mm_interconnect_0_cmd_demux" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3844
Info (12128): Elaborating entity "CPU_mm_interconnect_0_cmd_demux_001" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3873
Info (12128): Elaborating entity "CPU_mm_interconnect_0_cmd_mux" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3890
Info (12128): Elaborating entity "CPU_mm_interconnect_0_cmd_mux_003" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 3947
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "CPU_mm_interconnect_0_rsp_demux" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4112
Info (12128): Elaborating entity "CPU_mm_interconnect_0_rsp_demux_003" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4169
Info (12128): Elaborating entity "CPU_mm_interconnect_0_rsp_mux" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4400
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "CPU_mm_interconnect_0_rsp_mux_001" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4429
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4495
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4561
Info (12128): Elaborating entity "CPU_mm_interconnect_0_avalon_st_adapter" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4590
Info (12128): Elaborating entity "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "CPU_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 4735
Info (12128): Elaborating entity "CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "CPU_irq_mapper" for hierarchy "CPU:u0|CPU_irq_mapper:irq_mapper" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 663
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CPU:u0|altera_reset_controller:rst_controller" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 726
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CPU:u0|altera_reset_controller:rst_controller_001" File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/cpu.v Line: 789
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_1[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_2[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_3[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[31]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[30]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[29]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[28]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[27]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[26]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[25]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[24]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[23]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[22]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[21]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[20]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[19]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[18]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[17]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[16]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[15]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[14]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[13]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[12]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[11]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[10]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[9]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
    Warning (12110): Net "i_var_i2c_EEPROM_rdata_4[8]" is missing source, defaulting to GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 113
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.08.12:38:51 Progress: Loading sld4140dc31/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4140dc31/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/sld4140dc31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_ADDR[12]" is stuck at GND File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 47
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register i2c_controller_ADS122C04:inst_i2c_ADS122C04|sda_out will power up to High File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 107
    Critical Warning (18010): Register i2c_controller_eeprom:inst_i2c_eeprom|sda_out will power up to High File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 115
    Critical Warning (18010): Register i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|sda_out will power up to High File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 110
Info (17049): 456 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9727 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 22 bidirectional pins
    Info (21061): Implemented 9465 logic cells
    Info (21064): Implemented 158 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 619 warnings
    Info: Peak virtual memory: 5051 megabytes
    Info: Processing ended: Mon Dec 08 12:39:17 2025
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.map.smsg.


