;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV 7, <-75
	ADD 130, 9
	SUB @121, 103
	CMP -7, <-420
	CMP -7, <-420
	SPL <127, 100
	SPL <127, 100
	SPL -7, @-420
	SPL -7, @-420
	CMP 0, 0
	SLT 12, @11
	JMZ 7, @-75
	SLT 12, @11
	SLT 0, 2
	SUB @127, 106
	SPL 0
	DAT #0, <-2
	JMP -1, @-20
	ADD 130, 9
	SPL 0
	SUB 0, 2
	ADD #12, @200
	SLT 250, -299
	ADD -7, <-420
	ADD -7, <-420
	CMP 0, 0
	SUB #0, 0
	ADD 130, 9
	SUB @127, 100
	SUB 0, 0
	SPL 0, <-2
	SPL 0, <-2
	CMP <0, @2
	DAT #0, <-9
	SUB @121, 103
	ADD 12, @10
	SPL 0, <-2
	CMP #210, 30
	DJN -7, @-420
	DJN -7, @-420
	DJN -7, @-420
	MOV -1, <-20
	DJN -7, @-420
	MOV -1, <-20
	MOV 7, <-75
