// Seed: 3603591408
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input uwire id_9,
    output wor id_10,
    output wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14
    , id_16
);
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17
  );
endmodule
