# Reading pref.tcl
# do EECS3216-Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Winter\ 2022/EECS3216\ Z\ -\ Digital\ Systems\ Engineering/Project/EECS-3216-Project {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:12 on Mar 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project" D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv 
# -- Compiling module ClockDivider
# 
# Top level modules:
# 	ClockDivider
# End time: 13:37:13 on Mar 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Winter\ 2022/EECS3216\ Z\ -\ Digital\ Systems\ Engineering/Project/EECS-3216-Project {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:14 on Mar 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project" D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv 
# -- Compiling module verticalClock
# 
# Top level modules:
# 	verticalClock
# End time: 13:37:14 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Winter\ 2022/EECS3216\ Z\ -\ Digital\ Systems\ Engineering/Project/EECS-3216-Project {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:14 on Mar 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project" D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv 
# -- Compiling module horizontalClock
# 
# Top level modules:
# 	horizontalClock
# End time: 13:37:14 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Winter\ 2022/EECS3216\ Z\ -\ Digital\ Systems\ Engineering/Project/EECS-3216-Project {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:14 on Mar 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project" D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:37:14 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Winter\ 2022/EECS3216\ Z\ -\ Digital\ Systems\ Engineering/Project/EECS-3216-Project {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:14 on Mar 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project" D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv 
# -- Compiling module drawLines
# 
# Top level modules:
# 	drawLines
# End time: 13:37:14 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:23 on Mar 29,2022
# vlog -reportprogress 300 -work work D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:37:23 on Mar 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 13:37:30 on Mar 29,2022
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.ClockDivider
# Loading work.horizontalClock
# Loading work.verticalClock
# Loading work.drawLines
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/test/MHz25 File: D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv Line: 9
add wave -position insertpoint  \
sim:/tb/clk \
sim:/tb/in
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: DESKTOP-EGOM0UP  ProcessID: 7952
#           Attempting to use alternate WLF file "./wlft0t6va9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0t6va9
add wave -position insertpoint  \
sim:/tb/R \
sim:/tb/G \
sim:/tb/B
add wave -position insertpoint  \
sim:/tb/test/clk25MHz \
sim:/tb/test/halfSecondclk
run
# End time: 13:46:26 on Mar 29,2022, Elapsed time: 0:08:56
# Errors: 0, Warnings: 3
