{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633964545144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633964545163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 17:02:24 2021 " "Processing started: Mon Oct 11 17:02:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633964545163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633964545163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3_VGA -c Lab3_VGA " "Command: quartus_sta Lab3_VGA -c Lab3_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633964545163 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633964545253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633964546492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633964546562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633964546562 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab3_VGA.sdc " "Reading SDC File: 'Lab3_VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1633964547631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1633964547711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab3_VGA.sdc 39 sram_addr\[*\] port " "Ignored filter at Lab3_VGA.sdc(39): sram_addr\[*\] could not be matched with a port" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1633964547711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab3_VGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab3_VGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 5 \[get_ports \{sram_addr\[*\]\}\] " "set_output_delay -clock clk -max 5 \[get_ports \{sram_addr\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab3_VGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab3_VGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -add_delay -fall 0.1 \[get_ports \{sram_addr\[*\]\}\] " "set_output_delay -clock clk -add_delay -fall 0.1 \[get_ports \{sram_addr\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Lab3_VGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at Lab3_VGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -add_delay -rise 0.1 \[get_ports \{sram_addr\[*\]\}\] " "set_output_delay -clock clk -add_delay -rise 0.1 \[get_ports \{sram_addr\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab3_VGA.sdc 44 sram_data\[*\] port " "Ignored filter at Lab3_VGA.sdc(44): sram_data\[*\] could not be matched with a port" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab3_VGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab3_VGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 17 \[get_ports \{sram_data\[*\]\}\] " "set_input_delay -clock clk -max 17 \[get_ports \{sram_data\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab3_VGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab3_VGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -add_delay -fall 0.1 \[get_ports \{sram_data\[*\]\}\] " "set_input_delay -clock clk -add_delay -fall 0.1 \[get_ports \{sram_data\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Lab3_VGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at Lab3_VGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -add_delay -rise 0.1 \[get_ports \{sram_data\[*\]\}\] " "set_input_delay -clock clk -add_delay -rise 0.1 \[get_ports \{sram_data\[*\]\}\]" {  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}  } { { "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/Lab3_VGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1633964547721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633964548182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633964548375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.183 " "Worst-case setup slack is 1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183         0.000 clk  " "    1.183         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964548526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk  " "    0.402         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964548621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.713 " "Worst-case recovery slack is 1.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713         0.000 clk  " "    1.713         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964548701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.208 " "Worst-case removal slack is 2.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.208         0.000 clk  " "    2.208         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964548751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.756 " "Worst-case minimum pulse width slack is 9.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756         0.000 clk  " "    9.756         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964548822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964548822 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633964549465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633964549505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633964550359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.644 " "Worst-case setup slack is 1.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644         0.000 clk  " "    1.644         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964550759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 clk  " "    0.353         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964550799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.141 " "Worst-case recovery slack is 2.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141         0.000 clk  " "    2.141         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964550929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964550929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.030 " "Worst-case removal slack is 2.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.030         0.000 clk  " "    2.030         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964551020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.777 " "Worst-case minimum pulse width slack is 9.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777         0.000 clk  " "    9.777         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964551050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964551050 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633964551767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.655 " "Worst-case setup slack is 2.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655         0.000 clk  " "    2.655         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964552471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964552540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.891 " "Worst-case recovery slack is 2.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891         0.000 clk  " "    2.891         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964552660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.082 " "Worst-case removal slack is 1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082         0.000 clk  " "    1.082         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964552732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.438 " "Worst-case minimum pulse width slack is 9.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438         0.000 clk  " "    9.438         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633964552792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633964552792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633964554701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633964554701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633964555734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 17:02:35 2021 " "Processing ended: Mon Oct 11 17:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633964555734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633964555734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633964555734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633964555734 ""}
