set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {Aula_03_ex_02.vo Aula_03_ex_02_v.sdo}}
}
