// Seed: 2026677927
module module_0;
  assign #id_1 id_1 = id_1;
  wire id_3;
  always @(negedge 1) begin : LABEL_0
    disable id_4;
  end
endmodule
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    output logic id_2,
    input  uwire id_3,
    input  tri0  module_1
);
  tri1 id_6;
  module_0 modCall_1 ();
  assign id_6 = 1'b0;
  wire id_7;
  always @(posedge id_4 or posedge 1 & id_0) begin : LABEL_0
    id_2 <= 1'b0;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = id_3#(.id_3(1)) [1 : ""];
  module_0 modCall_1 ();
  wire id_6;
endmodule
