

================================================================
== Vitis HLS Report for 'remainder'
================================================================
* Date:           Wed May 11 12:58:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       13|  10.000 ns|  0.130 us|    1|   13|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.22>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x"   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.66ns)   --->   "%empty = icmp_eq  i9 %x_read, i9 31"   --->   Operation 16 'icmp' 'empty' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%empty_18 = icmp_eq  i9 %x_read, i9 0"   --->   Operation 17 'icmp' 'empty_18' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%empty_19 = or i1 %empty_18, i1 %empty"   --->   Operation 18 'or' 'empty_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %empty_19, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %generic_remquo<33, 33>.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [13/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 20 'urem' 'rem_V' <Predicate = (!empty_19)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 21 [12/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 21 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 22 [11/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 22 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 23 [10/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 23 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 24 [9/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 24 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 25 [8/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 25 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 26 [7/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 26 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 27 [6/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 27 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 28 [5/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 28 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 29 [4/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 29 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 30 [3/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 30 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 31 [2/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 31 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 32 [1/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 32 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i9 %rem_V"   --->   Operation 33 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%r_sig_V = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rem_V, i32 4"   --->   Operation 34 'bitselect' 'r_sig_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:159->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 35 'zext' 'zext_ln159' <Predicate = (!empty_19 & !r_sig_V)> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_1 = xor i5 %trunc_ln167, i5 31"   --->   Operation 36 'xor' 'rem_V_1' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_3 = select i1 %r_sig_V, i5 %rem_V_1, i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 37 'select' 'rem_V_3' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%zext_ln164 = zext i5 %rem_V_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 38 'zext' 'zext_ln164' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln657 = sub i6 0, i6 %zext_ln164"   --->   Operation 39 'sub' 'sub_ln657' <Predicate = (!empty_19 & r_sig_V)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 40 [1/1] (1.18ns)   --->   "%select_ln175 = select i1 %r_sig_V, i6 %sub_ln657, i6 %zext_ln159" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 40 'select' 'select_ln175' <Predicate = (!empty_19)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln175 = br void %generic_remquo<33, 33>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 41 'br' 'br_ln175' <Predicate = (!empty_19)> <Delay = 1.58>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i6 %select_ln175, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i6 0, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 42 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln70 = ret i6 %p_Val2_s" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:70]   --->   Operation 43 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.23ns
The critical path consists of the following:
	wire read on port 'x' [2]  (0 ns)
	'icmp' operation ('empty_18') [4]  (1.66 ns)
	'or' operation ('empty_19') [5]  (0.978 ns)
	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [19]  (1.59 ns)

 <State 2>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 3>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 4>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 6>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 7>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 8>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 9>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 11>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 12>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'urem' operation ('rem.V') [8]  (3.44 ns)

 <State 14>: 4.56ns
The critical path consists of the following:
	'xor' operation ('rem.V') [12]  (0 ns)
	'select' operation ('rem.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [13]  (0 ns)
	'sub' operation ('sub_ln657') [15]  (1.78 ns)
	'select' operation ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [16]  (1.19 ns)
	multiplexor before 'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [19]  (1.59 ns)
	'phi' operation ('this.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) with incoming values : ('select_ln175', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205) [19]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
