Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat May  2 12:40:14 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.930        0.000                      0                 1193        0.168        0.000                      0                 1193        3.000        0.000                       0                   628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.907        0.000                      0                  534        0.189        0.000                      0                  534        3.000        0.000                       0                   244  
  clk_out1_clk_wiz_0        3.930        0.000                      0                  659        0.168        0.000                      0                  659        4.130        0.000                       0                   381  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 reset_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.850ns (19.322%)  route 3.549ns (80.678%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  reset_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  reset_cntr_reg[13]/Q
                         net (fo=2, routed)           0.821     6.366    reset_cntr_reg[13]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.490 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.957     7.447    reset_cntr[0]_i_6_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.571 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.948     8.519    eqOp
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.146     8.665 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.823     9.488    reset_cntr0
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[10]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.633    14.396    reset_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 reset_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.850ns (19.322%)  route 3.549ns (80.678%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  reset_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  reset_cntr_reg[13]/Q
                         net (fo=2, routed)           0.821     6.366    reset_cntr_reg[13]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.490 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.957     7.447    reset_cntr[0]_i_6_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.571 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.948     8.519    eqOp
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.146     8.665 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.823     9.488    reset_cntr0
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[11]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.633    14.396    reset_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 reset_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.850ns (19.322%)  route 3.549ns (80.678%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  reset_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  reset_cntr_reg[13]/Q
                         net (fo=2, routed)           0.821     6.366    reset_cntr_reg[13]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.490 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.957     7.447    reset_cntr[0]_i_6_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.571 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.948     8.519    eqOp
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.146     8.665 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.823     9.488    reset_cntr0
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[8]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.633    14.396    reset_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 reset_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.850ns (19.322%)  route 3.549ns (80.678%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  reset_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  reset_cntr_reg[13]/Q
                         net (fo=2, routed)           0.821     6.366    reset_cntr_reg[13]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.490 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.957     7.447    reset_cntr[0]_i_6_n_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I1_O)        0.124     7.571 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.948     8.519    eqOp
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.146     8.665 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.823     9.488    reset_cntr0
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  reset_cntr_reg[9]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.633    14.396    reset_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.014ns (22.562%)  route 3.480ns (77.438%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.569     5.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/Q
                         net (fo=2, routed)           0.815     6.423    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[4]
    SLICE_X15Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.401     6.949    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.544     7.617    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.741 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.697     8.438    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          1.022     9.585    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    14.506    Inst_btn_debounce/sig_cntrs_ary_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.014ns (22.562%)  route 3.480ns (77.438%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.569     5.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/Q
                         net (fo=2, routed)           0.815     6.423    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[4]
    SLICE_X15Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.401     6.949    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.544     7.617    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.741 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.697     8.438    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          1.022     9.585    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    14.506    Inst_btn_debounce/sig_cntrs_ary_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.014ns (22.562%)  route 3.480ns (77.438%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.569     5.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/Q
                         net (fo=2, routed)           0.815     6.423    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[4]
    SLICE_X15Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.401     6.949    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.544     7.617    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.741 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.697     8.438    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          1.022     9.585    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    14.506    Inst_btn_debounce/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.014ns (22.562%)  route 3.480ns (77.438%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.569     5.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/Q
                         net (fo=2, routed)           0.815     6.423    Inst_btn_debounce/sig_cntrs_ary_reg[0]_0[4]
    SLICE_X15Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  Inst_btn_debounce/sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.401     6.949    Inst_btn_debounce/sig_out_reg[0]_i_5_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.544     7.617    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.741 r  Inst_btn_debounce/sig_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.697     8.438    Inst_btn_debounce/sig_out_reg[0]_i_2_n_0
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          1.022     9.585    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.450    14.791    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    14.506    Inst_btn_debounce/sig_cntrs_ary_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 tmrCntr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.952ns (21.029%)  route 3.575ns (78.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.620     5.141    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  tmrCntr_reg[21]/Q
                         net (fo=2, routed)           0.999     6.596    tmrCntr_reg[21]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.794     7.514    tmrVal[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.638 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.492     8.130    tmrVal[3]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.427     8.681    eqOp2_in
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.805 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.864     9.668    tmrCntr0
    SLICE_X63Y18         FDRE                                         r  tmrCntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.509    14.850    CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  tmrCntr_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    tmrCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 tmrCntr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.952ns (21.029%)  route 3.575ns (78.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.620     5.141    CLK_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  tmrCntr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  tmrCntr_reg[21]/Q
                         net (fo=2, routed)           0.999     6.596    tmrCntr_reg[21]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.794     7.514    tmrVal[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.638 f  tmrVal[3]_i_6/O
                         net (fo=1, routed)           0.492     8.130    tmrVal[3]_i_6_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.254 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.427     8.681    eqOp2_in
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.805 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.864     9.668    tmrCntr0
    SLICE_X63Y18         FDRE                                         r  tmrCntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.509    14.850    CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  tmrCntr_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    tmrCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartSend_reg/Q
                         net (fo=8, routed)           0.159     1.749    Inst_UART_TX_CTRL/E[0]
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.120     1.605    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.178     1.769    Inst_UART_TX_CTRL/Q[2]
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.837     1.964    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.070     1.556    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.178     1.768    Inst_UART_TX_CTRL/Q[5]
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.169%)  route 0.170ns (50.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.170     1.784    Inst_UART_TX_CTRL/Q[4]
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.066     1.551    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.163     1.776    Inst_UART_TX_CTRL/txState[0]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120     1.585    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.848%)  route 0.204ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.204     1.795    Inst_UART_TX_CTRL/Q[0]
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.837     1.964    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.070     1.556    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.848%)  route 0.204ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.204     1.794    Inst_UART_TX_CTRL/Q[3]
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.231ns (57.976%)  route 0.167ns (42.024%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.167     1.759    strIndex_reg[4]
    SLICE_X12Y2          MUXF7 (Prop_muxf7_S_O)       0.090     1.849 r  uartData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uartData_reg[1]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  uartData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.837     1.964    CLK_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  uartData_reg[1]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.134     1.600    uartData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.341%)  route 0.190ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.567     1.450    CLK_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.190     1.804    Inst_UART_TX_CTRL/Q[1]
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.837     1.964    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.066     1.552    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.564     1.447    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.188     1.776    btnDeBnc[2]
    SLICE_X14Y11         FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.063     1.523    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y3      FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y3      FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y3      FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y2      Inst_UART_TX_CTRL/bitIndex_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y2      Inst_UART_TX_CTRL/bitIndex_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y2      Inst_UART_TX_CTRL/bitIndex_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y3      Inst_UART_TX_CTRL/bitIndex_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y3      Inst_UART_TX_CTRL/bitIndex_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y3      FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y3      FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y3      FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y3      Inst_UART_TX_CTRL/bitIndex_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y3      Inst_UART_TX_CTRL/bitIndex_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y3       Inst_UART_TX_CTRL/bitTmr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y5       Inst_UART_TX_CTRL/bitTmr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y5       Inst_UART_TX_CTRL/bitTmr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 2.413ns (45.994%)  route 2.833ns (54.006%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.583     9.999    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y20         LUT5 (Prop_lut5_I3_O)        0.329    10.328 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.328    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    14.257    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.413ns (46.020%)  route 2.830ns (53.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.580     9.996    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y20         LUT5 (Prop_lut5_I3_O)        0.329    10.325 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.325    Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.031    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.413ns (46.458%)  route 2.781ns (53.542%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.530     9.946    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.329    10.275 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.275    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y20          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029    14.270    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 2.413ns (46.617%)  route 2.763ns (53.383%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.513     9.928    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.329    10.257 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.257    Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.029    14.256    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.413ns (46.532%)  route 2.773ns (53.468%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.522     9.938    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.329    10.267 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.267    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.436    14.037    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y22          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.274    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.032    14.270    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 2.413ns (46.644%)  route 2.760ns (53.356%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.510     9.925    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.329    10.254 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.254    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.031    14.258    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.413ns (46.577%)  route 2.768ns (53.423%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.517     9.933    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.329    10.262 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.262    Inst_vga_ctrl/Inst_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.436    14.037    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y22          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.274    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.031    14.269    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.413ns (46.814%)  route 2.741ns (53.186%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.491     9.907    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y20         LUT5 (Prop_lut5_I3_O)        0.329    10.236 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.236    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.440    14.041    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y20         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.031    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.413ns (46.908%)  route 2.731ns (53.092%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.481     9.896    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.329    10.225 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.225    Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.031    14.258    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.413ns (46.917%)  route 2.730ns (53.083%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.560     5.081    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Inst_vga_ctrl/Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.549     7.087    Inst_vga_ctrl/Inst_MouseCtl/x_overflow
    SLICE_X10Y21         LUT3 (Prop_lut3_I1_O)        0.124     7.211 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.211    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.744 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 f  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_1/O[0]
                         net (fo=3, routed)           0.701     8.664    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[8]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.959 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.959    Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.416 r  Inst_vga_ctrl/Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.480     9.895    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.329    10.224 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.224    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         1.439    14.040    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.032    14.259    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.583     1.466    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X5Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.097     1.704    Inst_vga_ctrl/xpos[4]
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.852     1.979    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.057     1.536    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.562     1.445    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y13         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.676    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X10Y13         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.831     1.958    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y13         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.060     1.505    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.115     1.726    Inst_vga_ctrl/ypos[8]
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.070     1.553    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.493%)  route 0.143ns (43.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.562     1.445    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X13Y14         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.143     1.729    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.831     1.958    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X10Y14         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121     1.601    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.587     1.470    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X4Y17          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.118     1.729    Inst_vga_ctrl/ypos[9]
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.072     1.555    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.558     1.441    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[31]/Q
                         net (fo=8, routed)           0.126     1.709    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[31]_1
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.754 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     1.754    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_19
    SLICE_X10Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.826     1.953    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X10Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.706%)  route 0.148ns (51.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.556     1.439    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X11Y21         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           0.148     1.729    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]
    SLICE_X9Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.824     1.951    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.070     1.543    Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.559     1.442    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X9Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=10, routed)          0.136     1.719    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface_n_5
    SLICE_X9Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.826     1.953    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X9Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.075     1.530    Inst_vga_ctrl/Inst_MouseCtl/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.276%)  route 0.145ns (43.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.560     1.443    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X13Y17         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.145     1.729    Inst_vga_ctrl/Inst_MouseCtl/FSM_onehot_state_reg_n_0_[10]
    SLICE_X12Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  Inst_vga_ctrl/Inst_MouseCtl/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Inst_vga_ctrl/Inst_MouseCtl/tx_data[2]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.829     1.956    Inst_vga_ctrl/Inst_MouseCtl/clk_out1
    SLICE_X12Y16         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/tx_data_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.120     1.578    Inst_vga_ctrl/Inst_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.563     1.446    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X15Y12         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.143     1.731    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.776    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=379, routed)         0.832     1.959    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X14Y12         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120     1.579    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y10     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y12     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y11     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y10     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y10     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y19      Inst_vga_ctrl/cntDyn_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y19      Inst_vga_ctrl/cntDyn_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y20      Inst_vga_ctrl/cntDyn_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y20      Inst_vga_ctrl/cntDyn_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y20      Inst_vga_ctrl/cntDyn_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y20      Inst_vga_ctrl/cntDyn_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y29      Inst_vga_ctrl/h_sync_reg_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y10     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y20     Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y20     Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y16      Inst_vga_ctrl/Inst_MouseCtl/reset_timeout_cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y19      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y20      Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



