

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 13:00:38 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.91
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    50929
    * Average-case latency: 50929
    * Worst-case latency:   50929
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           50926
        * Iteration latency: 50926
        + Loop 1.1: 
            * Trip count: 2500
            * Latency:    5000
        + L1_L2: 
            * Trip count:     9604
            * Latency:        38421
            * Pipeline II:    4
            * Pipeline depth: 10
        + Loop 1.3: 
            * Trip count: 2500
            * Latency:    7500


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      1|       0|    438|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|       16|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    172|      -|
|  5|         Register|        -|      -|     324|      -|      -|
|  6|      ShiftMemory|        -|      -|       0|      1|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       16|      1|     324|    611|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        5|     ~0|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+--------------------------------------+----+----+---+-------+---+----+
    | ID|                                  Name|  P0|  P1| P2| DSP48E| FF| LUT|
    +---+--------------------------------------+----+----+---+-------+---+----+
    |  0|                    Sob_d0 ( Select ) |   1|   8|  8|      -|  0|   8|
    |  1|          abs9_i_fu_831_p3 ( Select ) |   1|   8|  8|      -|  0|   8|
    |  2|           abs_i_fu_820_p3 ( Select ) |   1|   8|  8|      -|  0|   8|
    |  3|                ap_sig_bdd_63 ( and ) |   1|   1|  -|      -|  0|   2|
    |  4|           edge_val_fu_859_p2 ( xor ) |   8|   2|  -|      -|  0|   8|
    |  5|         exitcond1_fu_493_p2 ( icmp ) |   7|   6|  -|      -|  0|   7|
    |  6|         exitcond5_fu_481_p2 ( icmp ) |  14|  14|  -|      -|  0|  17|
    |  7|         exitcond6_fu_433_p2 ( icmp ) |  12|  12|  -|      -|  0|  14|
    |  8|          exitcond_fu_946_p2 ( icmp ) |  12|  12|  -|      -|  0|  14|
    |  9|                  i_1_fu_439_p2 ( + ) |  12|   1|  -|      -|  0|  12|
    | 10|                  i_3_fu_952_p2 ( + ) |  12|   1|  -|      -|  0|  12|
    | 11|                index_fu_544_p2 ( + ) |  14|  14|  -|      -|  0|  14|
    | 12|    indvar8_mid2_fu_513_p3 ( Select ) |   1|   7|  7|      -|  0|   7|
    | 13|  indvar_flatten_next_fu_487_p2 ( + ) |  14|   1|  -|      -|  0|  14|
    | 14|     indvar_mid2_fu_499_p3 ( Select ) |   1|   1|  7|      -|  0|   7|
    | 15|    indvar_next9_dup7_fu_507_p2 ( + ) |   7|   1|  -|      -|  0|   7|
    | 16|          indvar_next_fu_536_p2 ( + ) |   7|   1|  -|      -|  0|   7|
    | 17|          neg7_i_cast_fu_826_p2 ( - ) |   1|   8|  -|      -|  0|   8|
    | 18|           neg_i_cast_fu_815_p2 ( - ) |   1|   8|  -|      -|  0|   8|
    | 19|                 tmp8_fu_774_p2 ( + ) |  11|  11|  -|      -|  0|  11|
    | 20|                 tmp9_fu_779_p2 ( + ) |   9|   9|  -|      -|  0|   9|
    | 21|           tmp_11_0_1_fu_559_p2 ( + ) |  14|   2|  -|      -|  0|  14|
    | 22|           tmp_11_0_2_fu_569_p2 ( + ) |  14|   7|  -|      -|  0|  14|
    | 23|           tmp_11_1_2_fu_670_p2 ( + ) |  14|   7|  -|      -|  0|  14|
    | 24|             tmp_11_1_fu_579_p2 ( + ) |  14|   8|  -|      -|  0|  14|
    | 25|           tmp_11_2_1_fu_709_p2 ( + ) |  14|   1|  -|      -|  0|  14|
    | 26|           tmp_11_2_2_fu_719_p2 ( + ) |  14|   7|  -|      -|  0|  14|
    | 27|             tmp_11_2_fu_680_p2 ( + ) |  14|   8|  -|      -|  0|  14|
    | 28|           tmp_16_0_1_fu_610_p2 ( - ) |   1|  10|  -|      -|  0|  10|
    | 29|                tmp_2_fu_549_p2 ( + ) |  14|   8|  -|      -|  0|  14|
    | 30|             tmp_5_fu_843_p2 ( icmp ) |   8|   6|  -|      -|  0|   8|
    | 31|               tmp_6_fu_867_p2 ( or ) |   1|   1|  -|      -|  0|   2|
    | 32|             tmp_7_fu_849_p2 ( icmp ) |   8|   8|  -|      -|  0|   8|
    | 33|                  tmp_fu_524_p2 ( * ) |   7|   7|  -|      1|  0|   2|
    | 34|                tmp_s_fu_837_p2 ( + ) |   8|   8|  -|      -|  0|   8|
    | 35|           x_weight_1_fu_664_p2 ( - ) |  11|  11|  -|      -|  0|  11|
    | 36|           x_weight_2_fu_704_p2 ( + ) |  11|  11|  -|      -|  0|  11|
    | 37|           x_weight_3_fu_737_p2 ( - ) |  11|  11|  -|      -|  0|  11|
    | 38|           x_weight_4_fu_764_p2 ( + ) |  11|  11|  -|      -|  0|  11|
    | 39|             x_weight_fu_634_p2 ( - ) |   9|   9|  -|      -|  0|   9|
    | 40|           y_weight_1_fu_644_p2 ( - ) |  11|  11|  -|      -|  0|  11|
    | 41|           y_weight_2_fu_789_p2 ( + ) |  11|  11|  -|      -|  0|  11|
    | 42|             y_weight_fu_620_p2 ( - ) |  11|  11|  -|      -|  0|  11|
    +---+--------------------------------------+----+----+---+-------+---+----+
    |  -|                                 Total| 378| 308| 38|      1|  0| 438|
    +---+--------------------------------------+----+----+---+-------+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-------+-------+-----+------+-------------+---------+---+----+
    | ID|   Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  0|  Sob_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  1|    Y_U|  10000|    8|     1|        80000|        8|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  -|  Total|  20000|   16|     2|       160000|       16|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+------------------------------+-----+-----+------+----+
    | ID|                          Name| Size| Bits| Count| LUT|
    +---+------------------------------+-----+-----+------+----+
    |  0|                  Sob_address0|    3|   14|    42|  14|
    |  1|                  Sob_address1|    2|   14|    28|  14|
    |  2|                    Y_address0|    6|   14|    84|  14|
    |  3|                    Y_address1|    6|   14|    84|  14|
    |  4|                          Y_d0|    2|    8|    16|   8|
    |  5|                          Y_d1|    2|    8|    16|   8|
    |  6|                     ap_NS_fsm|   14|    4|    56|  12|
    |  7|                   i_2_reg_350|    2|   12|    24|  12|
    |  8|                     i_reg_306|    2|   12|    24|  12|
    |  9|         indvar8_phi_fu_332_p4|    2|    7|    14|   7|
    | 10|               indvar8_reg_328|    2|    7|    14|   7|
    | 11|  indvar_flatten_phi_fu_321_p4|    2|   14|    28|  14|
    | 12|        indvar_flatten_reg_317|    2|   14|    28|  14|
    | 13|          indvar_phi_fu_343_p4|    2|    7|    14|   7|
    | 14|                indvar_reg_339|    2|    7|    14|   7|
    | 15|                       reg_362|    2|    8|    16|   8|
    +---+------------------------------+-----+-----+------+----+
    |  -|                         Total|   53|  164|   502| 172|
    +---+------------------------------+-----+-----+------+----+

    * Register: 
    +---+-------------------------------------+-----+-------+----+
    | ID|                                 Name| Bits| Consts|  FF|
    +---+-------------------------------------+-----+-------+----+
    |  0|                  Sob_addr_1_reg_1153|   14|      0|  14|
    |  1|                  Sob_addr_2_reg_1158|   14|      0|  14|
    |  2|                  Sob_load_1_reg_1186|    8|      0|   8|
    |  3|                    Sob_load_reg_1181|    8|      0|   8|
    |  4|                     Y_addr_8_reg_983|   14|      0|  14|
    |  5|                     Y_addr_9_reg_988|   14|      0|  14|
    |  6|                    Y_load_1_reg_1065|    8|      0|   8|
    |  7|                            ap_CS_fsm|    4|      0|   4|
    |  8|                ap_reg_ppiten_pp0_it0|    1|      0|   1|
    |  9|                ap_reg_ppiten_pp0_it1|    1|      0|   1|
    | 10|                ap_reg_ppiten_pp0_it2|    1|      0|   1|
    | 11|  ap_reg_ppstg_index_reg_1042_pp0_it1|   14|      0|  14|
    | 12|                   exitcond5_reg_1011|    1|      0|   1|
    | 13|                          i_1_reg_996|   12|      0|  12|
    | 14|                          i_2_reg_350|   12|      0|  12|
    | 15|                         i_3_reg_1176|   12|      0|  12|
    | 16|                            i_reg_306|   12|      0|  12|
    | 17|                       index_reg_1042|   14|      0|  14|
    | 18|                indvar8_mid2_reg_1026|    7|      0|   7|
    | 19|                      indvar8_reg_328|    7|      0|   7|
    | 20|         indvar_flatten_next_reg_1015|   14|      0|  14|
    | 21|               indvar_flatten_reg_317|   14|      0|  14|
    | 22|                 indvar_mid2_reg_1020|    7|      0|   7|
    | 23|                 indvar_next_reg_1037|    7|      0|   7|
    | 24|                       indvar_reg_339|    7|      0|   7|
    | 25|                  p_Result_2_reg_1001|    8|      0|   8|
    | 26|                  p_Result_3_reg_1006|    8|      0|   8|
    | 27|                              reg_362|    8|      0|   8|
    | 28|                        tmp1_reg_1032|   14|      2|  12|
    | 29|                      tmp_10_reg_1127|    1|      0|   1|
    | 30|                      tmp_11_reg_1132|    1|      0|   1|
    | 31|                       tmp_5_reg_1142|    1|      0|   1|
    | 32|                       tmp_7_reg_1148|    1|      0|   1|
    | 33|                       tmp_s_reg_1137|    8|      0|   8|
    | 34|                  x_weight_1_reg_1085|   11|      0|  11|
    | 35|                  x_weight_2_reg_1100|   11|      0|  11|
    | 36|             x_weight_4_cast_reg_1115|    8|      0|   8|
    | 37|                  y_weight_1_reg_1080|   11|      0|  11|
    | 38|             y_weight_4_cast_reg_1121|    8|      0|   8|
    +---+-------------------------------------+-----+-------+----+
    |  -|                                Total|  326|      2| 324|
    +---+-------------------------------------+-----+-------+----+

    * ShiftMemory: 
    +---+--------------------+-----+-------+---+----+
    | ID|                Name| Bits| Consts| FF| LUT|
    +---+--------------------+-----+-------+---+----+
    |  0|  exitcond5_reg_1011|    1|      0|  0|   1|
    +---+--------------------+-----+-------+---+----+
    |  -|               Total|    1|      0|  0|   1|
    +---+--------------------+-----+-------+---+----+

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   53|  164|   502|
+---+--------------+-----+-----+------+
|  -|         Total|   53|  164|   502|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    43|
|  2|         FIFO|     -|
|  3|       Memory|     1|
|  4|  Multiplexer|    17|
|  5|     Register|    32|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|    93|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   324|
+---+--------------+------+
|  -|         Total|   324|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|         Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|  Sobel::thread|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|              -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|      fifo_in_0|       pointer|     -|     ap_fifo|         -|   in|   32|
|  3|  fifo_in_0_empty_n|              -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|              -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|     fifo_out_0|       pointer|     -|     ap_fifo|         -|  out|   32|
|  6|  fifo_out_0_full_n|              -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|              -|             -|     -|           -|         -|  out|    1|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+

