arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	22.92	vpr	980.03 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003552	10	10	168	178	1	65	30	11	8	88	io	auto	953.5 MiB	0.34	461	363	812	65	683	64	980.0 MiB	0.06	0.00	6.74915	6.53925	-69.3815	-6.53925	6.53925	1.02	0.000306729	0.00027993	0.00872325	0.00811554	-1	-1	-1	-1	18	1016	35	0	0	88979.3	1011.13	0.42	0.0610226	0.0537175	11100	22242	-1	903	21	541	2228	132955	67625	6.88394	6.88394	-78.1788	-6.88394	0	0	114778.	1304.29	0.00	0.06	0.03	-1	-1	0.00	0.0200797	0.0183694	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	22.00	vpr	979.29 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1002788	10	10	168	178	1	65	30	11	8	88	io	auto	952.8 MiB	0.32	461	360	766	54	639	73	979.3 MiB	0.06	0.00	6.74915	6.50519	-69.5865	-6.50519	6.50519	0.99	0.000304647	0.000272539	0.00848216	0.00790543	-1	-1	-1	-1	22	737	19	0	0	110609.	1256.92	0.26	0.0516738	0.0459714	11258	24748	-1	741	17	354	1302	73546	39254	6.97435	6.97435	-75.9089	-6.97435	0	0	134428.	1527.59	0.00	0.05	0.03	-1	-1	0.00	0.017292	0.0159531	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	22.43	vpr	979.48 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1002984	10	10	168	178	1	65	30	11	8	88	io	auto	953.0 MiB	0.32	461	374	858	76	722	60	979.5 MiB	0.05	0.00	6.74915	6.37842	-69.0199	-6.37842	6.37842	1.38	0.000304178	0.000276269	0.00897291	0.0083292	-1	-1	-1	-1	18	1028	44	0	0	88979.3	1011.13	0.39	0.0630047	0.0554817	11100	22242	-1	860	17	503	1822	111191	56265	7.04132	7.04132	-78.8721	-7.04132	0	0	114778.	1304.29	0.00	0.06	0.03	-1	-1	0.00	0.0175163	0.0161202	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	22.53	vpr	979.44 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1002948	10	10	168	178	1	65	30	11	8	88	io	auto	953.6 MiB	0.32	461	351	812	66	693	53	979.4 MiB	0.06	0.00	6.74915	6.37842	-69.076	-6.37842	6.37842	1.41	0.0006279	0.000600407	0.0105144	0.00982327	-1	-1	-1	-1	18	886	33	0	0	88979.3	1011.13	0.35	0.0596658	0.0528181	11100	22242	-1	779	16	420	1590	93739	47077	6.94344	6.94344	-77.4262	-6.94344	0	0	114778.	1304.29	0.00	0.05	0.03	-1	-1	0.00	0.0171118	0.0158021	
