{
  "Top": "aes_encrypt",
  "RtlTop": "aes_encrypt",
  "RtlPrefix": "",
  "RtlSubPrefix": "aes_encrypt_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "statemt256": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "statemt256_i",
          "name": "statemt256_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "statemt256_o",
          "name": "statemt256_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "statemt256_o_ap_vld",
          "name": "statemt256_o_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "key256": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<256>",
      "srcSize": "256",
      "hwRefs": [{
          "type": "port",
          "interface": "key256",
          "name": "key256",
          "usage": "data",
          "direction": "in"
        }]
    },
    "type": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "type_r",
          "name": "type_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt",
      "set_directive_top aes_encrypt -name aes_encrypt"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "aes_encrypt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes_encrypt",
    "Version": "1.0",
    "DisplayName": "Aes_encrypt",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_aes_encrypt_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/encrypt\/aes_enc_func.cpp",
      "..\/src\/encrypt\/aes_enc.cpp",
      "..\/src\/decrypt\/aes_dec_func.cpp",
      "..\/src\/decrypt\/aes_dec.cpp",
      "..\/src\/common\/aes_TypeConvert.cpp",
      "..\/src\/common\/aes_KeySchedule.cpp",
      "..\/src\/common\/aes_AddRoundKey.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/aes_encrypt_ByteSub_ShiftRow.vhd",
      "impl\/vhdl\/aes_encrypt_key.vhd",
      "impl\/vhdl\/aes_encrypt_KeySchedule.vhd",
      "impl\/vhdl\/aes_encrypt_KeySchedule_Rcon0.vhd",
      "impl\/vhdl\/aes_encrypt_KeySchedule_Sbox.vhd",
      "impl\/vhdl\/aes_encrypt_MixColumn_AddRoundKey.vhd",
      "impl\/vhdl\/aes_encrypt_MixColumn_AddRoundKey_ret.vhd",
      "impl\/vhdl\/aes_encrypt_mul_4ns_4ns_7_1_1.vhd",
      "impl\/vhdl\/aes_encrypt_mul_4ns_4ns_8_1_1.vhd",
      "impl\/vhdl\/aes_encrypt_udiv_7ns_4ns_5_11_1.vhd",
      "impl\/vhdl\/aes_encrypt_urem_7ns_4ns_3_11_1.vhd",
      "impl\/vhdl\/aes_encrypt_word.vhd",
      "impl\/vhdl\/aes_encrypt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aes_encrypt_ByteSub_ShiftRow.v",
      "impl\/verilog\/aes_encrypt_key.v",
      "impl\/verilog\/aes_encrypt_KeySchedule.v",
      "impl\/verilog\/aes_encrypt_KeySchedule_Rcon0.v",
      "impl\/verilog\/aes_encrypt_KeySchedule_Rcon0_rom.dat",
      "impl\/verilog\/aes_encrypt_KeySchedule_Sbox.v",
      "impl\/verilog\/aes_encrypt_KeySchedule_Sbox_rom.dat",
      "impl\/verilog\/aes_encrypt_MixColumn_AddRoundKey.v",
      "impl\/verilog\/aes_encrypt_MixColumn_AddRoundKey_ret.v",
      "impl\/verilog\/aes_encrypt_mul_4ns_4ns_7_1_1.v",
      "impl\/verilog\/aes_encrypt_mul_4ns_4ns_8_1_1.v",
      "impl\/verilog\/aes_encrypt_udiv_7ns_4ns_5_11_1.v",
      "impl\/verilog\/aes_encrypt_urem_7ns_4ns_3_11_1.v",
      "impl\/verilog\/aes_encrypt_word.v",
      "impl\/verilog\/aes_encrypt.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/aes_encrypt.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/grunt\/Vitis_HLS\/aes_hls\/solution1\/.debug\/aes_encrypt.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "key256": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"key256": "DATA"},
      "ports": ["key256"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "key256"
        }]
    },
    "statemt256_i": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"statemt256_i": "DATA"},
      "ports": ["statemt256_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "statemt256"
        }]
    },
    "statemt256_o": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"statemt256_o": "DATA"},
      "ports": ["statemt256_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "statemt256"
        }]
    },
    "type_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"type_r": "DATA"},
      "ports": ["type_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "type"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "statemt256_i": {
      "dir": "in",
      "width": "256"
    },
    "statemt256_o": {
      "dir": "out",
      "width": "256"
    },
    "statemt256_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "key256": {
      "dir": "in",
      "width": "256"
    },
    "type_r": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes_encrypt",
      "Instances": [
        {
          "ModuleName": "ByteSub_ShiftRow",
          "InstanceName": "grp_ByteSub_ShiftRow_fu_446"
        },
        {
          "ModuleName": "KeySchedule",
          "InstanceName": "grp_KeySchedule_fu_454"
        },
        {
          "ModuleName": "MixColumn_AddRoundKey",
          "InstanceName": "grp_MixColumn_AddRoundKey_fu_465"
        }
      ]
    },
    "Info": {
      "KeySchedule": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ByteSub_ShiftRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MixColumn_AddRoundKey": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_encrypt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "KeySchedule": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.039"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_154_1_VITIS_LOOP_155_2",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_161_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "7",
            "PipelineDepth": "25"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "845",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1124",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ByteSub_ShiftRow": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "19",
          "LatencyWorst": "30",
          "PipelineIIMin": "1",
          "PipelineIIMax": "30",
          "PipelineII": "1 ~ 30",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.576"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "283",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1457",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MixColumn_AddRoundKey": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "",
          "LatencyWorst": "37",
          "PipelineIIMin": "21",
          "PipelineIIMax": "37",
          "PipelineII": "21 ~ 37",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_228_1",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "17",
            "Latency": "9 ~ 17",
            "PipelineII": "2",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_281_2",
            "TripCount": "",
            "LatencyMin": "8",
            "LatencyMax": "16",
            "Latency": "8 ~ 16",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "138",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "aes_encrypt": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "4",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_167_1",
            "TripCount": "",
            "LatencyMin": "234",
            "LatencyMax": "923",
            "Latency": "234 ~ 923",
            "PipelineII": "",
            "PipelineDepthMin": "26",
            "PipelineDepthMax": "71",
            "PipelineDepth": "26 ~ 71"
          },
          {
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "4",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "32",
            "Latency": "16 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "2554",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "14685",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-17 15:33:58 JST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2.2"
  }
}
