// Seed: 1622048407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = id_8 == id_2;
  wire id_11;
  assign id_10 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  logic [7:0] id_10;
  wire id_11;
  assign id_11 = id_5[1];
  tri1 id_12;
  wire id_13;
  wire id_14;
  assign (highz1, strong0) id_10 = id_5;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_9,
      id_9,
      id_9,
      id_14,
      id_14,
      id_12,
      id_2
  );
  assign id_10 = id_4;
endmodule
