m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/simulation/modelsim
vChocolate_Vending_Machine
Z1 !s110 1700546134
!i10b 1
!s100 A<HIOXBk8B2I738d1G4M]2
IaXnIz6LH^:PEQ<^`?g;VF0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1697097778
8C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/Chocolate_Vending_Machine.v
FC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/Chocolate_Vending_Machine.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1700546134.000000
!s107 C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/Chocolate_Vending_Machine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine|C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/Chocolate_Vending_Machine.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine
Z7 tCvgOpt 0
n@chocolate_@vending_@machine
vtest_cvm
R1
!i10b 1
!s100 K=ziZmi91_oj6Dg[Rn5<Q2
I]HfCclXjGMde^1^K3SYQS1
R2
R0
w1697097670
8C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/test_cvm.v
FC:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/test_cvm.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/test_cvm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine|C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Chocolate_Vending_Machine/test_cvm.v|
!i113 1
R5
R6
R7
