0.6
2019.2
Nov  6 2019
21:57:16
D:/VLSI_ARCHITECTURE/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/ALU.v,1708073703,verilog,,D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v,,qadd,,,,,,,,
D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/Subt.v,1708075758,verilog,,D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v,,sub,,,,,,,,
D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/add.v,1708074486,verilog,,D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v,,add,,,,,,,,
D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/mult.v,1708077610,verilog,,D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v,,qmults,,,,,,,,
D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v,1708088838,verilog,,,,Tes_add,,,,,,,,
