INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/Vivado/2018.3/myworkplace/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/cjm_fa_useip/cjm_fa_useip.srcs/sources_1/ip/halfadder_0/sim/halfadder_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/cjm_fa_useip/cjm_fa_useip.srcs/sources_1/new/cjm_fa_useip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cjm_fa_useip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/2018.3/myworkplace/cjm_fa_useip/cjm_fa_useip.srcs/sim_1/new/sim_cjm_fa_useip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cjm_fa_useip
