{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 00:02:51 2017 " "Info: Processing started: Tue May 09 00:02:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.Nop register Banco_reg:BancoReg\|Reg8\[31\] 35.96 MHz 27.809 ns Internal " "Info: Clock \"clock\" has Internal fmax of 35.96 MHz between source register \"unidadeControle:unidadeControle\|state.Nop\" and destination register \"Banco_reg:BancoReg\|Reg8\[31\]\" (period= 27.809 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.625 ns + Longest register register " "Info: + Longest register to register delay is 27.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Nop 1 REG LCFF_X31_Y33_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.438 ns) 0.960 ns unidadeControle:unidadeControle\|WideOr66~1 2 COMB LCCOMB_X31_Y33_N24 1 " "Info: 2: + IC(0.522 ns) + CELL(0.438 ns) = 0.960 ns; Loc. = LCCOMB_X31_Y33_N24; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr66~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 1.672 ns unidadeControle:unidadeControle\|WideOr66~2 3 COMB LCCOMB_X31_Y33_N16 5 " "Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 1.672 ns; Loc. = LCCOMB_X31_Y33_N16; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle\|WideOr66~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.275 ns) 3.200 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X31_Y34_N16 1 " "Info: 4: + IC(1.253 ns) + CELL(0.275 ns) = 3.200 ns; Loc. = LCCOMB_X31_Y34_N16; Fanout = 1; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.398 ns) 3.866 ns Ula32:Ula\|carry_temp\[0\]~8 5 COMB LCCOMB_X31_Y34_N26 3 " "Info: 5: + IC(0.268 ns) + CELL(0.398 ns) = 3.866 ns; Loc. = LCCOMB_X31_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.420 ns) 4.558 ns Ula32:Ula\|carry_temp\[1\]~12 6 COMB LCCOMB_X31_Y34_N12 2 " "Info: 6: + IC(0.272 ns) + CELL(0.420 ns) = 4.558 ns; Loc. = LCCOMB_X31_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 5.162 ns Ula32:Ula\|carry_temp\[2\]~13 7 COMB LCCOMB_X32_Y34_N16 3 " "Info: 7: + IC(0.454 ns) + CELL(0.150 ns) = 5.162 ns; Loc. = LCCOMB_X32_Y34_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[2\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 5.704 ns Ula32:Ula\|carry_temp\[3\]~16 8 COMB LCCOMB_X32_Y34_N30 2 " "Info: 8: + IC(0.267 ns) + CELL(0.275 ns) = 5.704 ns; Loc. = LCCOMB_X32_Y34_N30; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.108 ns Ula32:Ula\|carry_temp\[4\]~17 9 COMB LCCOMB_X32_Y34_N24 3 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 6.108 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[4\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 6.647 ns Ula32:Ula\|carry_temp\[5\]~18 10 COMB LCCOMB_X32_Y34_N10 2 " "Info: 10: + IC(0.264 ns) + CELL(0.275 ns) = 6.647 ns; Loc. = LCCOMB_X32_Y34_N10; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 7.056 ns Ula32:Ula\|carry_temp\[7\]~19 11 COMB LCCOMB_X32_Y34_N28 1 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 7.056 ns; Loc. = LCCOMB_X32_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.454 ns Ula32:Ula\|carry_temp\[7\]~57 12 COMB LCCOMB_X32_Y34_N8 2 " "Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 7.454 ns; Loc. = LCCOMB_X32_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 7.989 ns Ula32:Ula\|carry_temp\[9\]~20 13 COMB LCCOMB_X32_Y34_N22 1 " "Info: 13: + IC(0.260 ns) + CELL(0.275 ns) = 7.989 ns; Loc. = LCCOMB_X32_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.385 ns Ula32:Ula\|carry_temp\[9\]~58 14 COMB LCCOMB_X32_Y34_N18 2 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.385 ns; Loc. = LCCOMB_X32_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.792 ns Ula32:Ula\|carry_temp\[11\]~21 15 COMB LCCOMB_X32_Y34_N0 1 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 8.792 ns; Loc. = LCCOMB_X32_Y34_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 9.181 ns Ula32:Ula\|carry_temp\[11\]~59 16 COMB LCCOMB_X32_Y34_N4 2 " "Info: 16: + IC(0.239 ns) + CELL(0.150 ns) = 9.181 ns; Loc. = LCCOMB_X32_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 9.716 ns Ula32:Ula\|carry_temp\[13\]~22 17 COMB LCCOMB_X32_Y34_N26 1 " "Info: 17: + IC(0.260 ns) + CELL(0.275 ns) = 9.716 ns; Loc. = LCCOMB_X32_Y34_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 10.114 ns Ula32:Ula\|carry_temp\[13\]~60 18 COMB LCCOMB_X32_Y34_N6 3 " "Info: 18: + IC(0.248 ns) + CELL(0.150 ns) = 10.114 ns; Loc. = LCCOMB_X32_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 10.527 ns Ula32:Ula\|carry_temp\[14\]~23 19 COMB LCCOMB_X32_Y34_N20 2 " "Info: 19: + IC(0.263 ns) + CELL(0.150 ns) = 10.527 ns; Loc. = LCCOMB_X32_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.275 ns) 11.485 ns Ula32:Ula\|carry_temp\[15\]~25 20 COMB LCCOMB_X36_Y34_N0 3 " "Info: 20: + IC(0.683 ns) + CELL(0.275 ns) = 11.485 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 11.896 ns Ula32:Ula\|carry_temp\[16\]~27 21 COMB LCCOMB_X36_Y34_N4 2 " "Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.896 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 12.428 ns Ula32:Ula\|carry_temp\[17\]~28 22 COMB LCCOMB_X36_Y34_N6 3 " "Info: 22: + IC(0.257 ns) + CELL(0.275 ns) = 12.428 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 12.842 ns Ula32:Ula\|carry_temp\[18\]~29 23 COMB LCCOMB_X36_Y34_N16 2 " "Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 12.842 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 13.384 ns Ula32:Ula\|carry_temp\[19\]~31 24 COMB LCCOMB_X36_Y34_N28 3 " "Info: 24: + IC(0.267 ns) + CELL(0.275 ns) = 13.384 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 13.796 ns Ula32:Ula\|carry_temp\[20\]~33 25 COMB LCCOMB_X36_Y34_N8 2 " "Info: 25: + IC(0.262 ns) + CELL(0.150 ns) = 13.796 ns; Loc. = LCCOMB_X36_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 14.331 ns Ula32:Ula\|carry_temp\[21\]~34 26 COMB LCCOMB_X36_Y34_N18 3 " "Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 14.331 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 14.740 ns Ula32:Ula\|carry_temp\[22\]~35 27 COMB LCCOMB_X36_Y34_N20 2 " "Info: 27: + IC(0.259 ns) + CELL(0.150 ns) = 14.740 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 15.280 ns Ula32:Ula\|carry_temp\[23\]~37 28 COMB LCCOMB_X36_Y34_N24 3 " "Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 15.280 ns; Loc. = LCCOMB_X36_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 15.826 ns Ula32:Ula\|carry_temp\[24\]~39 29 COMB LCCOMB_X36_Y34_N12 2 " "Info: 29: + IC(0.271 ns) + CELL(0.275 ns) = 15.826 ns; Loc. = LCCOMB_X36_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 16.541 ns Ula32:Ula\|carry_temp\[25\]~40 30 COMB LCCOMB_X36_Y34_N14 3 " "Info: 30: + IC(0.277 ns) + CELL(0.438 ns) = 16.541 ns; Loc. = LCCOMB_X36_Y34_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.150 ns) 17.897 ns Ula32:Ula\|carry_temp\[26\]~41 31 COMB LCCOMB_X43_Y33_N24 2 " "Info: 31: + IC(1.206 ns) + CELL(0.150 ns) = 17.897 ns; Loc. = LCCOMB_X43_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 18.426 ns Ula32:Ula\|carry_temp\[27\]~43 32 COMB LCCOMB_X43_Y33_N28 3 " "Info: 32: + IC(0.254 ns) + CELL(0.275 ns) = 18.426 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 18.839 ns Ula32:Ula\|carry_temp\[29\]~44 33 COMB LCCOMB_X43_Y33_N22 1 " "Info: 33: + IC(0.263 ns) + CELL(0.150 ns) = 18.839 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 19.242 ns Ula32:Ula\|carry_temp\[29\]~45 34 COMB LCCOMB_X43_Y33_N0 3 " "Info: 34: + IC(0.253 ns) + CELL(0.150 ns) = 19.242 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 19.653 ns Ula32:Ula\|Menor~2 35 COMB LCCOMB_X43_Y33_N18 3 " "Info: 35: + IC(0.261 ns) + CELL(0.150 ns) = 19.653 ns; Loc. = LCCOMB_X43_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 20.058 ns unidadeControle:unidadeControle\|Selector76~1 36 COMB LCCOMB_X43_Y33_N16 53 " "Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 20.058 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle\|Selector76~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.419 ns) 20.981 ns MuxDataWrite:MuxDataWrite\|Mux5~1 37 COMB LCCOMB_X44_Y33_N6 16 " "Info: 37: + IC(0.504 ns) + CELL(0.419 ns) = 20.981 ns; Loc. = LCCOMB_X44_Y33_N6; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux5~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.438 ns) 22.475 ns MuxDataWrite:MuxDataWrite\|Mux0~1 38 COMB LCCOMB_X43_Y34_N16 1 " "Info: 38: + IC(1.056 ns) + CELL(0.438 ns) = 22.475 ns; Loc. = LCCOMB_X43_Y34_N16; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { MuxDataWrite:MuxDataWrite|Mux5~1 MuxDataWrite:MuxDataWrite|Mux0~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.275 ns) 23.433 ns MuxDataWrite:MuxDataWrite\|Mux0~2 39 COMB LCCOMB_X40_Y33_N4 1 " "Info: 39: + IC(0.683 ns) + CELL(0.275 ns) = 23.433 ns; Loc. = LCCOMB_X40_Y33_N4; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { MuxDataWrite:MuxDataWrite|Mux0~1 MuxDataWrite:MuxDataWrite|Mux0~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 24.021 ns MuxDataWrite:MuxDataWrite\|Mux0~3 40 COMB LCCOMB_X40_Y33_N30 33 " "Info: 40: + IC(0.438 ns) + CELL(0.150 ns) = 24.021 ns; Loc. = LCCOMB_X40_Y33_N30; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { MuxDataWrite:MuxDataWrite|Mux0~2 MuxDataWrite:MuxDataWrite|Mux0~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.371 ns) + CELL(0.149 ns) 27.541 ns Banco_reg:BancoReg\|Reg8\[31\]~feeder 41 COMB LCCOMB_X43_Y32_N12 1 " "Info: 41: + IC(3.371 ns) + CELL(0.149 ns) = 27.541 ns; Loc. = LCCOMB_X43_Y32_N12; Fanout = 1; COMB Node = 'Banco_reg:BancoReg\|Reg8\[31\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { MuxDataWrite:MuxDataWrite|Mux0~3 Banco_reg:BancoReg|Reg8[31]~feeder } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.625 ns Banco_reg:BancoReg\|Reg8\[31\] 42 REG LCFF_X43_Y32_N13 2 " "Info: 42: + IC(0.000 ns) + CELL(0.084 ns) = 27.625 ns; Loc. = LCFF_X43_Y32_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg8\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Banco_reg:BancoReg|Reg8[31]~feeder Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.647 ns ( 34.92 % ) " "Info: Total cell delay = 9.647 ns ( 34.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.978 ns ( 65.08 % ) " "Info: Total interconnect delay = 17.978 ns ( 65.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.625 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux5~1 MuxDataWrite:MuxDataWrite|Mux0~1 MuxDataWrite:MuxDataWrite|Mux0~2 MuxDataWrite:MuxDataWrite|Mux0~3 Banco_reg:BancoReg|Reg8[31]~feeder Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.625 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr66~1 {} unidadeControle:unidadeControle|WideOr66~2 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~8 {} Ula32:Ula|carry_temp[1]~12 {} Ula32:Ula|carry_temp[2]~13 {} Ula32:Ula|carry_temp[3]~16 {} Ula32:Ula|carry_temp[4]~17 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~57 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~58 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~59 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~60 {} Ula32:Ula|carry_temp[14]~23 {} Ula32:Ula|carry_temp[15]~25 {} Ula32:Ula|carry_temp[16]~27 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[18]~29 {} Ula32:Ula|carry_temp[19]~31 {} Ula32:Ula|carry_temp[20]~33 {} Ula32:Ula|carry_temp[21]~34 {} Ula32:Ula|carry_temp[22]~35 {} Ula32:Ula|carry_temp[23]~37 {} Ula32:Ula|carry_temp[24]~39 {} Ula32:Ula|carry_temp[25]~40 {} Ula32:Ula|carry_temp[26]~41 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~45 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector76~1 {} MuxDataWrite:MuxDataWrite|Mux5~1 {} MuxDataWrite:MuxDataWrite|Mux0~1 {} MuxDataWrite:MuxDataWrite|Mux0~2 {} MuxDataWrite:MuxDataWrite|Mux0~3 {} Banco_reg:BancoReg|Reg8[31]~feeder {} Banco_reg:BancoReg|Reg8[31] {} } { 0.000ns 0.522ns 0.274ns 1.253ns 0.268ns 0.272ns 0.454ns 0.267ns 0.254ns 0.264ns 0.259ns 0.248ns 0.260ns 0.246ns 0.257ns 0.239ns 0.260ns 0.248ns 0.263ns 0.683ns 0.261ns 0.257ns 0.264ns 0.267ns 0.262ns 0.260ns 0.259ns 0.265ns 0.271ns 0.277ns 1.206ns 0.254ns 0.263ns 0.253ns 0.261ns 0.255ns 0.504ns 1.056ns 0.683ns 0.438ns 3.371ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.398ns 0.420ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.419ns 0.438ns 0.275ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.881 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1442 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 2.881 ns Banco_reg:BancoReg\|Reg8\[31\] 3 REG LCFF_X43_Y32_N13 2 " "Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X43_Y32_N13; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg8\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clock~clkctrl Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.97 % ) " "Info: Total cell delay = 1.526 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.355 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg8[31] {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1442 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.851 ns unidadeControle:unidadeControle\|state.Nop 3 REG LCFF_X31_Y33_N1 8 " "Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.53 % ) " "Info: Total cell delay = 1.526 ns ( 53.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.47 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.211ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg8[31] {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.211ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.625 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux5~1 MuxDataWrite:MuxDataWrite|Mux0~1 MuxDataWrite:MuxDataWrite|Mux0~2 MuxDataWrite:MuxDataWrite|Mux0~3 Banco_reg:BancoReg|Reg8[31]~feeder Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.625 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr66~1 {} unidadeControle:unidadeControle|WideOr66~2 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~8 {} Ula32:Ula|carry_temp[1]~12 {} Ula32:Ula|carry_temp[2]~13 {} Ula32:Ula|carry_temp[3]~16 {} Ula32:Ula|carry_temp[4]~17 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~57 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~58 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~59 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~60 {} Ula32:Ula|carry_temp[14]~23 {} Ula32:Ula|carry_temp[15]~25 {} Ula32:Ula|carry_temp[16]~27 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[18]~29 {} Ula32:Ula|carry_temp[19]~31 {} Ula32:Ula|carry_temp[20]~33 {} Ula32:Ula|carry_temp[21]~34 {} Ula32:Ula|carry_temp[22]~35 {} Ula32:Ula|carry_temp[23]~37 {} Ula32:Ula|carry_temp[24]~39 {} Ula32:Ula|carry_temp[25]~40 {} Ula32:Ula|carry_temp[26]~41 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~45 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector76~1 {} MuxDataWrite:MuxDataWrite|Mux5~1 {} MuxDataWrite:MuxDataWrite|Mux0~1 {} MuxDataWrite:MuxDataWrite|Mux0~2 {} MuxDataWrite:MuxDataWrite|Mux0~3 {} Banco_reg:BancoReg|Reg8[31]~feeder {} Banco_reg:BancoReg|Reg8[31] {} } { 0.000ns 0.522ns 0.274ns 1.253ns 0.268ns 0.272ns 0.454ns 0.267ns 0.254ns 0.264ns 0.259ns 0.248ns 0.260ns 0.246ns 0.257ns 0.239ns 0.260ns 0.248ns 0.263ns 0.683ns 0.261ns 0.257ns 0.264ns 0.267ns 0.262ns 0.260ns 0.259ns 0.265ns 0.271ns 0.277ns 1.206ns 0.254ns 0.263ns 0.253ns 0.261ns 0.255ns 0.504ns 1.056ns 0.683ns 0.438ns 3.371ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.398ns 0.420ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.419ns 0.438ns 0.275ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg8[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg8[31] {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.211ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[24\] unidadeControle:unidadeControle\|state.Nop 33.493 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[24\]\" through register \"unidadeControle:unidadeControle\|state.Nop\" is 33.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1442 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1442; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.851 ns unidadeControle:unidadeControle\|state.Nop 3 REG LCFF_X31_Y33_N1 8 " "Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.53 % ) " "Info: Total cell delay = 1.526 ns ( 53.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.47 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.211ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.392 ns + Longest register pin " "Info: + Longest register to pin delay is 30.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Nop 1 REG LCFF_X31_Y33_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y33_N1; Fanout = 8; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.438 ns) 0.960 ns unidadeControle:unidadeControle\|WideOr66~1 2 COMB LCCOMB_X31_Y33_N24 1 " "Info: 2: + IC(0.522 ns) + CELL(0.438 ns) = 0.960 ns; Loc. = LCCOMB_X31_Y33_N24; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr66~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 1.672 ns unidadeControle:unidadeControle\|WideOr66~2 3 COMB LCCOMB_X31_Y33_N16 5 " "Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 1.672 ns; Loc. = LCCOMB_X31_Y33_N16; Fanout = 5; COMB Node = 'unidadeControle:unidadeControle\|WideOr66~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.275 ns) 3.200 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X31_Y34_N16 1 " "Info: 4: + IC(1.253 ns) + CELL(0.275 ns) = 3.200 ns; Loc. = LCCOMB_X31_Y34_N16; Fanout = 1; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.398 ns) 3.866 ns Ula32:Ula\|carry_temp\[0\]~8 5 COMB LCCOMB_X31_Y34_N26 3 " "Info: 5: + IC(0.268 ns) + CELL(0.398 ns) = 3.866 ns; Loc. = LCCOMB_X31_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.420 ns) 4.558 ns Ula32:Ula\|carry_temp\[1\]~12 6 COMB LCCOMB_X31_Y34_N12 2 " "Info: 6: + IC(0.272 ns) + CELL(0.420 ns) = 4.558 ns; Loc. = LCCOMB_X31_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 5.162 ns Ula32:Ula\|carry_temp\[2\]~13 7 COMB LCCOMB_X32_Y34_N16 3 " "Info: 7: + IC(0.454 ns) + CELL(0.150 ns) = 5.162 ns; Loc. = LCCOMB_X32_Y34_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[2\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 5.704 ns Ula32:Ula\|carry_temp\[3\]~16 8 COMB LCCOMB_X32_Y34_N30 2 " "Info: 8: + IC(0.267 ns) + CELL(0.275 ns) = 5.704 ns; Loc. = LCCOMB_X32_Y34_N30; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.108 ns Ula32:Ula\|carry_temp\[4\]~17 9 COMB LCCOMB_X32_Y34_N24 3 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 6.108 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[4\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 6.647 ns Ula32:Ula\|carry_temp\[5\]~18 10 COMB LCCOMB_X32_Y34_N10 2 " "Info: 10: + IC(0.264 ns) + CELL(0.275 ns) = 6.647 ns; Loc. = LCCOMB_X32_Y34_N10; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 7.056 ns Ula32:Ula\|carry_temp\[7\]~19 11 COMB LCCOMB_X32_Y34_N28 1 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 7.056 ns; Loc. = LCCOMB_X32_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.454 ns Ula32:Ula\|carry_temp\[7\]~57 12 COMB LCCOMB_X32_Y34_N8 2 " "Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 7.454 ns; Loc. = LCCOMB_X32_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 7.989 ns Ula32:Ula\|carry_temp\[9\]~20 13 COMB LCCOMB_X32_Y34_N22 1 " "Info: 13: + IC(0.260 ns) + CELL(0.275 ns) = 7.989 ns; Loc. = LCCOMB_X32_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.385 ns Ula32:Ula\|carry_temp\[9\]~58 14 COMB LCCOMB_X32_Y34_N18 2 " "Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 8.385 ns; Loc. = LCCOMB_X32_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.792 ns Ula32:Ula\|carry_temp\[11\]~21 15 COMB LCCOMB_X32_Y34_N0 1 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 8.792 ns; Loc. = LCCOMB_X32_Y34_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 9.181 ns Ula32:Ula\|carry_temp\[11\]~59 16 COMB LCCOMB_X32_Y34_N4 2 " "Info: 16: + IC(0.239 ns) + CELL(0.150 ns) = 9.181 ns; Loc. = LCCOMB_X32_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 9.716 ns Ula32:Ula\|carry_temp\[13\]~22 17 COMB LCCOMB_X32_Y34_N26 1 " "Info: 17: + IC(0.260 ns) + CELL(0.275 ns) = 9.716 ns; Loc. = LCCOMB_X32_Y34_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 10.114 ns Ula32:Ula\|carry_temp\[13\]~60 18 COMB LCCOMB_X32_Y34_N6 3 " "Info: 18: + IC(0.248 ns) + CELL(0.150 ns) = 10.114 ns; Loc. = LCCOMB_X32_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 10.527 ns Ula32:Ula\|carry_temp\[14\]~23 19 COMB LCCOMB_X32_Y34_N20 2 " "Info: 19: + IC(0.263 ns) + CELL(0.150 ns) = 10.527 ns; Loc. = LCCOMB_X32_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.275 ns) 11.485 ns Ula32:Ula\|carry_temp\[15\]~25 20 COMB LCCOMB_X36_Y34_N0 3 " "Info: 20: + IC(0.683 ns) + CELL(0.275 ns) = 11.485 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 11.896 ns Ula32:Ula\|carry_temp\[16\]~27 21 COMB LCCOMB_X36_Y34_N4 2 " "Info: 21: + IC(0.261 ns) + CELL(0.150 ns) = 11.896 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 12.428 ns Ula32:Ula\|carry_temp\[17\]~28 22 COMB LCCOMB_X36_Y34_N6 3 " "Info: 22: + IC(0.257 ns) + CELL(0.275 ns) = 12.428 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 12.842 ns Ula32:Ula\|carry_temp\[18\]~29 23 COMB LCCOMB_X36_Y34_N16 2 " "Info: 23: + IC(0.264 ns) + CELL(0.150 ns) = 12.842 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 13.384 ns Ula32:Ula\|carry_temp\[19\]~31 24 COMB LCCOMB_X36_Y34_N28 3 " "Info: 24: + IC(0.267 ns) + CELL(0.275 ns) = 13.384 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 13.796 ns Ula32:Ula\|carry_temp\[20\]~33 25 COMB LCCOMB_X36_Y34_N8 2 " "Info: 25: + IC(0.262 ns) + CELL(0.150 ns) = 13.796 ns; Loc. = LCCOMB_X36_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 14.331 ns Ula32:Ula\|carry_temp\[21\]~34 26 COMB LCCOMB_X36_Y34_N18 3 " "Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 14.331 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 14.740 ns Ula32:Ula\|carry_temp\[22\]~35 27 COMB LCCOMB_X36_Y34_N20 2 " "Info: 27: + IC(0.259 ns) + CELL(0.150 ns) = 14.740 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 15.280 ns Ula32:Ula\|carry_temp\[23\]~37 28 COMB LCCOMB_X36_Y34_N24 3 " "Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 15.280 ns; Loc. = LCCOMB_X36_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 15.826 ns Ula32:Ula\|carry_temp\[24\]~39 29 COMB LCCOMB_X36_Y34_N12 2 " "Info: 29: + IC(0.271 ns) + CELL(0.275 ns) = 15.826 ns; Loc. = LCCOMB_X36_Y34_N12; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 16.541 ns Ula32:Ula\|carry_temp\[25\]~40 30 COMB LCCOMB_X36_Y34_N14 3 " "Info: 30: + IC(0.277 ns) + CELL(0.438 ns) = 16.541 ns; Loc. = LCCOMB_X36_Y34_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.150 ns) 17.897 ns Ula32:Ula\|carry_temp\[26\]~41 31 COMB LCCOMB_X43_Y33_N24 2 " "Info: 31: + IC(1.206 ns) + CELL(0.150 ns) = 17.897 ns; Loc. = LCCOMB_X43_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 18.426 ns Ula32:Ula\|carry_temp\[27\]~43 32 COMB LCCOMB_X43_Y33_N28 3 " "Info: 32: + IC(0.254 ns) + CELL(0.275 ns) = 18.426 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 18.839 ns Ula32:Ula\|carry_temp\[29\]~44 33 COMB LCCOMB_X43_Y33_N22 1 " "Info: 33: + IC(0.263 ns) + CELL(0.150 ns) = 18.839 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 19.242 ns Ula32:Ula\|carry_temp\[29\]~45 34 COMB LCCOMB_X43_Y33_N0 3 " "Info: 34: + IC(0.253 ns) + CELL(0.150 ns) = 19.242 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 19.653 ns Ula32:Ula\|Menor~2 35 COMB LCCOMB_X43_Y33_N18 3 " "Info: 35: + IC(0.261 ns) + CELL(0.150 ns) = 19.653 ns; Loc. = LCCOMB_X43_Y33_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 20.058 ns unidadeControle:unidadeControle\|Selector76~1 36 COMB LCCOMB_X43_Y33_N16 53 " "Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 20.058 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 53; COMB Node = 'unidadeControle:unidadeControle\|Selector76~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.275 ns) 21.348 ns MuxDataWrite:MuxDataWrite\|Mux7~0 37 COMB LCCOMB_X44_Y34_N30 1 " "Info: 37: + IC(1.015 ns) + CELL(0.275 ns) = 21.348 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux7~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.420 ns) 22.178 ns MuxDataWrite:MuxDataWrite\|Mux7~1 38 COMB LCCOMB_X43_Y34_N14 1 " "Info: 38: + IC(0.410 ns) + CELL(0.420 ns) = 22.178 ns; Loc. = LCCOMB_X43_Y34_N14; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { MuxDataWrite:MuxDataWrite|Mux7~0 MuxDataWrite:MuxDataWrite|Mux7~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.150 ns) 22.721 ns MuxDataWrite:MuxDataWrite\|Mux7~2 39 COMB LCCOMB_X44_Y34_N0 1 " "Info: 39: + IC(0.393 ns) + CELL(0.150 ns) = 22.721 ns; Loc. = LCCOMB_X44_Y34_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { MuxDataWrite:MuxDataWrite|Mux7~1 MuxDataWrite:MuxDataWrite|Mux7~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 23.118 ns MuxDataWrite:MuxDataWrite\|Mux7~3 40 COMB LCCOMB_X44_Y34_N10 33 " "Info: 40: + IC(0.247 ns) + CELL(0.150 ns) = 23.118 ns; Loc. = LCCOMB_X44_Y34_N10; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { MuxDataWrite:MuxDataWrite|Mux7~2 MuxDataWrite:MuxDataWrite|Mux7~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.486 ns) + CELL(2.788 ns) 30.392 ns WriteDataReg\[24\] 41 PIN PIN_AH15 0 " "Info: 41: + IC(4.486 ns) + CELL(2.788 ns) = 30.392 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'WriteDataReg\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { MuxDataWrite:MuxDataWrite|Mux7~3 WriteDataReg[24] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.915 ns ( 39.20 % ) " "Info: Total cell delay = 11.915 ns ( 39.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.477 ns ( 60.80 % ) " "Info: Total interconnect delay = 18.477 ns ( 60.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.392 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux7~0 MuxDataWrite:MuxDataWrite|Mux7~1 MuxDataWrite:MuxDataWrite|Mux7~2 MuxDataWrite:MuxDataWrite|Mux7~3 WriteDataReg[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.392 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr66~1 {} unidadeControle:unidadeControle|WideOr66~2 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~8 {} Ula32:Ula|carry_temp[1]~12 {} Ula32:Ula|carry_temp[2]~13 {} Ula32:Ula|carry_temp[3]~16 {} Ula32:Ula|carry_temp[4]~17 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~57 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~58 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~59 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~60 {} Ula32:Ula|carry_temp[14]~23 {} Ula32:Ula|carry_temp[15]~25 {} Ula32:Ula|carry_temp[16]~27 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[18]~29 {} Ula32:Ula|carry_temp[19]~31 {} Ula32:Ula|carry_temp[20]~33 {} Ula32:Ula|carry_temp[21]~34 {} Ula32:Ula|carry_temp[22]~35 {} Ula32:Ula|carry_temp[23]~37 {} Ula32:Ula|carry_temp[24]~39 {} Ula32:Ula|carry_temp[25]~40 {} Ula32:Ula|carry_temp[26]~41 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~45 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector76~1 {} MuxDataWrite:MuxDataWrite|Mux7~0 {} MuxDataWrite:MuxDataWrite|Mux7~1 {} MuxDataWrite:MuxDataWrite|Mux7~2 {} MuxDataWrite:MuxDataWrite|Mux7~3 {} WriteDataReg[24] {} } { 0.000ns 0.522ns 0.274ns 1.253ns 0.268ns 0.272ns 0.454ns 0.267ns 0.254ns 0.264ns 0.259ns 0.248ns 0.260ns 0.246ns 0.257ns 0.239ns 0.260ns 0.248ns 0.263ns 0.683ns 0.261ns 0.257ns 0.264ns 0.267ns 0.262ns 0.260ns 0.259ns 0.265ns 0.271ns 0.277ns 1.206ns 0.254ns 0.263ns 0.253ns 0.261ns 0.255ns 1.015ns 0.410ns 0.393ns 0.247ns 4.486ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.398ns 0.420ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.211ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.392 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr66~1 unidadeControle:unidadeControle|WideOr66~2 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~8 Ula32:Ula|carry_temp[1]~12 Ula32:Ula|carry_temp[2]~13 Ula32:Ula|carry_temp[3]~16 Ula32:Ula|carry_temp[4]~17 Ula32:Ula|carry_temp[5]~18 Ula32:Ula|carry_temp[7]~19 Ula32:Ula|carry_temp[7]~57 Ula32:Ula|carry_temp[9]~20 Ula32:Ula|carry_temp[9]~58 Ula32:Ula|carry_temp[11]~21 Ula32:Ula|carry_temp[11]~59 Ula32:Ula|carry_temp[13]~22 Ula32:Ula|carry_temp[13]~60 Ula32:Ula|carry_temp[14]~23 Ula32:Ula|carry_temp[15]~25 Ula32:Ula|carry_temp[16]~27 Ula32:Ula|carry_temp[17]~28 Ula32:Ula|carry_temp[18]~29 Ula32:Ula|carry_temp[19]~31 Ula32:Ula|carry_temp[20]~33 Ula32:Ula|carry_temp[21]~34 Ula32:Ula|carry_temp[22]~35 Ula32:Ula|carry_temp[23]~37 Ula32:Ula|carry_temp[24]~39 Ula32:Ula|carry_temp[25]~40 Ula32:Ula|carry_temp[26]~41 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~45 Ula32:Ula|Menor~2 unidadeControle:unidadeControle|Selector76~1 MuxDataWrite:MuxDataWrite|Mux7~0 MuxDataWrite:MuxDataWrite|Mux7~1 MuxDataWrite:MuxDataWrite|Mux7~2 MuxDataWrite:MuxDataWrite|Mux7~3 WriteDataReg[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.392 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr66~1 {} unidadeControle:unidadeControle|WideOr66~2 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~8 {} Ula32:Ula|carry_temp[1]~12 {} Ula32:Ula|carry_temp[2]~13 {} Ula32:Ula|carry_temp[3]~16 {} Ula32:Ula|carry_temp[4]~17 {} Ula32:Ula|carry_temp[5]~18 {} Ula32:Ula|carry_temp[7]~19 {} Ula32:Ula|carry_temp[7]~57 {} Ula32:Ula|carry_temp[9]~20 {} Ula32:Ula|carry_temp[9]~58 {} Ula32:Ula|carry_temp[11]~21 {} Ula32:Ula|carry_temp[11]~59 {} Ula32:Ula|carry_temp[13]~22 {} Ula32:Ula|carry_temp[13]~60 {} Ula32:Ula|carry_temp[14]~23 {} Ula32:Ula|carry_temp[15]~25 {} Ula32:Ula|carry_temp[16]~27 {} Ula32:Ula|carry_temp[17]~28 {} Ula32:Ula|carry_temp[18]~29 {} Ula32:Ula|carry_temp[19]~31 {} Ula32:Ula|carry_temp[20]~33 {} Ula32:Ula|carry_temp[21]~34 {} Ula32:Ula|carry_temp[22]~35 {} Ula32:Ula|carry_temp[23]~37 {} Ula32:Ula|carry_temp[24]~39 {} Ula32:Ula|carry_temp[25]~40 {} Ula32:Ula|carry_temp[26]~41 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~45 {} Ula32:Ula|Menor~2 {} unidadeControle:unidadeControle|Selector76~1 {} MuxDataWrite:MuxDataWrite|Mux7~0 {} MuxDataWrite:MuxDataWrite|Mux7~1 {} MuxDataWrite:MuxDataWrite|Mux7~2 {} MuxDataWrite:MuxDataWrite|Mux7~3 {} WriteDataReg[24] {} } { 0.000ns 0.522ns 0.274ns 1.253ns 0.268ns 0.272ns 0.454ns 0.267ns 0.254ns 0.264ns 0.259ns 0.248ns 0.260ns 0.246ns 0.257ns 0.239ns 0.260ns 0.248ns 0.263ns 0.683ns 0.261ns 0.257ns 0.264ns 0.267ns 0.262ns 0.260ns 0.259ns 0.265ns 0.271ns 0.277ns 1.206ns 0.254ns 0.263ns 0.253ns 0.261ns 0.255ns 1.015ns 0.410ns 0.393ns 0.247ns 4.486ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.398ns 0.420ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 00:02:52 2017 " "Info: Processing ended: Tue May 09 00:02:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
