{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670127914152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670127914153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 01:25:13 2022 " "Processing started: Sun Dec 04 01:25:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670127914153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670127914153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670127914153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670127914833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_final-main " "Found design unit 1: projeto_final-main" {  } { { "projeto_final.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/projeto_final.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915749 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/projeto_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670127915749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-main " "Found design unit 1: controller-main" {  } { { "controller.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915755 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670127915755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-main " "Found design unit 1: data_path-main" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915760 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670127915760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementor-main " "Found design unit 1: decrementor-main" {  } { { "decrementor.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/decrementor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915766 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementor " "Found entity 1: decrementor" {  } { { "decrementor.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/decrementor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670127915766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670127915766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670127915818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst_control " "Elaborating entity \"controller\" for hierarchy \"controller:inst_control\"" {  } { { "projeto_final.vhd" "inst_control" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/projeto_final.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670127915821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:inst_datapath " "Elaborating entity \"data_path\" for hierarchy \"data_path:inst_datapath\"" {  } { { "projeto_final.vhd" "inst_datapath" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/projeto_final.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670127915876 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "c1 data_path.vhd(20) " "VHDL Variable Declaration warning at data_path.vhd(20): used default initial value for variable \"c1\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 20 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670127915880 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "c2 data_path.vhd(21) " "VHDL Variable Declaration warning at data_path.vhd(21): used default initial value for variable \"c2\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 21 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1670127915881 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc data_path.vhd(24) " "VHDL Process Statement warning at data_path.vhd(24): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670127915881 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc data_path.vhd(27) " "VHDL Process Statement warning at data_path.vhd(27): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670127915881 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc data_path.vhd(45) " "VHDL Process Statement warning at data_path.vhd(45): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670127915881 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc data_path.vhd(48) " "VHDL Process Statement warning at data_path.vhd(48): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_path.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/projeto_final/data_path.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670127915881 "|projeto_final|data_path:inst_datapath"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670127916514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670127916744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670127916956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670127917162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670127917162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670127917213 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670127917213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670127917213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670127917213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670127917243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 01:25:17 2022 " "Processing ended: Sun Dec 04 01:25:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670127917243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670127917243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670127917243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670127917243 ""}
