// Seed: 1736389259
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd81
) (
    _id_1
);
  inout wire _id_1;
  logic _id_2[id_1 : (  id_1  )] = 1'h0;
  wire [id_2 : id_2] id_3[id_2 : -1];
  module_0 modCall_1 (id_3);
  logic id_4[-1 'b0 : -1];
  ;
  always id_4 <= -1;
  assign id_4 = id_2;
  wire id_5;
  wire [id_1 : -1] id_6, id_7, id_8;
endmodule
