$date
	Sun Oct 23 02:24:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#369011
b100 !
1"
#369014
b100 &
b100 %
1$
#369015
0"
#369018
b10 &
b10 %
#369022
b1 &
1#
b1 %
#369026
b0 &
b0 %
0#
0$
#1295139
b1011 !
1"
#1295142
b1011 &
b1011 %
1$
#1295143
0"
#1295146
b100010 &
b100010 %
#1295150
b10001 &
b10001 %
#1295154
b110100 &
b110100 %
#1295158
b11010 &
b11010 %
#1295162
b1101 &
b1101 %
#1295166
b101000 &
b101000 %
#1295170
b10100 &
b10100 %
#1295174
b1010 &
b1010 %
#1295178
b101 &
b101 %
#1295182
b10000 &
b10000 %
#1295186
b1000 &
b1000 %
#1295190
b100 &
b100 %
#1295194
b10 &
b10 %
#1295198
b1 &
1#
b1 %
#1295202
b0 &
b0 %
0#
0$
#2297270
b11101 &
b11101 %
1$
b11101 !
1"
#2297271
0"
#2297274
b1011000 &
b1011000 %
#2297278
b101100 &
b101100 %
#2297282
b10110 &
b10110 %
#2297286
b1011 &
b1011 %
#2297290
b100010 &
b100010 %
#2297294
b10001 &
b10001 %
#2297298
b110100 &
b110100 %
#2297302
b11010 &
b11010 %
#2297306
b1101 &
b1101 %
#2297310
b101000 &
b101000 %
#2297314
b10100 &
b10100 %
#2297318
b1010 &
b1010 %
#2297322
b101 &
b101 %
#2297326
b10000 &
b10000 %
#2297330
b1000 &
b1000 %
#2297334
b100 &
b100 %
#2297338
b10 &
b10 %
#2297342
b1 &
1#
b1 %
#2297346
b0 &
b0 %
0#
0$
#4500012
