# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 21
attribute \cells_not_processed 1
attribute \src "dut.sv:130.1-132.10"
module \FullAdder
  attribute \src "dut.sv:130.24-130.25"
  wire input 1 \A
  attribute \src "dut.sv:130.26-130.27"
  wire input 2 \B
  attribute \src "dut.sv:130.28-130.31"
  wire input 3 \Cin
  attribute \src "dut.sv:130.45-130.46"
  wire output 4 \S
  attribute \src "dut.sv:130.47-130.51"
  wire output 5 \Cout
  wire width 2 $auto$expression.cpp:2149:import_operation$1
  wire width 2 $auto$expression.cpp:2149:import_operation$3
  cell $add $add$dut.sv:131$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \A
    connect \B \B
    connect \Y $auto$expression.cpp:2149:import_operation$1
  end
  cell $add $add$dut.sv:131$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $auto$expression.cpp:2149:import_operation$1
    connect \B \Cin
    connect \Y $auto$expression.cpp:2149:import_operation$3
  end
  connect { \Cout \S } $auto$expression.cpp:2149:import_operation$3
end
attribute \cells_not_processed 1
attribute \src "dut.sv:109.1-128.10"
attribute \dynports 1
module \RippleCarryAdder
  parameter \N 64'0000000000000000000000000000000000000000000000000000000000000100
  attribute \src "dut.sv:109.43-109.44"
  wire width 4 input 1 \A
  attribute \src "dut.sv:109.45-109.46"
  wire width 4 input 2 \B
  attribute \src "dut.sv:109.47-109.50"
  wire input 3 \Cin
  attribute \src "dut.sv:109.51-109.52"
  wire width 4 output 4 \S
  attribute \src "dut.sv:109.53-109.57"
  wire output 5 \Cout
  attribute \src "dut.sv:116.12-116.14"
  wire width 5 \CC
  connect \CC [0] \Cin
  connect \Cout \CC [4]
end
attribute \cells_not_processed 1
attribute \src "dut.sv:10.1-75.10"
attribute \dynports 1
module \Multiplier_flat
  parameter \M 4
  parameter \N 4
  attribute \src "dut.sv:11.15-11.16"
  wire width 4 input 1 \A
  attribute \src "dut.sv:12.15-12.16"
  wire width 4 input 2 \B
  attribute \src "dut.sv:13.18-13.19"
  wire width 8 output 3 \P
  attribute \src "dut.sv:28.33-28.35"
  wire width 26 \PP
  wire width 5 \addPartialProduct[1].gA
  wire width 5 \addPartialProduct[1].gB
  wire width 5 \addPartialProduct[1].gS
  wire \addPartialProduct[1].Cout
  wire width 4 $auto$rtlil.cc:3386:And$6
  wire width 6 \addPartialProduct[2].gA
  wire width 6 \addPartialProduct[2].gB
  wire width 6 \addPartialProduct[2].gS
  wire \addPartialProduct[2].Cout
  wire width 4 $auto$rtlil.cc:3386:And$8
  wire width 7 \addPartialProduct[3].gA
  wire width 7 \addPartialProduct[3].gB
  wire width 7 \addPartialProduct[3].gS
  wire \addPartialProduct[3].Cout
  wire width 4 $auto$rtlil.cc:3386:And$10
  wire width 4 $auto$rtlil.cc:3386:And$12
  attribute \src "dut.sv:65.5-65.86"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000101 \addPartialProduct[1].adder
    connect \A \addPartialProduct[1].gA
    connect \B \addPartialProduct[1].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[1].gS
    connect \Cout \addPartialProduct[1].Cout
  end
  cell $and $and$dut.sv:51$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [1] \B [1] \B [1] \B [1] }
    connect \Y $auto$rtlil.cc:3386:And$6
  end
  attribute \src "dut.sv:65.5-65.86"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000110 \addPartialProduct[2].adder
    connect \A \addPartialProduct[2].gA
    connect \B \addPartialProduct[2].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[2].gS
    connect \Cout \addPartialProduct[2].Cout
  end
  cell $and $and$dut.sv:51$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [2] \B [2] \B [2] \B [2] }
    connect \Y $auto$rtlil.cc:3386:And$8
  end
  attribute \src "dut.sv:65.5-65.86"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000111 \addPartialProduct[3].adder
    connect \A \addPartialProduct[3].gA
    connect \B \addPartialProduct[3].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[3].gS
    connect \Cout \addPartialProduct[3].Cout
  end
  cell $and $and$dut.sv:51$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [3] \B [3] \B [3] \B [3] }
    connect \Y $auto$rtlil.cc:3386:And$10
  end
  cell $and $and$dut.sv:29$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [0] \B [0] \B [0] \B [0] }
    connect \Y $auto$rtlil.cc:3386:And$12
  end
  connect \addPartialProduct[1].gA { $auto$rtlil.cc:3386:And$6 1'0 }
  connect \addPartialProduct[1].gB \PP [4:0]
  connect \PP [10:5] { \addPartialProduct[1].Cout \addPartialProduct[1].gS }
  connect \addPartialProduct[2].gA { $auto$rtlil.cc:3386:And$8 2'00 }
  connect \addPartialProduct[2].gB \PP [10:5]
  connect \PP [17:11] { \addPartialProduct[2].Cout \addPartialProduct[2].gS }
  connect \addPartialProduct[3].gA { $auto$rtlil.cc:3386:And$10 3'000 }
  connect \addPartialProduct[3].gB \PP [17:11]
  connect \PP [25:18] { \addPartialProduct[3].Cout \addPartialProduct[3].gS }
  connect \PP [4:0] { 1'0 $auto$rtlil.cc:3386:And$12 }
  connect \P \PP [25:18]
end
attribute \cells_not_processed 1
attribute \src "dut.sv:65.5-65.86"
attribute \dynports 1
attribute \hdlname "RippleCarryAdder"
module $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000101
  parameter \N 5
  attribute \src "dut.sv:109.43-109.44"
  wire width 5 input 1 \A
  attribute \src "dut.sv:109.45-109.46"
  wire width 5 input 2 \B
  attribute \src "dut.sv:109.47-109.50"
  wire input 3 \Cin
  attribute \src "dut.sv:109.51-109.52"
  wire width 5 output 4 \S
  attribute \src "dut.sv:109.53-109.57"
  wire output 5 \Cout
  attribute \src "dut.sv:116.12-116.14"
  wire width 6 \CC
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[0].unit
    connect \A \A [0]
    connect \B \B [0]
    connect \Cin \CC [0]
    connect \S \S [0]
    connect \Cout \CC [1]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[1].unit
    connect \A \A [1]
    connect \B \B [1]
    connect \Cin \CC [1]
    connect \S \S [1]
    connect \Cout \CC [2]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[2].unit
    connect \A \A [2]
    connect \B \B [2]
    connect \Cin \CC [2]
    connect \S \S [2]
    connect \Cout \CC [3]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[3].unit
    connect \A \A [3]
    connect \B \B [3]
    connect \Cin \CC [3]
    connect \S \S [3]
    connect \Cout \CC [4]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[4].unit
    connect \A \A [4]
    connect \B \B [4]
    connect \Cin \CC [4]
    connect \S \S [4]
    connect \Cout \CC [5]
  end
  connect \CC [0] \Cin
  connect \Cout \CC [5]
end
attribute \cells_not_processed 1
attribute \src "dut.sv:65.5-65.86"
attribute \dynports 1
attribute \hdlname "RippleCarryAdder"
module $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000110
  parameter \N 6
  attribute \src "dut.sv:109.43-109.44"
  wire width 6 input 1 \A
  attribute \src "dut.sv:109.45-109.46"
  wire width 6 input 2 \B
  attribute \src "dut.sv:109.47-109.50"
  wire input 3 \Cin
  attribute \src "dut.sv:109.51-109.52"
  wire width 6 output 4 \S
  attribute \src "dut.sv:109.53-109.57"
  wire output 5 \Cout
  attribute \src "dut.sv:116.12-116.14"
  wire width 7 \CC
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[0].unit
    connect \A \A [0]
    connect \B \B [0]
    connect \Cin \CC [0]
    connect \S \S [0]
    connect \Cout \CC [1]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[1].unit
    connect \A \A [1]
    connect \B \B [1]
    connect \Cin \CC [1]
    connect \S \S [1]
    connect \Cout \CC [2]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[2].unit
    connect \A \A [2]
    connect \B \B [2]
    connect \Cin \CC [2]
    connect \S \S [2]
    connect \Cout \CC [3]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[3].unit
    connect \A \A [3]
    connect \B \B [3]
    connect \Cin \CC [3]
    connect \S \S [3]
    connect \Cout \CC [4]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[4].unit
    connect \A \A [4]
    connect \B \B [4]
    connect \Cin \CC [4]
    connect \S \S [4]
    connect \Cout \CC [5]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[5].unit
    connect \A \A [5]
    connect \B \B [5]
    connect \Cin \CC [5]
    connect \S \S [5]
    connect \Cout \CC [6]
  end
  connect \CC [0] \Cin
  connect \Cout \CC [6]
end
attribute \cells_not_processed 1
attribute \src "dut.sv:65.5-65.86"
attribute \dynports 1
attribute \hdlname "RippleCarryAdder"
module $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000111
  parameter \N 7
  attribute \src "dut.sv:109.43-109.44"
  wire width 7 input 1 \A
  attribute \src "dut.sv:109.45-109.46"
  wire width 7 input 2 \B
  attribute \src "dut.sv:109.47-109.50"
  wire input 3 \Cin
  attribute \src "dut.sv:109.51-109.52"
  wire width 7 output 4 \S
  attribute \src "dut.sv:109.53-109.57"
  wire output 5 \Cout
  attribute \src "dut.sv:116.12-116.14"
  wire width 8 \CC
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[0].unit
    connect \A \A [0]
    connect \B \B [0]
    connect \Cin \CC [0]
    connect \S \S [0]
    connect \Cout \CC [1]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[1].unit
    connect \A \A [1]
    connect \B \B [1]
    connect \Cin \CC [1]
    connect \S \S [1]
    connect \Cout \CC [2]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[2].unit
    connect \A \A [2]
    connect \B \B [2]
    connect \Cin \CC [2]
    connect \S \S [2]
    connect \Cout \CC [3]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[3].unit
    connect \A \A [3]
    connect \B \B [3]
    connect \Cin \CC [3]
    connect \S \S [3]
    connect \Cout \CC [4]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[4].unit
    connect \A \A [4]
    connect \B \B [4]
    connect \Cin \CC [4]
    connect \S \S [4]
    connect \Cout \CC [5]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[5].unit
    connect \A \A [5]
    connect \B \B [5]
    connect \Cin \CC [5]
    connect \S \S [5]
    connect \Cout \CC [6]
  end
  attribute \src "dut.sv:124.5-124.50"
  cell \FullAdder \addbit[6].unit
    connect \A \A [6]
    connect \B \B [6]
    connect \Cin \CC [6]
    connect \S \S [6]
    connect \Cout \CC [7]
  end
  connect \CC [0] \Cin
  connect \Cout \CC [7]
end
attribute \cells_not_processed 1
attribute \src "dut.sv:77.1-107.10"
attribute \dynports 1
module \Multiplier_2D
  parameter \M 4
  parameter \N 4
  attribute \src "dut.sv:78.15-78.16"
  wire width 4 input 1 \A
  attribute \src "dut.sv:79.15-79.16"
  wire width 4 input 2 \B
  attribute \src "dut.sv:80.18-80.19"
  wire width 8 output 3 \P
  attribute \src "dut.sv:82.16-82.18"
  wire width 8 \PP[0]
  attribute \src "dut.sv:82.16-82.18"
  wire width 8 \PP[1]
  attribute \src "dut.sv:82.16-82.18"
  wire width 8 \PP[2]
  attribute \src "dut.sv:82.16-82.18"
  wire width 8 \PP[3]
  wire width 5 \addPartialProduct[1].gA
  wire width 5 \addPartialProduct[1].gB
  wire width 5 \addPartialProduct[1].gS
  wire \addPartialProduct[1].Cout
  wire width 4 $auto$rtlil.cc:3386:And$14
  wire width 6 \addPartialProduct[2].gA
  wire width 6 \addPartialProduct[2].gB
  wire width 6 \addPartialProduct[2].gS
  wire \addPartialProduct[2].Cout
  wire width 4 $auto$rtlil.cc:3386:And$16
  wire width 7 \addPartialProduct[3].gA
  wire width 7 \addPartialProduct[3].gB
  wire width 7 \addPartialProduct[3].gS
  wire \addPartialProduct[3].Cout
  wire width 4 $auto$rtlil.cc:3386:And$18
  wire width 4 $auto$rtlil.cc:3386:And$20
  attribute \src "dut.sv:100.5-101.56"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000101 \addPartialProduct[1].adder
    connect \A \addPartialProduct[1].gA
    connect \B \addPartialProduct[1].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[1].gS
    connect \Cout \addPartialProduct[1].Cout
  end
  cell $and $and$dut.sv:95$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [1] \B [1] \B [1] \B [1] }
    connect \Y $auto$rtlil.cc:3386:And$14
  end
  attribute \src "dut.sv:100.5-101.56"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000110 \addPartialProduct[2].adder
    connect \A \addPartialProduct[2].gA
    connect \B \addPartialProduct[2].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[2].gS
    connect \Cout \addPartialProduct[2].Cout
  end
  cell $and $and$dut.sv:95$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [2] \B [2] \B [2] \B [2] }
    connect \Y $auto$rtlil.cc:3386:And$16
  end
  attribute \src "dut.sv:100.5-101.56"
  cell $paramod\RippleCarryAdder\N=s32'00000000000000000000000000000111 \addPartialProduct[3].adder
    connect \A \addPartialProduct[3].gA
    connect \B \addPartialProduct[3].gB
    connect \Cin 1'0
    connect \S \addPartialProduct[3].gS
    connect \Cout \addPartialProduct[3].Cout
  end
  cell $and $and$dut.sv:95$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [3] \B [3] \B [3] \B [3] }
    connect \Y $auto$rtlil.cc:3386:And$18
  end
  cell $and $and$dut.sv:87$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \A
    connect \B { \B [0] \B [0] \B [0] \B [0] }
    connect \Y $auto$rtlil.cc:3386:And$20
  end
  connect \addPartialProduct[1].gA { $auto$rtlil.cc:3386:And$14 1'0 }
  connect \addPartialProduct[1].gB \PP[0] [4:0]
  connect \PP[1] { 2'00 \addPartialProduct[1].Cout \addPartialProduct[1].gS }
  connect \addPartialProduct[2].gA { $auto$rtlil.cc:3386:And$16 2'00 }
  connect \addPartialProduct[2].gB \PP[1] [5:0]
  connect \PP[2] { 1'0 \addPartialProduct[2].Cout \addPartialProduct[2].gS }
  connect \addPartialProduct[3].gA { $auto$rtlil.cc:3386:And$18 3'000 }
  connect \addPartialProduct[3].gB \PP[2] [6:0]
  connect \PP[3] { \addPartialProduct[3].Cout \addPartialProduct[3].gS }
  connect \PP[0] { 4'0000 $auto$rtlil.cc:3386:And$20 }
  connect \P \PP[3]
end
