 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: M-2016.12
Date   : Wed Jul  6 22:09:18 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: img_data_reg[7][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: conv_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  img_data_reg[7][15]/CK (DFFRX1)                         0.00       0.50 r
  img_data_reg[7][15]/Q (DFFRX1)                          0.95       1.45 r
  mult_377_8/b[15] (CONV_DW_mult_tc_47)                   0.00       1.45 r
  mult_377_8/U603/Y (INVX1)                               0.48       1.93 f
  mult_377_8/U756/ICO (CMPR42X1)                          0.40       2.33 f
  mult_377_8/U782/S (CMPR42X1)                            0.44       2.77 r
  mult_377_8/U448/ICO (CMPR42X2)                          0.21       2.99 r
  mult_377_8/U744/S (CMPR42X1)                            0.50       3.49 r
  mult_377_8/U702/Y (NOR2X2)                              0.24       3.73 f
  mult_377_8/U475/Y (NOR2X1)                              0.69       4.43 r
  mult_377_8/U460/Y (CLKINVX1)                            0.50       4.93 f
  mult_377_8/U617/Y (NOR2X1)                              0.46       5.39 r
  mult_377_8/U613/Y (NAND2X1)                             0.19       5.59 f
  mult_377_8/U712/Y (OAI21XL)                             0.59       6.18 r
  mult_377_8/U489/Y (XNOR2X4)                             0.36       6.54 r
  mult_377_8/product[27] (CONV_DW_mult_tc_47)             0.00       6.54 r
  add_3_root_add_0_root_add_377_8/B[27] (CONV_DW01_add_53)
                                                          0.00       6.54 r
  add_3_root_add_0_root_add_377_8/U439/Y (NOR2X8)         0.15       6.69 f
  add_3_root_add_0_root_add_377_8/U418/Y (NOR2X2)         0.33       7.03 r
  add_3_root_add_0_root_add_377_8/U355/Y (NAND2X4)        0.19       7.22 f
  add_3_root_add_0_root_add_377_8/U423/Y (INVX3)          0.16       7.37 r
  add_3_root_add_0_root_add_377_8/U526/Y (NAND2XL)        0.22       7.59 f
  add_3_root_add_0_root_add_377_8/U449/Y (OAI21X2)        0.25       7.84 r
  add_3_root_add_0_root_add_377_8/U499/Y (XNOR2X4)        0.21       8.05 f
  add_3_root_add_0_root_add_377_8/SUM[32] (CONV_DW01_add_53)
                                                          0.00       8.05 f
  add_1_root_add_0_root_add_377_8/B[32] (CONV_DW01_add_54)
                                                          0.00       8.05 f
  add_1_root_add_0_root_add_377_8/U459/Y (NOR2X6)         0.21       8.26 r
  add_1_root_add_0_root_add_377_8/U562/Y (CLKINVX1)       0.16       8.42 f
  add_1_root_add_0_root_add_377_8/U561/Y (NAND2X1)        0.24       8.66 r
  add_1_root_add_0_root_add_377_8/U355/Y (XOR2X4)         0.26       8.92 f
  add_1_root_add_0_root_add_377_8/SUM[32] (CONV_DW01_add_54)
                                                          0.00       8.92 f
  add_0_root_add_0_root_add_377_8/B[32] (CONV_DW01_add_55)
                                                          0.00       8.92 f
  add_0_root_add_0_root_add_377_8/U289/Y (NAND2X2)        0.18       9.11 r
  add_0_root_add_0_root_add_377_8/U342/Y (OAI21X4)        0.12       9.22 f
  add_0_root_add_0_root_add_377_8/U273/Y (AOI21X4)        0.13       9.36 r
  add_0_root_add_0_root_add_377_8/U368/Y (OAI21X4)        0.16       9.51 f
  add_0_root_add_0_root_add_377_8/U341/Y (AOI21X4)        0.15       9.67 r
  add_0_root_add_0_root_add_377_8/U370/Y (XOR2X4)         0.14       9.81 f
  add_0_root_add_0_root_add_377_8/SUM[34] (CONV_DW01_add_55)
                                                          0.00       9.81 f
  U1817/Y (AO22X4)                                        0.21      10.01 f
  U1954/Y (AO21X4)                                        0.18      10.19 f
  conv_reg[34]/D (DFFRX1)                                 0.00      10.19 f
  data arrival time                                                 10.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  conv_reg[34]/CK (DFFRX1)                                0.00      10.40 r
  library setup time                                     -0.21      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                -10.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
