mips_core
decoder
decode_pipe
ctl_FSM
mips_dvc
rf_stage
reg_array
fwd_mux
dmem_ctl_reg_clr_cls
pipelinedregs
ext
ext_ctl_reg_clr_cls
alu
alu_func_reg_clr_cls
wb_we_reg_clr_cls
rd_sel_reg_clr_cls
r32_reg_clr_cls
exec_stage
muxb_ctl_reg_clr_cls
rd_sel
r5_reg_clr_cls
alu_muxa
muxa_ctl_reg_clr_cls
shifter_tak
mips_sys
muldiv_ff
mips_alu
assert_mips_dvc
alu_we_reg_clr_cls
alu_muxb
jack
forward
forward_node
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_24
decode_pipe/inst_idecoder
mips_core/input_pause
mips_sys/input_pause
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
decoder/always_1/block_1/case_1/block_14
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_14/stmt_6
decoder/always_1/block_1/case_1/block_14/stmt_8
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
assert_mips_dvc/input_mem_ctl
assert_mips_dvc/input_key1
assert_mips_dvc/input_addr
assert_mips_dvc/input_dout
alu_we_reg_clr_cls/reg_alu_we_o
alu_we_reg_clr_cls/always_1
alu_we_reg_clr_cls/input_alu_we_i
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/inst_MAIN_FSM
pipelinedregs/input_id2ra_ctl_clr
mips_core/wire_NET1606
decode_pipe/input_id2ra_ctl_clr
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_5/block_1/case_1/stmt_1
decoder/always_1/block_1/case_1/block_28/stmt_5
decoder/always_1/block_1/case_1/block_28
rf_stage/input_pause
decoder/always_1/block_1/case_1/block_1/case_1/block_22
decoder/always_1/block_1/case_1/block_1/case_1/block_1
mips_core/inst_decoder_pipe
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decode_pipe/wire_fsm_dly
ctl_FSM/input_id_cmd
reg_array/always_1/if_1/block_1
reg_array/always_1
ctl_FSM/input_rst
mips_core/input_rst
rf_stage/input_rst_i
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_22
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5
reg_array/always_1/if_1
ctl_FSM/reg_id2ra_ins_cls
ctl_FSM/reg_id2ra_ctl_cls
mips_core/wire_NET1572
decode_pipe/input_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
mips_sys/input_rst
mips_sys/inst_i_mips_core
decode_pipe/input_ins_i
decoder/input_ins_i
mips_core/wire_BUS197
decoder/always_1/block_1/case_1/block_1/case_1/block_20
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5
decoder/always_1/block_1
ctl_FSM/always_6/block_1
decoder/assign_1_inst_op
mips_dvc/always_5/if_1
decoder/always_1/block_1/case_1/block_13/stmt_5
alu_muxb/always_1/case_1/stmt_1
mips_dvc/always_1/block_1/stmt_1
r5_reg_clr_cls/input_clr
rf_stage/input_ins_i
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_16/stmt_7
decoder/always_1/block_1/case_1/block_21
decoder/reg_rd_sel
mips_core/input_irq_i
rf_stage/wire_rd_index_o
mips_core/wire_BUS775
pipelinedregs/input_rd_sel_i
alu_we_reg_clr_cls/input_cls
ctl_FSM/input_irq
rd_sel_reg_clr_cls/reg_rd_sel_o
mips_sys/wire_w_irq
pipelinedregs/inst_U4
decode_pipe/inst_pipereg
wb_we_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext/wire_instr25_0
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
exec_stage/input_muxa_ctl_i
rf_stage/inst_reg_bank
pipelinedregs/inst_U16
alu_func_reg_clr_cls/always_1
decode_pipe/wire_alu_func_o
pipelinedregs/wire_dmem_ctl_o
pipelinedregs/wire_BUS5666
mips_alu/input_a
mips_dvc/input_addr
alu/always_1
forward/wire_alu_rs_fw
forward/input_alu_we
ext/always_1
alu_muxa/always_1/block_1/case_1
muldiv_ff/assign_2_res
decoder/always_1/block_1/case_1
ctl_FSM/input_pause
ctl_FSM/always_3
wb_we_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5/block_1
decoder/assign_2_inst_func
mips_core/input_zz_ins_i
decoder/always_1/block_1/case_1/block_14/stmt_1
decode_pipe/wire_alu_we_o
alu_func_reg_clr_cls/always_1/if_1
pipelinedregs/wire_BUS5674
decode_pipe/wire_BUS2040
pipelinedregs/input_alu_func_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1
ext/always_1/case_1
mips_alu/input_b
pipelinedregs/wire_dmem_ctl_ur_o
mips_core/wire_BUS9589
mips_dvc/always_2
mips_dvc/input_key1
decoder/always_1/block_1/case_1/block_21/stmt_1
decoder/always_1/block_1/case_1/block_16/stmt_8
ext/wire_sign
alu_muxb/input_ctl
rf_stage/wire_rs_n_o
forward/input_fw_alu_rn
rd_sel/input_rt_i
pipelinedregs/inst_U5
mips_core/wire_BUS371
alu/always_1/block_1
pipelinedregs/inst_U17
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
exec_stage/input_muxa_fw_ctl
rf_stage/input_irq_i
mips_dvc/always_5/if_1/block_2
rf_stage/inst_rs_fwd_rs
alu_muxa/always_1/block_1/case_1/stmt_1
fwd_mux/reg_dout
decoder/always_1/block_1/case_1/block_25/stmt_5
dmem_ctl_reg_clr_cls/input_clr
exec_stage/input_muxb_ctl_i
decoder/always_1/block_1/case_1/block_14/stmt_2
decode_pipe/wire_BUS2048
pipelinedregs/input_alu_we_i
pipelinedregs/inst_U6
rf_stage/input_rd_sel_i
ctl_FSM/reg_CurrState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_3/if_1
decode_pipe/wire_dmem_ctl_o
ctl_FSM/always_6/block_1/case_1/block_1
mips_dvc/input_mem_ctl
r32_reg_clr_cls/input_clr
rf_stage/wire_BUS2085
ext_ctl_reg_clr_cls/always_1
pipelinedregs/wire_ext_ctl
decoder/always_1/block_1/case_1/block_21/stmt_10
muxb_ctl_reg_clr_cls/always_1
mips_dvc/always_5/if_1/block_2/if_1
decoder/always_1/block_1/case_1/block_16/stmt_9
rd_sel/reg_rd_o
mips_dvc/always_2/block_1
rf_stage/wire_rs_o
mips_core/inst_alu_pass0
alu_muxa/input_ctl
mips_alu/input_ctl
alu_func_reg_clr_cls/always_1/if_1/if_1
jack/assign_1_rs_o
muldiv_ff/input_op_type
alu/always_1/block_1/case_1
r5_reg_clr_cls/input_r5_i
forward_node/input_rn
ext/always_1/case_1/stmt_1
alu_muxb/input_ext
forward_node/always_1
decoder/wire_inst_func
pipelinedregs/input_dmem_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/inst_U1
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/reg_NextState
dmem_ctl_reg_clr_cls/input_cls
mips_core/wire_NET1640
alu/always_1/block_1/case_1/stmt_2
alu_muxb/reg_b_o
ctl_FSM/always_3/if_1/case_1
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_2
decode_pipe/wire_BUS2064
muldiv_ff/wire_res
decoder/reg_alu_func
mips_dvc/always_6
mips_dvc/always_2/block_1/stmt_1
jack/assign_2_rt_o
decode_pipe/wire_ext_ctl_o
ext_ctl_reg_clr_cls/always_1/if_1
mips_core/wire_BUS5832
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/inst_U7
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_14/stmt_7
ext/always_1/case_1/stmt_2
mips_core/wire_BUS1158
rd_sel_reg_clr_cls/always_1
rf_stage/wire_rt_n_o
forward_node/reg_mux_fw
forward_node/always_1/if_1
r5_reg_clr_cls/reg_r5_o
mips_alu/inst_mips_alu
r32_reg_clr_cls/input_cls
alu_muxa/input_fw_alu
ctl_FSM/reg_delay_counter
r32_reg_clr_cls/input_r32_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_21/stmt_6
pipelinedregs/input_ext_ctl_i
decode_pipe/wire_BUS2072
ctl_FSM/always_3/if_1/case_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1/block_5
decoder/reg_alu_we
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
decoder/always_1/block_1/case_1/block_2/case_1
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
ext/always_1/case_1/stmt_6
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_dvc/always_6/stmt_1
mips_core/wire_BUS117
mips_alu/inst_mips_shifter
rd_sel_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
decode_pipe/wire_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
fwd_mux/always_1
mips_core/inst_ext_reg
forward/input_pause
decoder/always_1/block_1/case_1/block_14/stmt_9
mips_dvc/inst_chk_mips_dvc
mips_dvc/always_4
mips_core/wire_BUS5840
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/wire_muxb_ctl_o
alu_muxa/input_fw_ctl
exec_stage/inst_MIPS_alu
pipelinedregs/inst_U9
alu_we_reg_clr_cls/always_1/if_1
alu/always_1/block_1/case_1/stmt_3
shifter_tak/always_1
rd_sel/always_1
mips_core/inst_iRF_stage
r32_reg_clr_cls/reg_r32_o
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decode_pipe/wire_muxb_ctl_o
pipelinedregs/input_id2ra_ctl_cls
rf_stage/inst_i_ext
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
mips_dvc/reg_cmd
ctl_FSM/always_5/block_1/case_1/block_3
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_2/case_1/block_2
alu_we_reg_clr_cls/always_1/if_1/if_1
alu/always_1/block_1/case_1/stmt_5
mips_core/wire_BUS6275
fwd_mux/always_1/case_1
decode_pipe/wire_BUS2086
muxa_ctl_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/input_clr
ctl_FSM/reg_id2ra_ctl_clr
rf_stage/wire_BUS6061
ext/assign_1_instr25_0
exec_stage/inst_i_alu_muxa
mips_dvc/always_4/if_1
mips_core/wire_NET767
mips_sys/input_key1
pipelinedregs/wire_BUS4987
pipelinedregs/wire_BUS7299
decoder/always_1/block_1/case_1/block_21/stmt_7
decoder/reg_dmem_ctl
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
reg_array/wire_qa
mips_alu/inst_muldiv_ff
shifter_tak/always_1/case_1
wb_we_reg_clr_cls/input_clr
rd_sel/always_1/case_1
jack/input_ins_i
rd_sel_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/wire_rd_sel_o
forward/input_rns_i
mips_alu/wire_alu_c
r5_reg_clr_cls/always_1
mips_core/inst_iexec_stage
ctl_FSM/always_4
pipelinedregs/input_muxa_ctl_i
pipelinedregs/wire_BUS5008
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS1724
dmem_ctl_reg_clr_cls/always_1/if_1
decoder/reg_fsm_dly
ctl_FSM/always_4/if_1
mips_alu/wire_c
mips_sys/inst_imips_dvc
alu_func_reg_clr_cls/reg_alu_func_o
mips_dvc/reg_irq_req_o
alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_6
ext_ctl_reg_clr_cls/input_cls
ext/input_ctl
exec_stage/input_ext_i
mips_core/wire_BUS7219
pipelinedregs/wire_BUS5483
pipelinedregs/input_muxb_ctl_i
rf_stage/wire_NET6658
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
mips_core/wire_cop_mem_ctl_o
mips_dvc/always_4/if_1/block_2/if_1
mips_core/wire_BUS1726
muxb_ctl_reg_clr_cls/input_cls
alu_muxa/reg_a_o
exec_stage/wire_BUS468
forward_node/always_1/if_1/stmt_1
jack/wire_rs_o
r5_reg_clr_cls/always_1/if_1
pipelinedregs/inst_U24
fwd_mux/always_1/case_1/stmt_3
decode_pipe/wire_BUS2110
rd_sel_reg_clr_cls/input_clr
ctl_FSM/reg_ra2exec_ctl_clr
rd_sel/always_1/case_1/stmt_2
rf_stage/inst_jack1
alu/input_alu_func
mips_core/inst_iforward
wb_we_reg_clr_cls/input_wb_we_i
ctl_FSM/always_4/if_1/if_1
pipelinedregs/input_pause
decode_pipe/input_pause
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
decoder/always_1/block_1/case_1/block_16/stmt_2
shifter_tak/reg_shift_out
wb_we_reg_clr_cls/reg_wb_we_o
rf_stage/wire_ext_o
ext/input_ins_i
r32_reg_clr_cls/always_1
mips_alu/wire_mul_div_c
exec_stage/wire_BUS476
alu/input_b
alu_muxb/always_1
mips_core/wire_BUS7231
alu_muxa/always_1
decoder/reg_muxa_ctl
muxa_ctl_reg_clr_cls/input_clr
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
pipelinedregs/inst_U14
fwd_mux/input_din
jack/wire_rt_o
pipelinedregs/inst_U26
pipelinedregs/wire_alu_func_o
exec_stage/input_fw_alu
forward/inst_fw_reg_rns
forward_node/input_alu_we
mips_core/inst_rnd_pass0
rd_sel_reg_clr_cls/input_cls
r5_reg_clr_cls/always_1/if_1/if_1
decoder/always_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_2/case_1/block_2/stmt_5
mips_sys/wire_cop_addr
mips_dvc/reg_r_key1
mips_dvc/always_1
mips_dvc/always_4/if_1/block_2/if_1/stmt_1
r32_reg_clr_cls/always_1/if_1
decoder/always_1
rf_stage/input_id_cmd
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_10
ctl_FSM/always_4/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_16/stmt_5
ctl_FSM/always_6
decode_pipe/input_ra2ex_ctl_clr
pipelinedregs/input_ra2ex_ctl_clr
rf_stage/wire_ra2ex_ctl_clr_o
decoder/always_1/block_1/case_1/block_6/stmt_5
mips_dvc/reg_rr_key1
mips_dvc/always_1/block_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
mips_dvc/always_5
pipelinedregs/wire_alu_we_o
alu_we_reg_clr_cls/input_clr
rd_sel_reg_clr_cls/input_rd_sel_i
rd_sel/input_ctl
mips_sys/wire_cop_mem_ctl
pipelinedregs/inst_U15
pipelinedregs/inst_U3
muxa_ctl_reg_clr_cls/input_cls
exec_stage/wire_alu_ur_o
mips_alu/assign_1_c
mips_alu/wire_shift_c
ext/reg_res
alu_muxa/always_1/block_1
wb_we_reg_clr_cls/always_1
decoder/always_1/block_1/case_1/block_13
decoder/reg_muxb_ctl
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
alu_muxb/always_1/case_1
mips_core/wire_BUS748
mips_core/inst_rnd_pass1
rf_stage/inst_rd_sel
forward/wire_BUS82
forward_node/input_alu_wr_rn
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu/reg_alu_out
mips_core/wire_cop_addr_o
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/always_1
alu/input_a
mips_dvc/always_4/if_1/block_2
exec_stage/input_alu_func
alu_func_reg_clr_cls/input_cls
rf_stage/input_ext_ctl_i
exec_stage/inst_i_alu_muxb
mips_dvc/reg_dout
ext/assign_2_sign
rf_stage/inst_ins_reg
ctl_FSM/always_5/block_1/case_1/block_3/if_1
ext_ctl_reg_clr_cls/input_clr
decoder/always_1/block_1/case_1/block_16/stmt_1
rf_stage/wire_NET6609
muxb_ctl_reg_clr_cls/input_clr
shifter_tak/always_1/case_1/stmt_1
forward/inst_fw_alu_rs
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
wb_we_reg_clr_cls/input_cls
pipelinedregs/inst_U22
decoder/always_1/block_1/case_1/block_21/stmt_8
ctl_FSM/reg_id2ra_ins_clr
decoder/always_1/block_1/case_1/block_5/stmt_5
decode_pipe/wire_BUS2094
decoder/reg_ext_ctl
decode_pipe/wire_rd_sel_o
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
ctl_FSM/always_3/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
alu/always_1/block_1/case_1/stmt_5/expr_1
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U5/expr_1
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext/always_1/case_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_3/if_1/case_1/cond
alu_we_reg_clr_cls/always_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/cond
forward_node/always_1/if_1/cond/expr_2
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U3/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
forward_node/always_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/cond
forward_node/always_1/if_1/cond/expr_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U7/expr_1
pipelinedregs/inst_U6/expr_1
r5_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
alu_func_reg_clr_cls/always_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
muldiv_ff/assign_2_res/expr_1
alu_muxb/always_1/case_1/cond
pipelinedregs/inst_U1/expr_1
muxb_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu/always_1/block_1/case_1/cond
rd_sel/always_1/case_1/cond
rd_sel_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_1
