<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/crc32_d8.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/reset_dly.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>143</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp_ctrl.v(line number: 23)] Analyzing module arp_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v(line number: 23)] Analyzing module arp (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_rx.v(line number: 23)] Analyzing module arp_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_tx.v(line number: 23)] Analyzing module arp_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/crc32_d8.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/crc32_d8.v(line number: 23)] Analyzing module crc32_d8 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/reset_dly.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/reset_dly.v(line number: 23)] Analyzing module reset_dly (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 23)] Analyzing module eth_arp_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v(line number: 23)] Analyzing module gmii_to_rgmii (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 23)] Analyzing module rgmii_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 23)] Analyzing module rgmii_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 18)] Analyzing module pll_sft (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;eth_arp_test&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 23)] Elaborating module eth_arp_test</data>
        </row>
        <row>
            <data message="4">Module instance {eth_arp_test} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000000101100110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 74)] Elaborating instance delay_u0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/reset_dly.v(line number: 23)] Elaborating module reset_dly</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 80)] Elaborating instance u_gmii_to_rgmii</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v(line number: 23)] Elaborating module gmii_to_rgmii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v(line number: 48)] Elaborating instance u_rgmii_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 23)] Elaborating module rgmii_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 43)] Elaborating instance U_pll_phase_shift</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 18)] Elaborating module pll_sft</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 119)] Net clkfb in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 122)] Net pfden in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 123)] Net clkout0_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 124)] Net clkout0_2pad_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 125)] Net clkout1_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 126)] Net clkout2_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 127)] Net clkout3_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 128)] Net clkout4_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 129)] Net clkout5_gate in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 130)] Net dyn_idiv in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 131)] Net dyn_odiv0 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 132)] Net dyn_odiv1 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 133)] Net dyn_odiv2 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 134)] Net dyn_odiv3 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 135)] Net dyn_odiv4 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 136)] Net dyn_fdiv in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 137)] Net dyn_duty0 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 138)] Net dyn_duty1 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 139)] Net dyn_duty2 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 140)] Net dyn_duty3 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/ipcore/pll_sft/pll_sft.v(line number: 141)] Net dyn_duty4 in pll_sft(original module pll_sft) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 62)] Elaborating instance igddr1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 78)] Elaborating instance igddr2</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 94)] Elaborating instance igddr3</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 110)] Elaborating instance igddr4</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_rx.v(line number: 126)] Elaborating instance igddr5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/gmii_to_rgmii.v(line number: 62)] Elaborating instance u_rgmii_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 23)] Elaborating module rgmii_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 99)] Elaborating instance gtp_ogddr6</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 109)] Elaborating instance gtp_outbuft6</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 123)] Elaborating instance gtp_ogddr2</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 133)] Elaborating instance gtp_outbuft2</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 147)] Elaborating instance gtp_ogddr3</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 157)] Elaborating instance gtp_outbuft3</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 171)] Elaborating instance gtp_ogddr4</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 181)] Elaborating instance gtp_outbuft4</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 195)] Elaborating instance gtp_ogddr5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 205)] Elaborating instance gtp_outbuft5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 220)] Elaborating instance gtp_ogddr1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/gmii_to_rgmii/rgmii_tx.v(line number: 230)] Elaborating instance gtp_outbuft1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 104)] Elaborating instance u_arp</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v(line number: 23)] Elaborating module arp</data>
        </row>
        <row>
            <data message="4">Module instance {eth_arp_test/u_arp} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000000101100110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v(line number: 74)] Elaborating instance u_arp_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_rx.v(line number: 23)] Elaborating module arp_rx</data>
        </row>
        <row>
            <data message="4">Module instance {eth_arp_test/u_arp/u_arp_rx} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v(line number: 94)] Elaborating instance u_arp_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp_tx.v(line number: 23)] Elaborating module arp_tx</data>
        </row>
        <row>
            <data message="4">Module instance {eth_arp_test/u_arp/u_arp_tx} parameter value:
    BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
    BOARD_IP = 32'b11000000101010000000000100001010
    DES_MAC = 48'b111111111111111111111111111111111111111111111111
    DES_IP = 32'b11000000101010000000000101100110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/arp.v(line number: 112)] Elaborating instance u_crc32_d8</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp/crc32_d8.v(line number: 23)] Elaborating module crc32_d8</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/eth_arp_test.v(line number: 126)] Elaborating instance u_arp_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/2_eth_arp_test/rtl/arp_ctrl.v(line number: 23)] Elaborating module arp_ctrl</data>
        </row>
        <row>
            <data message="4">Removed inst tx_done that is redundant to crc_clr.</data>
        </row>
        <row>
            <data message="4">FSM cur_state_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cur_state_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N18 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N83 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N140 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N7 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N77 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N82 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N138 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N215 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N12 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N18 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>eth_arp_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>