==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'sum_test/src/sum.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'sum/calOFInnerLoop1'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 102.914 ; gain = 44.520
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.953 ; gain = 44.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 109.707 ; gain = 51.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 113.398 ; gain = 55.004
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sum_test/src/sum.cpp:14:4) to (sum_test/src/sum.cpp:13:45) in function 'sum'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 138.676 ; gain = 80.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.160 ; gain = 80.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
WARNING: [SYN 201-107] Renaming port name 'sum/sum' to 'sum/sum_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.377 seconds; current allocated memory: 88.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 88.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/refBlock_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/targetBlocks_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/sum_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'sum_sub_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 88.522 MB.
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sum_sub_5s_5s_5_1_1_AddSub_DSP_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 139.613 ; gain = 81.219
INFO: [SYSC 207-301] Generating SystemC RTL for sum.
INFO: [VHDL 208-304] Generating VHDL RTL for sum.
INFO: [VLOG 209-307] Generating Verilog RTL for sum.
INFO: [HLS 200-112] Total elapsed time: 16.425 seconds; peak allocated memory: 88.522 MB.
