--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr test_cam.pcf -ucf
camara.ucf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAM_PCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAM_D0      |   -1.229(R)|      FAST  |    3.144(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D1      |   -0.999(R)|      FAST  |    2.862(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D2      |   -1.079(R)|      FAST  |    2.925(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D3      |   -0.901(R)|      FAST  |    2.670(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D4      |   -0.944(R)|      FAST  |    2.795(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D5      |   -1.106(R)|      FAST  |    2.949(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D6      |   -1.238(R)|      FAST  |    3.165(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D7      |   -1.141(R)|      FAST  |    3.050(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_HREF    |    0.236(R)|      FAST  |    1.761(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
            |   -0.290(F)|      FAST  |    1.929(F)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_VSYNC   |    0.152(R)|      FAST  |    1.836(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
            |   -0.366(F)|      FAST  |    2.001(F)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.045(R)|      FAST  |    1.450(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        12.665(R)|      SLOW  |         4.257(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        12.905(R)|      SLOW  |         4.417(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        13.149(R)|      SLOW  |         4.415(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        13.810(R)|      SLOW  |         4.268(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        13.013(R)|      SLOW  |         4.131(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        11.487(R)|      SLOW  |         4.414(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        13.560(R)|      SLOW  |         4.525(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        14.708(R)|      SLOW  |         4.268(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        13.827(R)|      SLOW  |         4.239(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        11.441(R)|      SLOW  |         4.138(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    1.580|         |    1.362|    1.657|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    5.923|    5.491|         |         |
clk            |    7.319|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.319|
---------------+---------------+---------+


Analysis completed Fri Nov 15 06:27:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 766 MB



