{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366650410107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366650410108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 01:06:49 2013 " "Processing started: Tue Apr 23 01:06:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366650410108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366650410108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366650410109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366650410725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchen-BEHAVIOR " "Found design unit 1: latchen-BEHAVIOR" {  } { { "latchen.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/latchen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366650411885 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchen " "Found entity 1: latchen" {  } { { "latchen.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/latchen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366650411885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366650411885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-behave " "Found design unit 1: segment-behave" {  } { { "segment.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/segment.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366650411892 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/segment.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366650411892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366650411892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toparc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toparc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOPARC-STRUCTURAL " "Found design unit 1: TOPARC-STRUCTURAL" {  } { { "toparc.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/toparc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366650411898 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOPARC " "Found entity 1: TOPARC" {  } { { "toparc.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/toparc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366650411898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366650411898 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" latchen.vhd(35) " "VHDL error at latchen.vhd(35): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "latchen.vhd" "" { Text "C:/Users/Alif Jamaluddin/Documents/GitHub/Cookcodes/VHDLFundamental/Calculator/latchen.vhd" 35 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1 1366650411899 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366650412234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 01:06:52 2013 " "Processing ended: Tue Apr 23 01:06:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366650412234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366650412234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366650412234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366650412234 ""}
