-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_operator_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
    b_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ban_interface_operator_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv38_20 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000100000";
    constant ap_const_lv128_lc_3 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv38_40 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000001000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv97_1 : STD_LOGIC_VECTOR (96 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv65_1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln129_fu_435_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln129_reg_1135 : STD_LOGIC_VECTOR (95 downto 0);
    signal c_p_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_p_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_1148 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln61_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln61_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln61_8_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_8_reg_1161 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_4_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_4_reg_1165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal diff_p_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal diff_p_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln138_fu_546_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_reg_1175 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln141_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_p_1_fu_570_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal diff_p_1_reg_1192 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln77_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1197 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_fu_619_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_reg_1202 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal bitcast_ln117_fu_642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_52_fu_647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln117_1_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_1_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln117_1_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal trunc_ln117_4_fu_836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_4_reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln117_2_fu_840_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_55_reg_1261 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal and_ln77_1_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_894_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_1273 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln92_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_1279 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_905_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_1283 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln104_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_1303 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_973_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_1307 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln142_fu_1018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal bitcast_ln142_1_fu_1022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln142_2_fu_1026_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln136_fu_1030_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal bitcast_ln136_1_fu_1034_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln136_2_fu_1038_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_ap_start : STD_LOGIC;
    signal grp_p_sum_1_fu_346_ap_done : STD_LOGIC;
    signal grp_p_sum_1_fu_346_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_fu_346_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_fu_346_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_395_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_395_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_395_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_395_p_ce : STD_LOGIC;
    signal grp_p_sum_1_fu_346_grp_fu_1342_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_1342_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_1342_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_1_fu_346_grp_fu_1342_p_ce : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_idle : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_ready : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_ce : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_idle : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_ready : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_idle : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_ready : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out_ap_vld : STD_LOGIC;
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out_ap_vld : STD_LOGIC;
    signal agg_result_1_0_reg_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_5_reg_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_3_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_2_reg_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_12_2_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i_i1013_reg_236 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_929_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_01_0_reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_6_phi_fu_262_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_6_reg_259 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_phi_mux_agg_result_112_6_phi_fu_284_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_112_6_reg_281 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_12_5_phi_fu_306_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_12_5_reg_303 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_01_4_phi_fu_327_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_01_4_reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_fu_346_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_395_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_395_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_401_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_407_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_454_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_3_fu_463_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln61_10_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_9_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln61_1_fu_501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_504_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_1_fu_514_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln61_12_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_11_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_1_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_580_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal zext_ln117_fu_588_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln117_fu_592_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln117_1_fu_598_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln117_fu_602_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln117_fu_608_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln117_fu_613_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_2_fu_639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln117_1_fu_654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln117_2_fu_659_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal zext_ln117_4_fu_667_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln117_2_fu_671_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln117_3_fu_681_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln117_5_fu_687_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_53_fu_697_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln117_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln117_1_fu_691_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_3_fu_677_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln117_fu_713_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln117_3_fu_721_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln117_fu_727_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln117_1_fu_733_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln117_1_fu_738_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln117_2_fu_752_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln117_5_fu_755_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln117_7_fu_763_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln117_4_fu_767_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_781_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln117_9_fu_791_p1 : STD_LOGIC_VECTOR (96 downto 0);
    signal shl_ln117_4_fu_795_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal zext_ln117_8_fu_777_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal shl_ln117_6_fu_805_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal trunc_ln117_3_fu_801_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln117_10_fu_811_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal sub_ln117_1_fu_815_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal and_ln117_2_fu_821_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln117_11_fu_826_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_6_fu_773_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln117_2_fu_830_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal bitcast_ln77_fu_844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_848_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_858_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_5_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_4_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_924_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_936_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_942_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_957_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_4_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_967_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_417_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_426_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_395_ce : STD_LOGIC;
    signal grp_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1342_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1342_ce : STD_LOGIC;
    signal grp_fu_1342_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_p_sum_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        diff_p : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_395_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_395_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_395_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_395_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_395_p_ce : OUT STD_LOGIC;
        grp_fu_1342_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1342_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1342_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1342_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1342_p_ce : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_69 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1342_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1342_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1342_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1342_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1342_p_ce : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_69 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_112_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_12_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_8 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_112_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_112_3_out_ap_vld : OUT STD_LOGIC;
        agg_result_12_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_p_sum_1_fu_346 : component ban_interface_p_sum_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_fu_346_ap_start,
        ap_done => grp_p_sum_1_fu_346_ap_done,
        ap_idle => grp_p_sum_1_fu_346_ap_idle,
        ap_ready => grp_p_sum_1_fu_346_ap_ready,
        p_read13 => p_read13,
        p_read4 => p_read4,
        p_read10 => p_read25,
        p_read11 => p_read3,
        diff_p => trunc_ln138_reg_1175,
        ap_return_0 => grp_p_sum_1_fu_346_ap_return_0,
        ap_return_1 => grp_p_sum_1_fu_346_ap_return_1,
        ap_return_2 => grp_p_sum_1_fu_346_ap_return_2,
        ap_return_3 => grp_p_sum_1_fu_346_ap_return_3,
        grp_fu_395_p_din0 => grp_p_sum_1_fu_346_grp_fu_395_p_din0,
        grp_fu_395_p_din1 => grp_p_sum_1_fu_346_grp_fu_395_p_din1,
        grp_fu_395_p_opcode => grp_p_sum_1_fu_346_grp_fu_395_p_opcode,
        grp_fu_395_p_dout0 => grp_fu_395_p2,
        grp_fu_395_p_ce => grp_p_sum_1_fu_346_grp_fu_395_p_ce,
        grp_fu_1342_p_din0 => grp_p_sum_1_fu_346_grp_fu_1342_p_din0,
        grp_fu_1342_p_din1 => grp_p_sum_1_fu_346_grp_fu_1342_p_din1,
        grp_fu_1342_p_opcode => grp_p_sum_1_fu_346_grp_fu_1342_p_opcode,
        grp_fu_1342_p_dout0 => grp_fu_1342_p2,
        grp_fu_1342_p_ce => grp_p_sum_1_fu_346_grp_fu_1342_p_ce);

    grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355 : component ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start,
        ap_done => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done,
        ap_idle => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_idle,
        ap_ready => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_ready,
        agg_result_1_0 => agg_result_1_0_reg_184,
        agg_result_112_5 => agg_result_112_5_reg_194,
        tmp_69 => tmp_55_reg_1261,
        idx_tmp_out => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out_ap_vld,
        grp_fu_1342_p_din0 => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din0,
        grp_fu_1342_p_din1 => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din1,
        grp_fu_1342_p_opcode => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_opcode,
        grp_fu_1342_p_dout0 => grp_fu_1342_p2,
        grp_fu_1342_p_ce => grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_ce);

    grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365 : component ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start,
        ap_done => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done,
        ap_idle => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_idle,
        ap_ready => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_ready,
        agg_result_1_0 => agg_result_1_0_reg_184,
        agg_result_112_5 => agg_result_112_5_reg_194,
        tmp_69 => tmp_55_reg_1261,
        zext_ln92 => empty_reg_1273,
        xor_ln92 => xor_ln92_reg_1283,
        agg_result_1_1_out => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out,
        agg_result_1_1_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out_ap_vld,
        agg_result_112_0_out => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out,
        agg_result_112_0_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out_ap_vld,
        agg_result_12_0_out => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out,
        agg_result_12_0_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out_ap_vld);

    grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379 : component ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start,
        ap_done => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done,
        ap_idle => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_idle,
        ap_ready => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_ready,
        agg_result_1_3 => agg_result_1_3_reg_204,
        agg_result_112_2 => agg_result_112_2_reg_215,
        agg_result_12_2 => agg_result_12_2_reg_226,
        zext_ln104 => base_0_lcssa_i_i1013_reg_236,
        zext_ln104_8 => select_ln104_reg_1307,
        agg_result_1_4_out => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out,
        agg_result_1_4_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out_ap_vld,
        agg_result_112_3_out => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out,
        agg_result_112_3_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out_ap_vld,
        agg_result_12_3_out => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out,
        agg_result_12_3_out_ap_vld => grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out_ap_vld);

    fadd_32ns_32ns_32_4_full_dsp_1_U551 : component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_395_p0,
        din1 => grp_fu_395_p1,
        ce => grp_fu_395_ce,
        dout => grp_fu_395_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U552 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_401_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_401_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U553 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1342_p0,
        din1 => grp_fu_1342_p1,
        ce => grp_fu_1342_ce,
        opcode => grp_fu_1342_opcode,
        dout => grp_fu_1342_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_return_0_preg <= ap_phi_mux_agg_result_01_4_phi_fu_327_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_1_6_phi_fu_262_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_112_6_phi_fu_284_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_12_5_phi_fu_306_p16;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and ((icmp_ln104_fu_951_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1279 = ap_const_lv1_0)))) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_ready = ap_const_logic_1)) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln92_fu_899_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_ready = ap_const_logic_1)) then 
                    grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_fu_346_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_fu_346_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_p_sum_1_fu_346_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_fu_346_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_fu_346_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_01_0_reg_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_01_0_reg_248 <= tmp_59_fu_946_p2;
            elsif (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                agg_result_01_0_reg_248 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    agg_result_01_4_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_01_4_reg_324 <= tmp_59_fu_946_p2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)))) or ((ap_const_lv1_0 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_const_lv1_1 = and_ln61_fu_490_p2) and (icmp_ln61_reg_1148 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_01_4_reg_324 <= b_p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
                agg_result_01_4_reg_324 <= agg_result_01_0_reg_248;
            elsif (((grp_p_sum_1_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_01_4_reg_324 <= grp_p_sum_1_fu_346_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                agg_result_01_4_reg_324 <= c_p_reg_1140;
            end if; 
        end if;
    end process;

    agg_result_112_2_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_112_2_reg_215 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out;
            elsif (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                agg_result_112_2_reg_215 <= agg_result_112_5_reg_194;
            end if; 
        end if;
    end process;

    agg_result_112_5_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_52_fu_647_p3 = ap_const_lv1_1))) then 
                agg_result_112_5_reg_194 <= p_read25;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_52_reg_1232 = ap_const_lv1_0))) then 
                agg_result_112_5_reg_194 <= grp_fu_395_p2;
            end if; 
        end if;
    end process;

    agg_result_112_6_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                agg_result_112_6_reg_281 <= agg_result_112_5_reg_194;
            elsif (((icmp_ln104_fu_951_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_112_6_reg_281 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_112_0_out;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)))) or ((ap_const_lv1_1 = and_ln61_fu_490_p2) and (icmp_ln61_reg_1148 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_112_6_reg_281 <= p_read25;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
                agg_result_112_6_reg_281 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                agg_result_112_6_reg_281 <= bitcast_ln136_1_fu_1034_p1;
            elsif (((grp_p_sum_1_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_112_6_reg_281 <= grp_p_sum_1_fu_346_ap_return_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                agg_result_112_6_reg_281 <= bitcast_ln142_1_fu_1022_p1;
            end if; 
        end if;
    end process;

    agg_result_12_2_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_12_2_reg_226 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out;
            elsif (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                agg_result_12_2_reg_226 <= tmp_55_reg_1261;
            end if; 
        end if;
    end process;

    agg_result_12_5_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                agg_result_12_5_reg_303 <= grp_fu_395_p2;
            elsif (((icmp_ln104_fu_951_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_12_5_reg_303 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_12_0_out;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)))) or ((ap_const_lv1_1 = and_ln61_fu_490_p2) and (icmp_ln61_reg_1148 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_12_5_reg_303 <= p_read3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
                agg_result_12_5_reg_303 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                agg_result_12_5_reg_303 <= bitcast_ln136_2_fu_1038_p1;
            elsif (((grp_p_sum_1_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_12_5_reg_303 <= grp_p_sum_1_fu_346_ap_return_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                agg_result_12_5_reg_303 <= bitcast_ln142_2_fu_1026_p1;
            end if; 
        end if;
    end process;

    agg_result_1_0_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln77_fu_576_p2 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln77_fu_576_p2 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then 
                agg_result_1_0_reg_184 <= p_read4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln77_reg_1197 = ap_const_lv1_1))) then 
                agg_result_1_0_reg_184 <= grp_fu_395_p2;
            end if; 
        end if;
    end process;

    agg_result_1_3_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_1_3_reg_204 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out;
            elsif (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                agg_result_1_3_reg_204 <= agg_result_1_0_reg_184;
            end if; 
        end if;
    end process;

    agg_result_1_6_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                agg_result_1_6_reg_259 <= agg_result_1_0_reg_184;
            elsif (((icmp_ln104_fu_951_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                agg_result_1_6_reg_259 <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_agg_result_1_1_out;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)))) or ((ap_const_lv1_1 = and_ln61_fu_490_p2) and (icmp_ln61_reg_1148 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_1_6_reg_259 <= p_read4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
                agg_result_1_6_reg_259 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                agg_result_1_6_reg_259 <= bitcast_ln136_fu_1030_p1;
            elsif (((grp_p_sum_1_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_1_6_reg_259 <= grp_p_sum_1_fu_346_ap_return_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                agg_result_1_6_reg_259 <= bitcast_ln142_fu_1018_p1;
            end if; 
        end if;
    end process;

    base_0_lcssa_i_i1013_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                base_0_lcssa_i_i1013_reg_236 <= base_fu_929_p2;
            elsif (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                base_0_lcssa_i_i1013_reg_236 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_8_reg_1161 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                and_ln61_4_reg_1165 <= and_ln61_4_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_reg_1148 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln61_reg_1157 <= and_ln61_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                and_ln77_1_reg_1269 <= and_ln77_1_fu_886_p2;
                tmp_55_reg_1261 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                c_p_reg_1140 <= c_p_fu_439_p1;
                icmp_ln61_reg_1148 <= icmp_ln61_fu_443_p2;
                trunc_ln129_reg_1135 <= trunc_ln129_fu_435_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                diff_p_1_reg_1192 <= diff_p_1_fu_570_p2;
                icmp_ln77_reg_1197 <= icmp_ln77_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) or (icmp_ln61_8_reg_1161 = ap_const_lv1_0)))) then
                diff_p_reg_1169 <= diff_p_fu_542_p2;
                icmp_ln141_reg_1180 <= icmp_ln141_fu_550_p2;
                trunc_ln138_reg_1175 <= trunc_ln138_fu_546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                empty_reg_1273 <= empty_fu_894_p1;
                icmp_ln92_reg_1279 <= icmp_ln92_fu_899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                icmp_ln104_reg_1303 <= icmp_ln104_fu_951_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                icmp_ln144_reg_1184 <= icmp_ln144_fu_556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_0 = and_ln61_fu_490_p2) or (icmp_ln61_reg_1148 = ap_const_lv1_0)))) then
                icmp_ln61_8_reg_1161 <= icmp_ln61_8_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and ((icmp_ln104_fu_951_p2 = ap_const_lv1_0) or (icmp_ln92_reg_1279 = ap_const_lv1_0)))) then
                select_ln104_reg_1307 <= select_ln104_fu_973_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_52_reg_1232 <= diff_p_1_reg_1192(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                tmp_reg_1188 <= diff_p_fu_542_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_52_fu_647_p3 = ap_const_lv1_0))) then
                trunc_ln117_1_reg_1236 <= trunc_ln117_1_fu_744_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                trunc_ln117_4_reg_1251 <= trunc_ln117_4_fu_836_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln77_fu_576_p2 = ap_const_lv1_1) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln77_fu_576_p2 = ap_const_lv1_1) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                trunc_ln117_reg_1202 <= trunc_ln117_fu_619_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_fu_899_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                xor_ln92_reg_1283 <= xor_ln92_fu_905_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln61_reg_1148, and_ln61_fu_490_p2, ap_CS_fsm_state2, icmp_ln61_8_reg_1161, and_ln61_4_fu_536_p2, ap_CS_fsm_state3, icmp_ln141_fu_550_p2, icmp_ln144_fu_556_p2, tmp_fu_562_p3, icmp_ln77_fu_576_p2, ap_CS_fsm_state5, tmp_52_fu_647_p3, ap_CS_fsm_state9, ap_CS_fsm_state17, and_ln77_1_fu_886_p2, ap_CS_fsm_state19, icmp_ln92_fu_899_p2, icmp_ln92_reg_1279, ap_CS_fsm_state21, icmp_ln104_fu_951_p2, grp_p_sum_1_fu_346_ap_done, grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done, grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done, grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_0 = and_ln61_fu_490_p2) or (icmp_ln61_reg_1148 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln77_fu_576_p2 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln77_fu_576_p2 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln77_fu_576_p2 = ap_const_lv1_1) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln77_fu_576_p2 = ap_const_lv1_1) and (tmp_fu_562_p3 = ap_const_lv1_1) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (tmp_fu_562_p3 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (tmp_fu_562_p3 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln144_fu_556_p2 = ap_const_lv1_1) and (icmp_ln141_fu_550_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (icmp_ln141_fu_550_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln61_4_fu_536_p2) and (icmp_ln141_fu_550_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_p_sum_1_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_52_fu_647_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_lv1_0 = and_ln77_1_fu_886_p2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                if (((grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((icmp_ln92_fu_899_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if (((icmp_ln104_fu_951_p2 = ap_const_lv1_1) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                if (((grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_967_p2 <= std_logic_vector(unsigned(zext_ln104_fu_957_p1) + unsigned(ap_const_lv3_1));
    add_ln117_1_fu_654_p2 <= std_logic_vector(unsigned(diff_p_reg_1169) + unsigned(ap_const_lv32_1));
    add_ln117_2_fu_671_p2 <= std_logic_vector(unsigned(zext_ln117_4_fu_667_p1) + unsigned(ap_const_lv38_20));
    add_ln117_3_fu_681_p2 <= std_logic_vector(unsigned(zext_ln117_4_fu_667_p1) + unsigned(ap_const_lv38_40));
    add_ln117_4_fu_767_p2 <= std_logic_vector(unsigned(zext_ln117_7_fu_763_p1) + unsigned(ap_const_lv7_20));
    add_ln117_fu_592_p2 <= std_logic_vector(unsigned(zext_ln117_fu_588_p1) + unsigned(ap_const_lv38_20));
    and_ln117_1_fu_733_p2 <= (sub_ln117_fu_727_p2 and p_read13);
    and_ln117_2_fu_821_p2 <= (trunc_ln129_reg_1135 and sub_ln117_1_fu_815_p2);
    and_ln117_fu_608_p2 <= (shl_ln117_fu_602_p2 and p_read13);
    and_ln61_4_fu_536_p2 <= (or_ln61_1_fu_530_p2 and grp_fu_401_p2);
    and_ln61_fu_490_p2 <= (or_ln61_fu_484_p2 and grp_fu_401_p2);
    and_ln77_1_fu_886_p2 <= (icmp_ln77_reg_1197 and and_ln77_fu_880_p2);
    and_ln77_fu_880_p2 <= (or_ln77_fu_874_p2 and grp_fu_401_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done)
    begin
        if ((grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done)
    begin
        if ((grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done)
    begin
        if ((grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_p_sum_1_fu_346_ap_done)
    begin
        if ((grp_p_sum_1_fu_346_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_01_4_phi_fu_327_p16_assign_proc : process(icmp_ln61_reg_1148, and_ln61_reg_1157, icmp_ln61_8_reg_1161, and_ln61_4_reg_1165, icmp_ln141_reg_1180, icmp_ln144_reg_1184, tmp_reg_1188, and_ln77_1_reg_1269, icmp_ln92_reg_1279, icmp_ln104_reg_1303, agg_result_01_0_reg_248, ap_CS_fsm_state23, agg_result_01_4_reg_324)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_01_4_phi_fu_327_p16 <= agg_result_01_0_reg_248;
        else 
            ap_phi_mux_agg_result_01_4_phi_fu_327_p16 <= agg_result_01_4_reg_324;
        end if; 
    end process;


    ap_phi_mux_agg_result_112_6_phi_fu_284_p16_assign_proc : process(icmp_ln61_reg_1148, and_ln61_reg_1157, icmp_ln61_8_reg_1161, and_ln61_4_reg_1165, icmp_ln141_reg_1180, icmp_ln144_reg_1184, tmp_reg_1188, and_ln77_1_reg_1269, icmp_ln92_reg_1279, icmp_ln104_reg_1303, grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out, ap_CS_fsm_state23, agg_result_112_6_reg_281)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_112_6_phi_fu_284_p16 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_112_3_out;
        else 
            ap_phi_mux_agg_result_112_6_phi_fu_284_p16 <= agg_result_112_6_reg_281;
        end if; 
    end process;


    ap_phi_mux_agg_result_12_5_phi_fu_306_p16_assign_proc : process(icmp_ln61_reg_1148, and_ln61_reg_1157, icmp_ln61_8_reg_1161, and_ln61_4_reg_1165, icmp_ln141_reg_1180, icmp_ln144_reg_1184, tmp_reg_1188, and_ln77_1_reg_1269, icmp_ln92_reg_1279, icmp_ln104_reg_1303, grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out, ap_CS_fsm_state23, agg_result_12_5_reg_303)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_12_5_phi_fu_306_p16 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_12_3_out;
        else 
            ap_phi_mux_agg_result_12_5_phi_fu_306_p16 <= agg_result_12_5_reg_303;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_6_phi_fu_262_p16_assign_proc : process(icmp_ln61_reg_1148, and_ln61_reg_1157, icmp_ln61_8_reg_1161, and_ln61_4_reg_1165, icmp_ln141_reg_1180, icmp_ln144_reg_1184, tmp_reg_1188, and_ln77_1_reg_1269, icmp_ln92_reg_1279, icmp_ln104_reg_1303, grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out, agg_result_1_6_reg_259, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((((((((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_0 = and_ln61_reg_1157) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_reg_1157) and (icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln61_4_reg_1165) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln104_reg_1303 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))) or ((icmp_ln61_8_reg_1161 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_1_reg_1269) and (icmp_ln61_reg_1148 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_0) and (tmp_reg_1188 = ap_const_lv1_1) and (icmp_ln144_reg_1184 = ap_const_lv1_0) and (icmp_ln141_reg_1180 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_6_phi_fu_262_p16 <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_agg_result_1_4_out;
        else 
            ap_phi_mux_agg_result_1_6_phi_fu_262_p16 <= agg_result_1_6_reg_259;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4_assign_proc : process(icmp_ln92_reg_1279, ap_CS_fsm_state21, icmp_ln104_fu_951_p2, base_0_lcssa_i_i1013_reg_236, base_fu_929_p2)
    begin
        if (((icmp_ln104_fu_951_p2 = ap_const_lv1_0) and (icmp_ln92_reg_1279 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4 <= base_fu_929_p2;
        else 
            ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4 <= base_0_lcssa_i_i1013_reg_236;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state23, ap_phi_mux_agg_result_01_4_phi_fu_327_p16, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_return_0 <= ap_phi_mux_agg_result_01_4_phi_fu_327_p16;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_1_6_phi_fu_262_p16, ap_CS_fsm_state23, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_6_phi_fu_262_p16;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state23, ap_phi_mux_agg_result_112_6_phi_fu_284_p16, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_return_2 <= ap_phi_mux_agg_result_112_6_phi_fu_284_p16;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state23, ap_phi_mux_agg_result_12_5_phi_fu_306_p16, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_return_3 <= ap_phi_mux_agg_result_12_5_phi_fu_306_p16;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_929_p2 <= std_logic_vector(unsigned(sub_ln92_fu_924_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln117_1_fu_748_p1 <= trunc_ln117_1_reg_1236;
    bitcast_ln117_2_fu_840_p1 <= trunc_ln117_4_reg_1251;
    bitcast_ln117_fu_642_p1 <= zext_ln117_2_fu_639_p1;
    bitcast_ln136_1_fu_1034_p1 <= grp_fu_417_p4;
    bitcast_ln136_2_fu_1038_p1 <= grp_fu_426_p4;
    bitcast_ln136_fu_1030_p1 <= grp_fu_407_p4;
    bitcast_ln142_1_fu_1022_p1 <= grp_fu_417_p4;
    bitcast_ln142_2_fu_1026_p1 <= grp_fu_426_p4;
    bitcast_ln142_fu_1018_p1 <= grp_fu_407_p4;
    bitcast_ln61_1_fu_501_p1 <= p_read4;
    bitcast_ln61_fu_449_p1 <= grp_fu_407_p4;
    bitcast_ln77_fu_844_p1 <= agg_result_1_0_reg_184;
    c_p_fu_439_p1 <= p_read13(32 - 1 downto 0);
    diff_p_1_fu_570_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(trunc_ln138_fu_546_p1));
    diff_p_fu_542_p2 <= std_logic_vector(unsigned(c_p_reg_1140) - unsigned(b_p_read));
    empty_fu_894_p1 <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out(2 - 1 downto 0);

    grp_fu_1342_ce_assign_proc : process(ap_CS_fsm_state5, grp_p_sum_1_fu_346_grp_fu_1342_p_ce, grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_ce, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1342_ce <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1342_ce <= grp_p_sum_1_fu_346_grp_fu_1342_p_ce;
        else 
            grp_fu_1342_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1342_opcode_assign_proc : process(ap_CS_fsm_state5, grp_p_sum_1_fu_346_grp_fu_1342_p_opcode, grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_opcode, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1342_opcode <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1342_opcode <= grp_p_sum_1_fu_346_grp_fu_1342_p_opcode;
        else 
            grp_fu_1342_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1342_p0_assign_proc : process(ap_CS_fsm_state5, grp_p_sum_1_fu_346_grp_fu_1342_p_din0, grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1342_p0 <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1342_p0 <= grp_p_sum_1_fu_346_grp_fu_1342_p_din0;
        else 
            grp_fu_1342_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1342_p1_assign_proc : process(ap_CS_fsm_state5, grp_p_sum_1_fu_346_grp_fu_1342_p_din1, grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_1342_p1 <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_grp_fu_1342_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1342_p1 <= grp_p_sum_1_fu_346_grp_fu_1342_p_din1;
        else 
            grp_fu_1342_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_395_ce_assign_proc : process(ap_CS_fsm_state5, grp_p_sum_1_fu_346_grp_fu_395_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_395_ce <= grp_p_sum_1_fu_346_grp_fu_395_p_ce;
        else 
            grp_fu_395_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_395_p0_assign_proc : process(ap_CS_fsm_state5, bitcast_ln117_fu_642_p1, ap_CS_fsm_state6, bitcast_ln117_1_fu_748_p1, ap_CS_fsm_state10, bitcast_ln117_2_fu_840_p1, ap_CS_fsm_state14, grp_p_sum_1_fu_346_grp_fu_395_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_395_p0 <= grp_p_sum_1_fu_346_grp_fu_395_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_395_p0 <= bitcast_ln117_2_fu_840_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_395_p0 <= bitcast_ln117_1_fu_748_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_395_p0 <= bitcast_ln117_fu_642_p1;
        else 
            grp_fu_395_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_395_p1_assign_proc : process(p_read4, p_read25, p_read3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, grp_p_sum_1_fu_346_grp_fu_395_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_395_p1 <= grp_p_sum_1_fu_346_grp_fu_395_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_395_p1 <= p_read3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_395_p1 <= p_read25;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_395_p1 <= p_read4;
        else 
            grp_fu_395_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_401_p0_assign_proc : process(ap_CS_fsm_state1, p_read4, bitcast_ln61_fu_449_p1, ap_CS_fsm_state2, agg_result_1_0_reg_184, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_401_p0 <= agg_result_1_0_reg_184;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_401_p0 <= p_read4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_401_p0 <= bitcast_ln61_fu_449_p1;
        else 
            grp_fu_401_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_407_p4 <= p_read13(63 downto 32);
    grp_fu_417_p4 <= p_read13(95 downto 64);
    grp_fu_426_p4 <= p_read13(127 downto 96);
    grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start <= grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg;
    grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start <= grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg;
    grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start <= grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg;
    grp_p_sum_1_fu_346_ap_start <= grp_p_sum_1_fu_346_ap_start_reg;
    icmp_ln104_4_fu_961_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_951_p2 <= "1" when (base_fu_929_p2 = ap_const_lv2_3) else "0";
    icmp_ln117_fu_707_p2 <= "0" when (tmp_53_fu_697_p4 = ap_const_lv31_0) else "1";
    icmp_ln141_fu_550_p2 <= "1" when (signed(diff_p_fu_542_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln144_fu_556_p2 <= "1" when (signed(diff_p_fu_542_p2) < signed(ap_const_lv32_FFFFFFFE)) else "0";
    icmp_ln61_10_fu_478_p2 <= "1" when (trunc_ln61_3_fu_463_p4 = ap_const_lv23_0) else "0";
    icmp_ln61_11_fu_518_p2 <= "0" when (tmp_49_fu_504_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_12_fu_524_p2 <= "1" when (trunc_ln61_1_fu_514_p1 = ap_const_lv23_0) else "0";
    icmp_ln61_8_fu_496_p2 <= "1" when (b_p_read = ap_const_lv32_0) else "0";
    icmp_ln61_9_fu_472_p2 <= "0" when (tmp_s_fu_454_p4 = ap_const_lv8_FF) else "1";
    icmp_ln61_fu_443_p2 <= "1" when (c_p_fu_439_p1 = ap_const_lv32_0) else "0";
    icmp_ln77_4_fu_862_p2 <= "0" when (tmp_56_fu_848_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_5_fu_868_p2 <= "1" when (trunc_ln77_fu_858_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_576_p2 <= "1" when (c_p_reg_1140 = b_p_read) else "0";
    icmp_ln92_fu_899_p2 <= "1" when (unsigned(grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    lshr_ln117_1_fu_738_p2 <= std_logic_vector(shift_right(unsigned(and_ln117_1_fu_733_p2),to_integer(unsigned('0' & zext_ln117_3_fu_677_p1(31-1 downto 0)))));
    lshr_ln117_2_fu_830_p2 <= std_logic_vector(shift_right(unsigned(zext_ln117_11_fu_826_p1),to_integer(unsigned('0' & zext_ln117_6_fu_773_p1(31-1 downto 0)))));
    lshr_ln117_fu_613_p2 <= std_logic_vector(shift_right(unsigned(and_ln117_fu_608_p2),to_integer(unsigned('0' & zext_ln117_1_fu_598_p1(31-1 downto 0)))));
    or_ln61_1_fu_530_p2 <= (icmp_ln61_12_fu_524_p2 or icmp_ln61_11_fu_518_p2);
    or_ln61_fu_484_p2 <= (icmp_ln61_9_fu_472_p2 or icmp_ln61_10_fu_478_p2);
    or_ln77_fu_874_p2 <= (icmp_ln77_5_fu_868_p2 or icmp_ln77_4_fu_862_p2);
    or_ln_fu_781_p4 <= ((ap_const_lv1_1 & trunc_ln117_2_fu_752_p1) & ap_const_lv5_0);
    select_ln104_fu_973_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_4_fu_961_p2(0) = '1') else 
        add_ln104_fu_967_p2;
    select_ln117_fu_713_p3 <= 
        ap_const_lv128_lc_2 when (icmp_ln117_fu_707_p2(0) = '1') else 
        shl_ln117_1_fu_691_p2;
        sext_ln100_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_936_p2),32));

    shl_ln117_1_fu_691_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_1),to_integer(unsigned('0' & zext_ln117_5_fu_687_p1(31-1 downto 0)))));
    shl_ln117_2_fu_659_p3 <= (add_ln117_1_fu_654_p2 & ap_const_lv5_0);
    shl_ln117_3_fu_721_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_1),to_integer(unsigned('0' & zext_ln117_3_fu_677_p1(31-1 downto 0)))));
    shl_ln117_4_fu_795_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv97_1),to_integer(unsigned('0' & zext_ln117_9_fu_791_p1(31-1 downto 0)))));
    shl_ln117_5_fu_755_p3 <= (trunc_ln117_2_fu_752_p1 & ap_const_lv5_0);
    shl_ln117_6_fu_805_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv65_1),to_integer(unsigned('0' & zext_ln117_8_fu_777_p1(31-1 downto 0)))));
    shl_ln117_fu_602_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_3),to_integer(unsigned('0' & zext_ln117_1_fu_598_p1(31-1 downto 0)))));
    shl_ln_fu_580_p3 <= (diff_p_fu_542_p2 & ap_const_lv5_0);
    sub_ln117_1_fu_815_p2 <= std_logic_vector(unsigned(trunc_ln117_3_fu_801_p1) - unsigned(zext_ln117_10_fu_811_p1));
    sub_ln117_fu_727_p2 <= std_logic_vector(unsigned(select_ln117_fu_713_p3) - unsigned(shl_ln117_3_fu_721_p2));
    sub_ln92_fu_924_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_1273));
    tmp_49_fu_504_p4 <= bitcast_ln61_1_fu_501_p1(30 downto 23);
    tmp_52_fu_647_p3 <= diff_p_1_reg_1192(1 downto 1);
    tmp_53_fu_697_p4 <= add_ln117_3_fu_681_p2(37 downto 7);
    tmp_56_fu_848_p4 <= bitcast_ln77_fu_844_p1(30 downto 23);
    tmp_59_fu_946_p2 <= std_logic_vector(signed(sext_ln100_fu_942_p1) + signed(b_p_read));
    tmp_fu_562_p3 <= diff_p_fu_542_p2(31 downto 31);
    tmp_s_fu_454_p4 <= p_read13(62 downto 55);
    trunc_ln117_1_fu_744_p1 <= lshr_ln117_1_fu_738_p2(32 - 1 downto 0);
    trunc_ln117_2_fu_752_p1 <= diff_p_reg_1169(1 - 1 downto 0);
    trunc_ln117_3_fu_801_p1 <= shl_ln117_4_fu_795_p2(96 - 1 downto 0);
    trunc_ln117_4_fu_836_p1 <= lshr_ln117_2_fu_830_p2(32 - 1 downto 0);
    trunc_ln117_fu_619_p1 <= lshr_ln117_fu_613_p2(1 - 1 downto 0);
    trunc_ln129_fu_435_p1 <= p_read13(96 - 1 downto 0);
    trunc_ln138_fu_546_p1 <= diff_p_fu_542_p2(2 - 1 downto 0);
    trunc_ln61_1_fu_514_p1 <= bitcast_ln61_1_fu_501_p1(23 - 1 downto 0);
    trunc_ln61_3_fu_463_p4 <= p_read13(54 downto 32);
    trunc_ln77_fu_858_p1 <= bitcast_ln77_fu_844_p1(23 - 1 downto 0);
    xor_ln100_fu_936_p2 <= (sub_ln92_fu_924_p2 xor ap_const_lv2_2);
    xor_ln92_fu_905_p2 <= (empty_fu_894_p1 xor ap_const_lv2_3);
    zext_ln104_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4),3));
    zext_ln117_10_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_6_fu_805_p2),96));
    zext_ln117_11_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln117_2_fu_821_p2),128));
    zext_ln117_1_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_592_p2),128));
    zext_ln117_2_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln117_reg_1202),32));
    zext_ln117_3_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_2_fu_671_p2),128));
    zext_ln117_4_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_2_fu_659_p3),38));
    zext_ln117_5_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_3_fu_681_p2),128));
    zext_ln117_6_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_4_fu_767_p2),128));
    zext_ln117_7_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_5_fu_755_p3),7));
    zext_ln117_8_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_4_fu_767_p2),65));
    zext_ln117_9_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_781_p4),97));
    zext_ln117_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_580_p3),38));
end behav;
