-- VHDL for IBM SMS ALD page 17.11.05.1
-- Title: EDIT TRANSLATOR
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 8:07:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_11_05_1_EDIT_TRANSLATOR is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_NOT_BLANK:	 in STD_LOGIC;
		PS_B_CH_8_BIT:	 in STD_LOGIC;
		PS_B_CH_B_AND_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_B_AND_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_AND_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_AND_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_8_AND_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_AND_2_BIT:	 in STD_LOGIC;
		PS_B_CH_8_AND_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_B_AND_A_BIT:	 in STD_LOGIC;
		MS_NUMERIC_1_THRU_7:	 out STD_LOGIC;
		MS_NU_8_OR_9_CHAR:	 out STD_LOGIC;
		MS_DECIMAL:	 out STD_LOGIC;
		MS_BLANK:	 out STD_LOGIC;
		MS_CONTROL_ZERO:	 out STD_LOGIC;
		MS_COMMA:	 out STD_LOGIC);
end ALD_17_11_05_1_EDIT_TRANSLATOR;

architecture behavioral of ALD_17_11_05_1_EDIT_TRANSLATOR is 

	signal OUT_3B_F: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_2D_Q: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_K: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_2G_L: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;

begin

	OUT_3B_F <= NOT(PS_B_CH_NOT_8_BIT AND PS_NOT_BLANK AND PS_B_CH_NOT_B_AND_NOT_A_BIT );
	OUT_3C_E <= NOT(PS_B_CH_NOT_B_AND_NOT_A_BIT AND PS_B_CH_NOT_4_AND_NOT_2_BIT AND PS_B_CH_8_BIT );
	OUT_3D_D <= NOT(PS_B_CH_B_AND_A_BIT AND PS_B_CH_NOT_4_AND_2_BIT AND PS_B_CH_8_AND_1_BIT );
	OUT_2D_Q <= OUT_3D_D;
	OUT_3F_D <= NOT(PS_B_CH_NOT_B_AND_NOT_A_BIT AND PS_B_CH_NOT_8_AND_NOT_1_BIT AND PS_B_CH_NOT_4_AND_NOT_2_BIT );
	OUT_2F_K <= OUT_3F_D;
	OUT_4G_C <= NOT(PS_B_CH_NOT_B_AND_NOT_A_BIT AND PS_B_CH_8_AND_NOT_1_BIT AND PS_B_CH_NOT_4_AND_2_BIT );
	OUT_2G_L <= OUT_4G_C;
	OUT_4H_E <= NOT(PS_B_CH_NOT_B_AND_A_BIT AND PS_B_CH_8_AND_1_BIT AND PS_B_CH_NOT_4_AND_2_BIT );

	MS_NUMERIC_1_THRU_7 <= OUT_3B_F;
	MS_NU_8_OR_9_CHAR <= OUT_3C_E;
	MS_DECIMAL <= OUT_2D_Q;
	MS_BLANK <= OUT_2F_K;
	MS_CONTROL_ZERO <= OUT_2G_L;
	MS_COMMA <= OUT_4H_E;


end;
