
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102284                       # Number of seconds simulated
sim_ticks                                102284304117                       # Number of ticks simulated
final_tick                               629278201395                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115257                       # Simulator instruction rate (inst/s)
host_op_rate                                   145418                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5372584                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888420                       # Number of bytes of host memory used
host_seconds                                 19038.19                       # Real time elapsed on the host
sim_insts                                  2194277417                       # Number of instructions simulated
sim_ops                                    2768491205                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4312064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2216960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6532352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1895424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1895424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33688                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51034                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14808                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14808                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42157631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21674489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63864657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18530937                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18530937                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18530937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42157631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21674489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82395594                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245286102                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21931477                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17768104                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010610                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9008691                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283208                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2463182                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91366                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185537783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121893140                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21931477                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10746390                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26701907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6151737                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4714455                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11609903                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221050665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194348758     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484639      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960316      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590847      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994139      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552520      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187200      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740999      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13191247      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221050665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089412                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.496943                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183451533                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6860956                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26594380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88873                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4054917                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780325                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42193                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149464327                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75660                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4054917                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183957788                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1820076                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3581119                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26146041                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1490718                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149327565                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        35105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278089                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       231339                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210092818                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696782439                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696782439                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39397300                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36743                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20200                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4755105                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14500977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134100                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602206                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148258393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139327754                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143138                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24623570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51169512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221050665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160965834     72.82%     72.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25761400     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12496988      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8331256      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7719334      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591193      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676399      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379173      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129088      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221050665                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400456     59.43%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135578     20.12%     79.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137803     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117024947     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113389      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13019020      9.34%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7153864      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139327754                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.568021                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673837                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004836                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500523146                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    172919156                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135760605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140001591                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351604                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3267040                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1017                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       185023                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4054917                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1092268                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97301                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148295114                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10458                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14500977                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210749                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20187                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232395                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136791759                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2535993                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19725577                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19398293                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7152563                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557682                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135761129                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135760605                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80407268                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221879018                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.553479                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362392                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25487350                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2013294                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216995748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370529                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165422441     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24271648     11.19%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601948      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018578      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358404      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713236      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321463      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954709      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333321      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216995748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333321                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362959160                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300648468                       # The number of ROB writes
system.switch_cpus0.timesIdled                3009395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24235437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.452861                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.452861                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407687                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407687                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616178581                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189083994                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138063117                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245286102                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19878275                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16253785                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1940438                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8100953                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7797019                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2033836                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87175                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191464192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111685543                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19878275                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9830855                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23263797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5388823                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5723047                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11732881                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1941711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223867213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.954636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200603416     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1115491      0.50%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1701367      0.76%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2327119      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2393113      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1997441      0.89%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1127534      0.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1672515      0.75%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10929217      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223867213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081041                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.455328                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189273724                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7931854                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23201256                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3415938                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3279208                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136850889                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3415938                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189809533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1347117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5233450                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22719377                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1341796                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136765153                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        306225                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          510                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190047349                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636516986                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636516986                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164143564                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25903773                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37557                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21533                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3902886                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12994556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7118077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126236                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1549367                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136577353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129499910                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25709                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15629247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37129683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5492                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223867213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169107827     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22321116      9.97%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11548466      5.16%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8703150      3.89%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6762269      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2715475      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1726431      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       872457      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110022      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223867213                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23018      9.93%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87364     37.70%     47.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121362     52.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108501668     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008915      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16024      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11909766      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7063537      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129499910                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             231744                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483124483                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152244472                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127544200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129731654                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       299947                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2162622                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175165                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3415938                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1074244                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124737                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136614893                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12994556                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7118077                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21516                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1108238                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2235847                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127727760                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11230867                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1772147                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18292703                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18054057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7061836                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520730                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127544383                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127544200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73431843                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196736609                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519981                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373250                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96131299                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118149354                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18471926                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972016                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220451275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172146424     78.09%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23823264     10.81%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9050871      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4360397      1.98%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3617507      1.64%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2156244      0.98%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1834925      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810785      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2650858      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220451275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96131299                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118149354                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17774843                       # Number of memory references committed
system.switch_cpus1.commit.loads             10831931                       # Number of loads committed
system.switch_cpus1.commit.membars              16024                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16945295                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106495716                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2410738                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2650858                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           354421697                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276658732                       # The number of ROB writes
system.switch_cpus1.timesIdled                2988357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21418889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96131299                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118149354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96131299                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.551574                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.551574                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391915                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391915                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575636520                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176979828                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127347323                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32048                       # number of misc regfile writes
system.l20.replacements                         33705                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          154481                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35753                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.320784                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.289019                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.800398                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1680.487680                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           358.422903                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.820551                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.175011                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39625                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39625                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8438                       # number of Writeback hits
system.l20.Writeback_hits::total                 8438                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39625                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39625                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39625                       # number of overall hits
system.l20.overall_hits::total                  39625                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        33688                       # number of ReadReq misses
system.l20.ReadReq_misses::total                33701                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        33688                       # number of demand (read+write) misses
system.l20.demand_misses::total                 33701                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        33688                       # number of overall misses
system.l20.overall_misses::total                33701                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2595857                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6945596496                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6948192353                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2595857                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6945596496                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6948192353                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2595857                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6945596496                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6948192353                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73313                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73326                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8438                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8438                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73313                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73326                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73313                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73326                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.459509                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.459605                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.459509                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.459605                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.459509                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.459605                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206174.201377                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206171.696775                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206174.201377                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206171.696775                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199681.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206174.201377                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206171.696775                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4782                       # number of writebacks
system.l20.writebacks::total                     4782                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        33688                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           33701                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        33688                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            33701                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        33688                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           33701                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1815455                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4925586197                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4927401652                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1815455                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4925586197                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4927401652                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1815455                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4925586197                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4927401652                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.459509                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.459605                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.459509                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.459605                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.459509                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.459605                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139650.384615                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146211.891386                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146209.360316                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139650.384615                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146211.891386                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146209.360316                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139650.384615                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146211.891386                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146209.360316                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17340                       # number of replacements
system.l21.tagsinuse                      2047.987084                       # Cycle average of tags in use
system.l21.total_refs                          214910                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19388                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.084692                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           23.709472                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.980875                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1647.538683                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           375.758055                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011577                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000479                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.804462                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.183476                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33176                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33176                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18728                       # number of Writeback hits
system.l21.Writeback_hits::total                18728                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33176                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33176                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33176                       # number of overall hits
system.l21.overall_hits::total                  33176                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17318                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17331                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17320                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17333                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17320                       # number of overall misses
system.l21.overall_misses::total                17333                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2508810                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3526244085                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3528752895                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       317675                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       317675                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2508810                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3526561760                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3529070570                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2508810                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3526561760                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3529070570                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50494                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50507                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18728                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18728                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50496                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50509                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50496                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50509                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342971                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.343141                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342997                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.343167                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342997                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.343167                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192985.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203617.281730                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203609.306734                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 158837.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 158837.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192985.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203612.110855                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203604.140657                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192985.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203612.110855                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203604.140657                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               10026                       # number of writebacks
system.l21.writebacks::total                    10026                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17318                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17331                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17320                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17333                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17320                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17333                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1724050                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2483721939                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2485445989                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       197079                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       197079                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1724050                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2483919018                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2485643068                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1724050                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2483919018                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2485643068                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342971                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.343141                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342997                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.343167                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342997                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.343167                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132619.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143418.520557                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143410.419999                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 98539.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 98539.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132619.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143413.338222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143405.242485                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132619.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143413.338222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143405.242485                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996676                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011617511                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060320.796334                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996676                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11609887                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11609887                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11609887                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11609887                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11609887                       # number of overall hits
system.cpu0.icache.overall_hits::total       11609887                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3206387                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3206387                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3206387                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3206387                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11609903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11609903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11609903                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11609903                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11609903                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11609903                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200399.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200399.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200399.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2703757                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2703757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2703757                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207981.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207981.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73313                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179478362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73569                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.592247                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.035356                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.964644                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9413803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9413803                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19966                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19966                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406461                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406461                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406461                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406461                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181679                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181679                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181679                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25370085543                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25370085543                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25370085543                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25370085543                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25370085543                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25370085543                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9595482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9595482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16588140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16588140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16588140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16588140                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018934                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010952                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010952                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010952                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010952                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139642.366718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139642.366718                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139642.366718                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139642.366718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139642.366718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139642.366718                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8438                       # number of writebacks
system.cpu0.dcache.writebacks::total             8438                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108366                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108366                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108366                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73313                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73313                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73313                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73313                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9817944657                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9817944657                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9817944657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9817944657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9817944657                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9817944657                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133918.195368                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133918.195368                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133918.195368                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133918.195368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133918.195368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133918.195368                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996613                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009886595                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048451.511156                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996613                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11732861                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11732861                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11732861                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11732861                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11732861                       # number of overall hits
system.cpu1.icache.overall_hits::total       11732861                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3775966                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3775966                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3775966                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3775966                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3775966                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3775966                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11732881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11732881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11732881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11732881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11732881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11732881                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188798.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188798.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188798.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188798.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188798.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188798.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2616914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2616914                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2616914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2616914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2616914                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2616914                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201301.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201301.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201301.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201301.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201301.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201301.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50496                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170947851                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50752                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3368.297821                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.211819                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.788181                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910984                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089016                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8245314                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8245314                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6906976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6906976                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16832                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16832                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16024                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15152290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15152290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15152290                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15152290                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142596                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2912                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2912                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       145508                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        145508                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       145508                       # number of overall misses
system.cpu1.dcache.overall_misses::total       145508                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19158947726                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19158947726                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    512790258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    512790258                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19671737984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19671737984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19671737984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19671737984                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8387910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8387910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6909888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6909888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15297798                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15297798                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15297798                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15297798                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017000                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 134358.240946                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 134358.240946                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 176095.555632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 176095.555632                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135193.515023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135193.515023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135193.515023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135193.515023                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1178684                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 117868.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18728                       # number of writebacks
system.cpu1.dcache.writebacks::total            18728                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92102                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2910                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95012                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95012                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50494                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50496                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50496                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5852255756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5852255756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       334275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       334275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5852590031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5852590031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5852590031                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5852590031                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115900.022894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115900.022894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 167137.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 167137.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 115902.052262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115902.052262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 115902.052262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115902.052262                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
