# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation DRE_DMX_UT_0080
# ------------------------------------------------------------------------------------------------------------------------------------------------------
#             (0 ps) **********************************************************************************************
#             (0 ps)   Test: ADC Power Down and ADC clock signals behavior
#             (0 ps) **********************************************************************************************
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Enable Squid1 ADC clocks reports display
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(0)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(1)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(2)
# ** Note   : (0 ps) Clock report display activated: clk_sq1_adc(3)
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Check ADC Power Down at start
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Asynchronous reset activated
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Write discrete: arst_n = '0'
# ** Note   : (80000 ps) Waiting time for 80000 ps
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Asynchronous reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (80000 ps) Write discrete: arst_n = '1'
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Wait internal reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (6983892 ps) Waiting event rst = '0' for 6903892 ps
#             (6983892 ps) 
#             (6983892 ps) ==============================================================================================
#             (6983892 ps)   Send command TM_MODE column 0 to Normal for o_c0_sq1_adc_pwdn deactivation
#             (6983892 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (12484332 ps) Waiting event sync = '1' for 5500440 ps
# ** Note   : (12484332 ps) Send SPI command value 8001_56XX (TM_MODE, mode Write, data 56XX)
#             (12524332 ps) 
#             (12524332 ps) ==============================================================================================
#             (12524332 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (12524332 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (12524332 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (12524332 ps)  * sq1_adc_pwdn(0) last event 12524332 ps equal to expected value 12524332 ps
# ** Note   : (18434474 ps) Waiting event sq1_adc_pwdn(0) = '0' for 5910142 ps
#             (18434474 ps) 
#             (18434474 ps) ==============================================================================================
#             (18434474 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (18434474 ps)    and internal SQUID1 ADC clock falling edge
#             (18434474 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (18434808 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (18438975 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (18438975 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (18438975 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (18438975 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (18438975 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (18438975 ps) 
#             (18438975 ps) ==============================================================================================
#             (18438975 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (18438975 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (18438975 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (18718164 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (18718164 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (18718164 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (18718164 ps) 
#             (18718164 ps) ==============================================================================================
#             (18718164 ps)   Send command TM_MODE column 0 to Test pattern for o_c0_sq1_adc_pwdn activation
#             (18718164 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (18718164 ps) Send SPI command value 8001_5700 (TM_MODE, mode Write, data 5700)
# ** Note   : (21287000 ps) Waiting SPI command end for 2528836 ps
#             (21287000 ps) 
#             (21287000 ps) ==============================================================================================
#             (21287000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (21287000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (24951996 ps) Waiting event sync = '1' for 3664996 ps
# ** Note   : (24951996 ps) Record current time
# ** Note   : (24951996 ps) Check discrete level: PASS
# ** Note   : (24951996 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (24951996 ps) 
#             (24951996 ps) ==============================================================================================
#             (24951996 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (24951996 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (24951996 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (25218350 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (25218350 ps) Check time, record time: PASS
# ** Note   : (25218350 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (25218350 ps) Check time, record time: PASS
# ** Note   : (25218350 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (25218350 ps) 
#             (25218350 ps) ==============================================================================================
#             (25218350 ps)   Send command TM_MODE column 0 to Dump for o_c0_sq1_adc_pwdn deactivation
#             (25218350 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (25218350 ps) Send SPI command value 8001_54XX (TM_MODE, mode Write, data 54XX)
#             (25258350 ps) 
#             (25258350 ps) ==============================================================================================
#             (25258350 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (25258350 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (25258350 ps) Check discrete level: PASS
# ** Note   : (25258350 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (30902138 ps) Waiting event sq1_adc_pwdn(0) = '0' for 5643788 ps
#             (30902138 ps) 
#             (30902138 ps) ==============================================================================================
#             (30902138 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (30902138 ps)    and internal SQUID1 ADC clock falling edge
#             (30902138 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (30902472 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (30906639 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (30906639 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (30906639 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (30906639 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (30906639 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (30906639 ps) 
#             (30906639 ps) ==============================================================================================
#             (30906639 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (30906639 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (30906639 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (31185828 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (31185828 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (31185828 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (31185828 ps) 
#             (31185828 ps) ==============================================================================================
#             (31185828 ps)    Wait TM_MODE column 0 goes automatically to Idle and
#             (31185828 ps)     check o_c0_sq1_adc_pwdn remains to deactivated
#             (31185828 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (31352508 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (37419660 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (37586340 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (43653492 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (43820172 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (49887324 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (50054004 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (56121156 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (56287836 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (62354988 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (62521668 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (68588820 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (68755500 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (74822652 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (74989332 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (81056484 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (81056484 ps) Record current time
# ** Note   : (81056484 ps) Check discrete level: PASS
# ** Note   : (81056484 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (81056484 ps) 
#             (81056484 ps) ==============================================================================================
#             (81056484 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (81056484 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (81056484 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (81322838 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (81322838 ps) Check time, record time: PASS
# ** Note   : (81322838 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (81322838 ps) Check time, record time: PASS
# ** Note   : (81322838 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (81322838 ps) 
#             (81322838 ps) ==============================================================================================
#             (81322838 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (81322838 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (81322838 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (81362838 ps) 
#             (81362838 ps) ==============================================================================================
#             (81362838 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (81362838 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (81362838 ps) Check discrete level: PASS
# ** Note   : (81362838 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (87006626 ps) Waiting event sq1_adc_pwdn(0) = '0' for 5643788 ps
#             (87006626 ps) 
#             (87006626 ps) ==============================================================================================
#             (87006626 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (87006626 ps)    and internal SQUID1 ADC clock falling edge
#             (87006626 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (87006960 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (87011127 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (87011127 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (87011127 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (87011127 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (87011127 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (87011127 ps) 
#             (87011127 ps) ==============================================================================================
#             (87011127 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (87011127 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (87011127 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (87290316 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (87290316 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (87290316 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (87290316 ps) 
#             (87290316 ps) ==============================================================================================
#             (87290316 ps)   Send command SQ1_FB_MODE column 0 to Off loop for o_c0_sq1_adc_pwdn activation
#             (87290316 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (87290316 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (89867000 ps) Waiting SPI command end for 2536684 ps
#             (89867000 ps) 
#             (89867000 ps) ==============================================================================================
#             (89867000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (89867000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (93524148 ps) Waiting event sync = '1' for 3657148 ps
# ** Note   : (93524148 ps) Record current time
# ** Note   : (93524148 ps) Check discrete level: PASS
# ** Note   : (93524148 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (93524148 ps) 
#             (93524148 ps) ==============================================================================================
#             (93524148 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (93524148 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (93524148 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (93790502 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (93790502 ps) Check time, record time: PASS
# ** Note   : (93790502 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (93790502 ps) Check time, record time: PASS
# ** Note   : (93790502 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (93790502 ps) 
#             (93790502 ps) ==============================================================================================
#             (93790502 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (93790502 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (93790502 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (93830502 ps) 
#             (93830502 ps) ==============================================================================================
#             (93830502 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (93830502 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (93830502 ps) Check discrete level: PASS
# ** Note   : (93830502 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (99474290 ps) Waiting event sq1_adc_pwdn(0) = '0' for 5643788 ps
#             (99474290 ps) 
#             (99474290 ps) ==============================================================================================
#             (99474290 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (99474290 ps)    and internal SQUID1 ADC clock falling edge
#             (99474290 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (99474624 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (99478791 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (99478791 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (99478791 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (99478791 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (99478791 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (99478791 ps) 
#             (99478791 ps) ==============================================================================================
#             (99478791 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (99478791 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (99478791 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (99757980 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (99757980 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (99757980 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (99757980 ps) 
#             (99757980 ps) ==============================================================================================
#             (99757980 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (99757980 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (99757980 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (102327000 ps) Waiting SPI command end for 2529020 ps
#             (102327000 ps) 
#             (102327000 ps) ==============================================================================================
#             (102327000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (102327000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (105991812 ps) Waiting event sync = '1' for 3664812 ps
# ** Note   : (105991812 ps) Record current time
# ** Note   : (105991812 ps) Check discrete level: PASS
# ** Note   : (105991812 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (105991812 ps) 
#             (105991812 ps) ==============================================================================================
#             (105991812 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (105991812 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (105991812 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (106258166 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (106258166 ps) Check time, record time: PASS
# ** Note   : (106258166 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (106258166 ps) Check time, record time: PASS
# ** Note   : (106258166 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (106258166 ps) 
#             (106258166 ps) ==============================================================================================
#             (106258166 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (106258166 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (106258166 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (106298166 ps) 
#             (106298166 ps) ==============================================================================================
#             (106298166 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (106298166 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (106298166 ps) Check discrete level: PASS
# ** Note   : (106298166 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (111941954 ps) Waiting event sq1_adc_pwdn(0) = '0' for 5643788 ps
#             (111941954 ps) 
#             (111941954 ps) ==============================================================================================
#             (111941954 ps)   Check indirectly timing between o_c0_clk_sq1_adc rising edge
#             (111941954 ps)    and internal SQUID1 ADC clock falling edge
#             (111941954 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (111942288 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (111946455 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (111946455 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (111946455 ps)  * sq1_adc_pwdn(0) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (111946455 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (111946455 ps)  * sq1_adc_pwdn(0) last event 4501 ps strictly less than expected value 4560 ps
#             (111946455 ps) 
#             (111946455 ps) ==============================================================================================
#             (111946455 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (111946455 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (111946455 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (112225644 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (112225644 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (112225644 ps)  * sq1_adc_pwdn(0) last event 283690 ps greater than or equal to expected value 183348 ps
#             (112225644 ps) 
#             (112225644 ps) ==============================================================================================
#             (112225644 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (112225644 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (112225644 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (114787000 ps) Waiting SPI command end for 2521356 ps
#             (114787000 ps) 
#             (114787000 ps) ==============================================================================================
#             (114787000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (114787000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (118459476 ps) Waiting event sync = '1' for 3672476 ps
# ** Note   : (118459476 ps) Record current time
# ** Note   : (118459476 ps) Check discrete level: PASS
# ** Note   : (118459476 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (118459476 ps) 
#             (118459476 ps) ==============================================================================================
#             (118459476 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (118459476 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (118459476 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (118725830 ps) Waiting event sq1_adc_pwdn(0) = '1' for 266354 ps
# ** Note   : (118725830 ps) Check time, record time: PASS
# ** Note   : (118725830 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (118725830 ps) Check time, record time: PASS
# ** Note   : (118725830 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (118725830 ps) 
#             (118725830 ps) ==============================================================================================
#             (118725830 ps)   Send command TM_MODE column 1 to Normal for o_c1_sq1_adc_pwdn deactivation
#             (118725830 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (118725830 ps) Send SPI command value 8001_59XX (TM_MODE, mode Write, data 59XX)
#             (118765830 ps) 
#             (118765830 ps) ==============================================================================================
#             (118765830 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (118765830 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (118765830 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (118765830 ps)  * sq1_adc_pwdn(1) last event 118765830 ps equal to expected value 118765830 ps
# ** Note   : (124409618 ps) Waiting event sq1_adc_pwdn(1) = '0' for 5643788 ps
#             (124409618 ps) 
#             (124409618 ps) ==============================================================================================
#             (124409618 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (124409618 ps)    and internal SQUID1 ADC clock falling edge
#             (124409618 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124409952 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (124414119 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (124414119 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (124414119 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (124414119 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (124414119 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (124414119 ps) 
#             (124414119 ps) ==============================================================================================
#             (124414119 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (124414119 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (124414119 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124693308 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (124693308 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (124693308 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (124693308 ps) 
#             (124693308 ps) ==============================================================================================
#             (124693308 ps)   Send command TM_MODE column 1 to Test pattern for o_c1_sq1_adc_pwdn activation
#             (124693308 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (124693308 ps) Send SPI command value 8001_5D00 (TM_MODE, mode Write, data 5D00)
# ** Note   : (127267000 ps) Waiting SPI command end for 2533692 ps
#             (127267000 ps) 
#             (127267000 ps) ==============================================================================================
#             (127267000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (127267000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (130927140 ps) Waiting event sync = '1' for 3660140 ps
# ** Note   : (130927140 ps) Record current time
# ** Note   : (130927140 ps) Check discrete level: PASS
# ** Note   : (130927140 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (130927140 ps) 
#             (130927140 ps) ==============================================================================================
#             (130927140 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (130927140 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (130927140 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (131193494 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (131193494 ps) Check time, record time: PASS
# ** Note   : (131193494 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (131193494 ps) Check time, record time: PASS
# ** Note   : (131193494 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (131193494 ps) 
#             (131193494 ps) ==============================================================================================
#             (131193494 ps)   Send command TM_MODE column 1 to Dump for o_c1_sq1_adc_pwdn deactivation
#             (131193494 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (131193494 ps) Send SPI command value 8001_51XX (TM_MODE, mode Write, data 51XX)
#             (131233494 ps) 
#             (131233494 ps) ==============================================================================================
#             (131233494 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (131233494 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (131233494 ps) Check discrete level: PASS
# ** Note   : (131233494 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (136877282 ps) Waiting event sq1_adc_pwdn(1) = '0' for 5643788 ps
#             (136877282 ps) 
#             (136877282 ps) ==============================================================================================
#             (136877282 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (136877282 ps)    and internal SQUID1 ADC clock falling edge
#             (136877282 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (136877616 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (136881783 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (136881783 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (136881783 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (136881783 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (136881783 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (136881783 ps) 
#             (136881783 ps) ==============================================================================================
#             (136881783 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (136881783 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (136881783 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (137160972 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (137160972 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (137160972 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (137160972 ps) 
#             (137160972 ps) ==============================================================================================
#             (137160972 ps)    Wait TM_MODE column 1 goes automatically to Idle and
#             (137160972 ps)     check o_c1_sq1_adc_pwdn remains to deactivated
#             (137160972 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (137327652 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (143394804 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (143561484 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (149628636 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (149795316 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (155862468 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (156029148 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (162096300 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (162262980 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (168330132 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (168496812 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (174563964 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (174730644 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (180797796 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (180964476 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (187031628 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (187031628 ps) Record current time
# ** Note   : (187031628 ps) Check discrete level: PASS
# ** Note   : (187031628 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (187031628 ps) 
#             (187031628 ps) ==============================================================================================
#             (187031628 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (187031628 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (187031628 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (187297982 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (187297982 ps) Check time, record time: PASS
# ** Note   : (187297982 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (187297982 ps) Check time, record time: PASS
# ** Note   : (187297982 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (187297982 ps) 
#             (187297982 ps) ==============================================================================================
#             (187297982 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (187297982 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (187297982 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (187337982 ps) 
#             (187337982 ps) ==============================================================================================
#             (187337982 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (187337982 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (187337982 ps) Check discrete level: PASS
# ** Note   : (187337982 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (192981770 ps) Waiting event sq1_adc_pwdn(1) = '0' for 5643788 ps
#             (192981770 ps) 
#             (192981770 ps) ==============================================================================================
#             (192981770 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (192981770 ps)    and internal SQUID1 ADC clock falling edge
#             (192981770 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (192982104 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (192986271 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (192986271 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (192986271 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (192986271 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (192986271 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (192986271 ps) 
#             (192986271 ps) ==============================================================================================
#             (192986271 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (192986271 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (192986271 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (193265460 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (193265460 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (193265460 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (193265460 ps) 
#             (193265460 ps) ==============================================================================================
#             (193265460 ps)   Send command SQ1_FB_MODE column 1 to Off loop for o_c1_sq1_adc_pwdn activation
#             (193265460 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (193265460 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (195827000 ps) Waiting SPI command end for 2521540 ps
#             (195827000 ps) 
#             (195827000 ps) ==============================================================================================
#             (195827000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (195827000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199499292 ps) Waiting event sync = '1' for 3672292 ps
# ** Note   : (199499292 ps) Record current time
# ** Note   : (199499292 ps) Check discrete level: PASS
# ** Note   : (199499292 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (199499292 ps) 
#             (199499292 ps) ==============================================================================================
#             (199499292 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (199499292 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (199499292 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199765646 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (199765646 ps) Check time, record time: PASS
# ** Note   : (199765646 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (199765646 ps) Check time, record time: PASS
# ** Note   : (199765646 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (199765646 ps) 
#             (199765646 ps) ==============================================================================================
#             (199765646 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (199765646 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199765646 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (199805646 ps) 
#             (199805646 ps) ==============================================================================================
#             (199805646 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (199805646 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (199805646 ps) Check discrete level: PASS
# ** Note   : (199805646 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (205449434 ps) Waiting event sq1_adc_pwdn(1) = '0' for 5643788 ps
#             (205449434 ps) 
#             (205449434 ps) ==============================================================================================
#             (205449434 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (205449434 ps)    and internal SQUID1 ADC clock falling edge
#             (205449434 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (205449768 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (205453935 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (205453935 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (205453935 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (205453935 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (205453935 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (205453935 ps) 
#             (205453935 ps) ==============================================================================================
#             (205453935 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (205453935 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (205453935 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (205733124 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (205733124 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (205733124 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (205733124 ps) 
#             (205733124 ps) ==============================================================================================
#             (205733124 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (205733124 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (205733124 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (208307000 ps) Waiting SPI command end for 2533876 ps
#             (208307000 ps) 
#             (208307000 ps) ==============================================================================================
#             (208307000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (208307000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (211966956 ps) Waiting event sync = '1' for 3659956 ps
# ** Note   : (211966956 ps) Record current time
# ** Note   : (211966956 ps) Check discrete level: PASS
# ** Note   : (211966956 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (211966956 ps) 
#             (211966956 ps) ==============================================================================================
#             (211966956 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (211966956 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (211966956 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (212233310 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (212233310 ps) Check time, record time: PASS
# ** Note   : (212233310 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (212233310 ps) Check time, record time: PASS
# ** Note   : (212233310 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (212233310 ps) 
#             (212233310 ps) ==============================================================================================
#             (212233310 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (212233310 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (212233310 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (212273310 ps) 
#             (212273310 ps) ==============================================================================================
#             (212273310 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (212273310 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (212273310 ps) Check discrete level: PASS
# ** Note   : (212273310 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (217917098 ps) Waiting event sq1_adc_pwdn(1) = '0' for 5643788 ps
#             (217917098 ps) 
#             (217917098 ps) ==============================================================================================
#             (217917098 ps)   Check indirectly timing between o_c1_clk_sq1_adc rising edge
#             (217917098 ps)    and internal SQUID1 ADC clock falling edge
#             (217917098 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (217917432 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (217921599 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (217921599 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (217921599 ps)  * sq1_adc_pwdn(1) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (217921599 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (217921599 ps)  * sq1_adc_pwdn(1) last event 4501 ps strictly less than expected value 4560 ps
#             (217921599 ps) 
#             (217921599 ps) ==============================================================================================
#             (217921599 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (217921599 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (217921599 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (218200788 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (218200788 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (218200788 ps)  * sq1_adc_pwdn(1) last event 283690 ps greater than or equal to expected value 183348 ps
#             (218200788 ps) 
#             (218200788 ps) ==============================================================================================
#             (218200788 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (218200788 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (218200788 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (220767000 ps) Waiting SPI command end for 2526212 ps
#             (220767000 ps) 
#             (220767000 ps) ==============================================================================================
#             (220767000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (220767000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (224434620 ps) Waiting event sync = '1' for 3667620 ps
# ** Note   : (224434620 ps) Record current time
# ** Note   : (224434620 ps) Check discrete level: PASS
# ** Note   : (224434620 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (224434620 ps) 
#             (224434620 ps) ==============================================================================================
#             (224434620 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (224434620 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (224434620 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (224700974 ps) Waiting event sq1_adc_pwdn(1) = '1' for 266354 ps
# ** Note   : (224700974 ps) Check time, record time: PASS
# ** Note   : (224700974 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (224700974 ps) Check time, record time: PASS
# ** Note   : (224700974 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (224700974 ps) 
#             (224700974 ps) ==============================================================================================
#             (224700974 ps)   Send command TM_MODE column 2 to Normal for o_c2_sq1_adc_pwdn deactivation
#             (224700974 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (224700974 ps) Send SPI command value 8001_65XX (TM_MODE, mode Write, data 65XX)
#             (224740974 ps) 
#             (224740974 ps) ==============================================================================================
#             (224740974 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (224740974 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (224740974 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (224740974 ps)  * sq1_adc_pwdn(2) last event 224740974 ps equal to expected value 224740974 ps
# ** Note   : (230384762 ps) Waiting event sq1_adc_pwdn(2) = '0' for 5643788 ps
#             (230384762 ps) 
#             (230384762 ps) ==============================================================================================
#             (230384762 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (230384762 ps)    and internal SQUID1 ADC clock falling edge
#             (230384762 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (230385096 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (230389263 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (230389263 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (230389263 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (230389263 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (230389263 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (230389263 ps) 
#             (230389263 ps) ==============================================================================================
#             (230389263 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (230389263 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (230389263 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (230668452 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (230668452 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (230668452 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (230668452 ps) 
#             (230668452 ps) ==============================================================================================
#             (230668452 ps)   Send command TM_MODE column 2 to Test pattern for o_c2_sq1_adc_pwdn activation
#             (230668452 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (230668452 ps) Send SPI command value 8001_7500 (TM_MODE, mode Write, data 7500)
# ** Note   : (233247000 ps) Waiting SPI command end for 2538548 ps
#             (233247000 ps) 
#             (233247000 ps) ==============================================================================================
#             (233247000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (233247000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (236902284 ps) Waiting event sync = '1' for 3655284 ps
# ** Note   : (236902284 ps) Record current time
# ** Note   : (236902284 ps) Check discrete level: PASS
# ** Note   : (236902284 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (236902284 ps) 
#             (236902284 ps) ==============================================================================================
#             (236902284 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (236902284 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (236902284 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (237168638 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (237168638 ps) Check time, record time: PASS
# ** Note   : (237168638 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (237168638 ps) Check time, record time: PASS
# ** Note   : (237168638 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (237168638 ps) 
#             (237168638 ps) ==============================================================================================
#             (237168638 ps)   Send command TM_MODE column 2 to Dump for o_c2_sq1_adc_pwdn deactivation
#             (237168638 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (237168638 ps) Send SPI command value 8001_45XX (TM_MODE, mode Write, data 45XX)
#             (237208638 ps) 
#             (237208638 ps) ==============================================================================================
#             (237208638 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (237208638 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (237208638 ps) Check discrete level: PASS
# ** Note   : (237208638 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (242852426 ps) Waiting event sq1_adc_pwdn(2) = '0' for 5643788 ps
#             (242852426 ps) 
#             (242852426 ps) ==============================================================================================
#             (242852426 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (242852426 ps)    and internal SQUID1 ADC clock falling edge
#             (242852426 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (242852760 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (242856927 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (242856927 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (242856927 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (242856927 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (242856927 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (242856927 ps) 
#             (242856927 ps) ==============================================================================================
#             (242856927 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (242856927 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (242856927 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (243136116 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (243136116 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (243136116 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (243136116 ps) 
#             (243136116 ps) ==============================================================================================
#             (243136116 ps)    Wait TM_MODE column 2 goes automatically to Idle and
#             (243136116 ps)     check o_c2_sq1_adc_pwdn remains to deactivated
#             (243136116 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (243302796 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (249369948 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (249536628 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (255603780 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (255770460 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (261837612 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (262004292 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (268071444 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (268238124 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (274305276 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (274471956 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (280539108 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (280705788 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (286772940 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (286939620 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (293006772 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (293006772 ps) Record current time
# ** Note   : (293006772 ps) Check discrete level: PASS
# ** Note   : (293006772 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (293006772 ps) 
#             (293006772 ps) ==============================================================================================
#             (293006772 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (293006772 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (293006772 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (293273126 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (293273126 ps) Check time, record time: PASS
# ** Note   : (293273126 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (293273126 ps) Check time, record time: PASS
# ** Note   : (293273126 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (293273126 ps) 
#             (293273126 ps) ==============================================================================================
#             (293273126 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (293273126 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (293273126 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (293313126 ps) 
#             (293313126 ps) ==============================================================================================
#             (293313126 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (293313126 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (293313126 ps) Check discrete level: PASS
# ** Note   : (293313126 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (298956914 ps) Waiting event sq1_adc_pwdn(2) = '0' for 5643788 ps
#             (298956914 ps) 
#             (298956914 ps) ==============================================================================================
#             (298956914 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (298956914 ps)    and internal SQUID1 ADC clock falling edge
#             (298956914 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (298957248 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (298961415 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (298961415 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (298961415 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (298961415 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (298961415 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (298961415 ps) 
#             (298961415 ps) ==============================================================================================
#             (298961415 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (298961415 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (298961415 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299240604 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (299240604 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (299240604 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (299240604 ps) 
#             (299240604 ps) ==============================================================================================
#             (299240604 ps)   Send command SQ1_FB_MODE column 2 to Off loop for o_c2_sq1_adc_pwdn activation
#             (299240604 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299240604 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (301807000 ps) Waiting SPI command end for 2526396 ps
#             (301807000 ps) 
#             (301807000 ps) ==============================================================================================
#             (301807000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (301807000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (305474436 ps) Waiting event sync = '1' for 3667436 ps
# ** Note   : (305474436 ps) Record current time
# ** Note   : (305474436 ps) Check discrete level: PASS
# ** Note   : (305474436 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (305474436 ps) 
#             (305474436 ps) ==============================================================================================
#             (305474436 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (305474436 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (305474436 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (305740790 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (305740790 ps) Check time, record time: PASS
# ** Note   : (305740790 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (305740790 ps) Check time, record time: PASS
# ** Note   : (305740790 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (305740790 ps) 
#             (305740790 ps) ==============================================================================================
#             (305740790 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (305740790 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (305740790 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (305780790 ps) 
#             (305780790 ps) ==============================================================================================
#             (305780790 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (305780790 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (305780790 ps) Check discrete level: PASS
# ** Note   : (305780790 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (311424578 ps) Waiting event sq1_adc_pwdn(2) = '0' for 5643788 ps
#             (311424578 ps) 
#             (311424578 ps) ==============================================================================================
#             (311424578 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (311424578 ps)    and internal SQUID1 ADC clock falling edge
#             (311424578 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311424912 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (311429079 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (311429079 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (311429079 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (311429079 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (311429079 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (311429079 ps) 
#             (311429079 ps) ==============================================================================================
#             (311429079 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (311429079 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (311429079 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311708268 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (311708268 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (311708268 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (311708268 ps) 
#             (311708268 ps) ==============================================================================================
#             (311708268 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (311708268 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (311708268 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (314287000 ps) Waiting SPI command end for 2538732 ps
#             (314287000 ps) 
#             (314287000 ps) ==============================================================================================
#             (314287000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (314287000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (317942100 ps) Waiting event sync = '1' for 3655100 ps
# ** Note   : (317942100 ps) Record current time
# ** Note   : (317942100 ps) Check discrete level: PASS
# ** Note   : (317942100 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (317942100 ps) 
#             (317942100 ps) ==============================================================================================
#             (317942100 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (317942100 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (317942100 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (318208454 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (318208454 ps) Check time, record time: PASS
# ** Note   : (318208454 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (318208454 ps) Check time, record time: PASS
# ** Note   : (318208454 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (318208454 ps) 
#             (318208454 ps) ==============================================================================================
#             (318208454 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (318208454 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (318208454 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (318248454 ps) 
#             (318248454 ps) ==============================================================================================
#             (318248454 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (318248454 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (318248454 ps) Check discrete level: PASS
# ** Note   : (318248454 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (323892242 ps) Waiting event sq1_adc_pwdn(2) = '0' for 5643788 ps
#             (323892242 ps) 
#             (323892242 ps) ==============================================================================================
#             (323892242 ps)   Check indirectly timing between o_c2_clk_sq1_adc rising edge
#             (323892242 ps)    and internal SQUID1 ADC clock falling edge
#             (323892242 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (323892576 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (323896743 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (323896743 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (323896743 ps)  * sq1_adc_pwdn(2) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (323896743 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (323896743 ps)  * sq1_adc_pwdn(2) last event 4501 ps strictly less than expected value 4560 ps
#             (323896743 ps) 
#             (323896743 ps) ==============================================================================================
#             (323896743 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (323896743 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (323896743 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (324175932 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (324175932 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (324175932 ps)  * sq1_adc_pwdn(2) last event 283690 ps greater than or equal to expected value 183348 ps
#             (324175932 ps) 
#             (324175932 ps) ==============================================================================================
#             (324175932 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (324175932 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (324175932 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (326747000 ps) Waiting SPI command end for 2531068 ps
#             (326747000 ps) 
#             (326747000 ps) ==============================================================================================
#             (326747000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (326747000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (330409764 ps) Waiting event sync = '1' for 3662764 ps
# ** Note   : (330409764 ps) Record current time
# ** Note   : (330409764 ps) Check discrete level: PASS
# ** Note   : (330409764 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (330409764 ps) 
#             (330409764 ps) ==============================================================================================
#             (330409764 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (330409764 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (330409764 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (330676118 ps) Waiting event sq1_adc_pwdn(2) = '1' for 266354 ps
# ** Note   : (330676118 ps) Check time, record time: PASS
# ** Note   : (330676118 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (330676118 ps) Check time, record time: PASS
# ** Note   : (330676118 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (330676118 ps) 
#             (330676118 ps) ==============================================================================================
#             (330676118 ps)   Send command TM_MODE column 3 to Normal for o_c3_sq1_adc_pwdn deactivation
#             (330676118 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (330676118 ps) Send SPI command value 8001_95XX (TM_MODE, mode Write, data 95XX)
#             (330716118 ps) 
#             (330716118 ps) ==============================================================================================
#             (330716118 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (330716118 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (330716118 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (330716118 ps)  * sq1_adc_pwdn(3) last event 330716118 ps equal to expected value 330716118 ps
# ** Note   : (336359906 ps) Waiting event sq1_adc_pwdn(3) = '0' for 5643788 ps
#             (336359906 ps) 
#             (336359906 ps) ==============================================================================================
#             (336359906 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (336359906 ps)    and internal SQUID1 ADC clock falling edge
#             (336359906 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336360240 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (336364407 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (336364407 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (336364407 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (336364407 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (336364407 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (336364407 ps) 
#             (336364407 ps) ==============================================================================================
#             (336364407 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (336364407 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (336364407 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336643596 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (336643596 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (336643596 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (336643596 ps) 
#             (336643596 ps) ==============================================================================================
#             (336643596 ps)   Send command TM_MODE column 3 to Test pattern for o_c3_sq1_adc_pwdn activation
#             (336643596 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (336643596 ps) Send SPI command value 8001_D500 (TM_MODE, mode Write, data D500)
# ** Note   : (339207000 ps) Waiting SPI command end for 2523404 ps
#             (339207000 ps) 
#             (339207000 ps) ==============================================================================================
#             (339207000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (339207000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (342877428 ps) Waiting event sync = '1' for 3670428 ps
# ** Note   : (342877428 ps) Record current time
# ** Note   : (342877428 ps) Check discrete level: PASS
# ** Note   : (342877428 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (342877428 ps) 
#             (342877428 ps) ==============================================================================================
#             (342877428 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (342877428 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (342877428 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (343143782 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (343143782 ps) Check time, record time: PASS
# ** Note   : (343143782 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (343143782 ps) Check time, record time: PASS
# ** Note   : (343143782 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (343143782 ps) 
#             (343143782 ps) ==============================================================================================
#             (343143782 ps)   Send command TM_MODE column 3 to Dump for o_c3_sq1_adc_pwdn deactivation
#             (343143782 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (343143782 ps) Send SPI command value 8001_15XX (TM_MODE, mode Write, data 15XX)
#             (343183782 ps) 
#             (343183782 ps) ==============================================================================================
#             (343183782 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (343183782 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (343183782 ps) Check discrete level: PASS
# ** Note   : (343183782 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (348827570 ps) Waiting event sq1_adc_pwdn(3) = '0' for 5643788 ps
#             (348827570 ps) 
#             (348827570 ps) ==============================================================================================
#             (348827570 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (348827570 ps)    and internal SQUID1 ADC clock falling edge
#             (348827570 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (348827904 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (348832071 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (348832071 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (348832071 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (348832071 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (348832071 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (348832071 ps) 
#             (348832071 ps) ==============================================================================================
#             (348832071 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (348832071 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (348832071 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (349111260 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (349111260 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (349111260 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (349111260 ps) 
#             (349111260 ps) ==============================================================================================
#             (349111260 ps)    Wait TM_MODE column 3 goes automatically to Idle and
#             (349111260 ps)     check o_c3_sq1_adc_pwdn remains to deactivated
#             (349111260 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (349277940 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (355345092 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (355511772 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (361578924 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (361745604 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (367812756 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (367979436 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (374046588 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (374213268 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (380280420 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (380447100 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (386514252 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (386680932 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (392748084 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (392914764 ps) Waiting event sync = '0' for 166680 ps
# ** Note   : (398981916 ps) Waiting event sync = '1' for 6067152 ps
# ** Note   : (398981916 ps) Record current time
# ** Note   : (398981916 ps) Check discrete level: PASS
# ** Note   : (398981916 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (398981916 ps) 
#             (398981916 ps) ==============================================================================================
#             (398981916 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (398981916 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (398981916 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (399248270 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (399248270 ps) Check time, record time: PASS
# ** Note   : (399248270 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (399248270 ps) Check time, record time: PASS
# ** Note   : (399248270 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (399248270 ps) 
#             (399248270 ps) ==============================================================================================
#             (399248270 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (399248270 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (399248270 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (399288270 ps) 
#             (399288270 ps) ==============================================================================================
#             (399288270 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (399288270 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (399288270 ps) Check discrete level: PASS
# ** Note   : (399288270 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (404932058 ps) Waiting event sq1_adc_pwdn(3) = '0' for 5643788 ps
#             (404932058 ps) 
#             (404932058 ps) ==============================================================================================
#             (404932058 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (404932058 ps)    and internal SQUID1 ADC clock falling edge
#             (404932058 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (404932392 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (404936559 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (404936559 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (404936559 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (404936559 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (404936559 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (404936559 ps) 
#             (404936559 ps) ==============================================================================================
#             (404936559 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (404936559 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (404936559 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (405215748 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (405215748 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (405215748 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (405215748 ps) 
#             (405215748 ps) ==============================================================================================
#             (405215748 ps)   Send command SQ1_FB_MODE column 3 to Off loop for o_c3_sq1_adc_pwdn activation
#             (405215748 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (405215748 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (407787000 ps) Waiting SPI command end for 2531252 ps
#             (407787000 ps) 
#             (407787000 ps) ==============================================================================================
#             (407787000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (407787000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (411449580 ps) Waiting event sync = '1' for 3662580 ps
# ** Note   : (411449580 ps) Record current time
# ** Note   : (411449580 ps) Check discrete level: PASS
# ** Note   : (411449580 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (411449580 ps) 
#             (411449580 ps) ==============================================================================================
#             (411449580 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (411449580 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (411449580 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (411715934 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (411715934 ps) Check time, record time: PASS
# ** Note   : (411715934 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (411715934 ps) Check time, record time: PASS
# ** Note   : (411715934 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (411715934 ps) 
#             (411715934 ps) ==============================================================================================
#             (411715934 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (411715934 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (411715934 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (411755934 ps) 
#             (411755934 ps) ==============================================================================================
#             (411755934 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (411755934 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (411755934 ps) Check discrete level: PASS
# ** Note   : (411755934 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (417399722 ps) Waiting event sq1_adc_pwdn(3) = '0' for 5643788 ps
#             (417399722 ps) 
#             (417399722 ps) ==============================================================================================
#             (417399722 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (417399722 ps)    and internal SQUID1 ADC clock falling edge
#             (417399722 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (417400056 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (417404223 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (417404223 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (417404223 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (417404223 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (417404223 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (417404223 ps) 
#             (417404223 ps) ==============================================================================================
#             (417404223 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (417404223 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (417404223 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (417683412 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (417683412 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (417683412 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (417683412 ps) 
#             (417683412 ps) ==============================================================================================
#             (417683412 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (417683412 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (417683412 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (420247000 ps) Waiting SPI command end for 2523588 ps
#             (420247000 ps) 
#             (420247000 ps) ==============================================================================================
#             (420247000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (420247000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (423917244 ps) Waiting event sync = '1' for 3670244 ps
# ** Note   : (423917244 ps) Record current time
# ** Note   : (423917244 ps) Check discrete level: PASS
# ** Note   : (423917244 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (423917244 ps) 
#             (423917244 ps) ==============================================================================================
#             (423917244 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (423917244 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (423917244 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424183598 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (424183598 ps) Check time, record time: PASS
# ** Note   : (424183598 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (424183598 ps) Check time, record time: PASS
# ** Note   : (424183598 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (424183598 ps) 
#             (424183598 ps) ==============================================================================================
#             (424183598 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (424183598 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424183598 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (424223598 ps) 
#             (424223598 ps) ==============================================================================================
#             (424223598 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (424223598 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (424223598 ps) Check discrete level: PASS
# ** Note   : (424223598 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (429867386 ps) Waiting event sq1_adc_pwdn(3) = '0' for 5643788 ps
#             (429867386 ps) 
#             (429867386 ps) ==============================================================================================
#             (429867386 ps)   Check indirectly timing between o_c3_clk_sq1_adc rising edge
#             (429867386 ps)    and internal SQUID1 ADC clock falling edge
#             (429867386 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (429867720 ps) Waiting event clk_sq1_adc_acq = '1' for 334 ps
# ** Note   : (429871887 ps) Waiting event clk_sq1_adc_acq = '0' for 4167 ps
# ** Note   : (429871887 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (429871887 ps)  * sq1_adc_pwdn(3) last event 4501 ps greater than or equal to expected value 4400 ps
# ** Note   : (429871887 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (429871887 ps)  * sq1_adc_pwdn(3) last event 4501 ps strictly less than expected value 4560 ps
#             (429871887 ps) 
#             (429871887 ps) ==============================================================================================
#             (429871887 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (429871887 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (429871887 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (430151076 ps) Waiting event sync = '1' for 279189 ps
# ** Note   : (430151076 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (430151076 ps)  * sq1_adc_pwdn(3) last event 283690 ps greater than or equal to expected value 183348 ps
#             (430151076 ps) 
#             (430151076 ps) ==============================================================================================
#             (430151076 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (430151076 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (430151076 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (432727000 ps) Waiting SPI command end for 2535924 ps
#             (432727000 ps) 
#             (432727000 ps) ==============================================================================================
#             (432727000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (432727000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436384908 ps) Waiting event sync = '1' for 3657908 ps
# ** Note   : (436384908 ps) Record current time
# ** Note   : (436384908 ps) Check discrete level: PASS
# ** Note   : (436384908 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (436384908 ps) 
#             (436384908 ps) ==============================================================================================
#             (436384908 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (436384908 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (436384908 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436651262 ps) Waiting event sq1_adc_pwdn(3) = '1' for 266354 ps
# ** Note   : (436651262 ps) Check time, record time: PASS
# ** Note   : (436651262 ps)  * record time 266354 ps strictly less than expected value 366696 ps
# ** Note   : (436651262 ps) Check time, record time: PASS
# ** Note   : (436651262 ps)  * record time 266354 ps strictly greater than expected value 183348 ps
#             (436651262 ps) 
#             (436651262 ps) ==============================================================================================
#             (436651262 ps)   Check no events are appeared on the others channels
#             (436651262 ps)    (time checking multiple of 11 * c_MUX_FACT * c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (436651262 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (436651262 ps) Check discrete level: PASS
# ** Note   : (436651262 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (436651262 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (436651262 ps)  * sq1_adc_pwdn(0) last event 317925432 ps greater than or equal to expected value 205716456 ps
# ** Note   : (436651262 ps) Check discrete level: PASS
# ** Note   : (436651262 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (436651262 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (436651262 ps)  * sq1_adc_pwdn(1) last event 211950288 ps greater than or equal to expected value 137144304 ps
# ** Note   : (436651262 ps) Check discrete level: PASS
# ** Note   : (436651262 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (436651262 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (436651262 ps)  * sq1_adc_pwdn(2) last event 105975144 ps greater than or equal to expected value 68572152 ps
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c0_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c1_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c2_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c3_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4167 ps
# Error number of low  level clock period timing :            0, expected timing: 4167 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '1'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Error simulation time         : '0'
# Error check discrete level    : '0'
# Error check command return    : '0'
# Error check time              : '0'
# Error check clocks parameters : '0'
# Error check science packets   : '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation time               : 440000000 ps
# Simulation status             : PASS
# ------------------------------------------------------------------------------------------------------------------------------------------------------
