<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvf1517-3-e</Part>
        <TopModelName>lenet_predict</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1239580</Best-caseLatency>
            <Average-caseLatency>1239580</Average-caseLatency>
            <Worst-caseLatency>1239580</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.396 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.396 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.396 ms</Worst-caseRealTimeLatency>
            <Interval-min>1239581</Interval-min>
            <Interval-max>1239581</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_76_1>
                <Slack>7.30</Slack>
                <TripCount>120</TripCount>
                <Latency>193200</Latency>
                <AbsoluteTimeLatency>1932000</AbsoluteTimeLatency>
                <IterationLatency>1610</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_76_1>
            <VITIS_LOOP_76_1>
                <Slack>7.30</Slack>
                <TripCount>84</TripCount>
                <Latency>41160</Latency>
                <AbsoluteTimeLatency>411600</AbsoluteTimeLatency>
                <IterationLatency>490</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_76_1>
            <VITIS_LOOP_76_1>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <Latency>3460</Latency>
                <AbsoluteTimeLatency>34600</AbsoluteTimeLatency>
                <IterationLatency>346</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_76_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>12</DSP>
            <FF>12123</FF>
            <LUT>15754</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lenet_predict</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_fu_336</InstName>
                    <ModuleName>conv2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167</InstName>
                            <ModuleName>conv2d_Pipeline_VITIS_LOOP_38_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>167</ID>
                            <BindInstances>add_ln38_2_fu_506_p2 empty_46_fu_666_p2 tmp1_fu_524_p2 empty_47_fu_552_p2 add_ln41_1_fu_715_p2 add_ln42_fu_734_p2 add_ln41_2_fu_750_p2 add_ln42_1_fu_765_p2 add_ln41_3_fu_780_p2 add_ln42_2_fu_810_p2 add_ln41_4_fu_795_p2 add_ln42_3_fu_825_p2 empty_49_fu_885_p2 empty_50_fu_587_p2 empty_51_fu_851_p2 add_ln41_fu_923_p2 add_ln42_4_fu_950_p2 add_ln41_8_fu_966_p2 add_ln42_5_fu_989_p2 add_ln41_9_fu_1004_p2 add_ln42_6_fu_1042_p2 add_ln41_10_fu_1019_p2 add_ln42_7_fu_1057_p2 add_ln38_fu_605_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182</InstName>
                            <ModuleName>conv2d_Pipeline_VITIS_LOOP_38_45</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <BindInstances>add_ln38_fu_512_p2 empty_40_fu_682_p2 tmp6_fu_539_p2 empty_41_fu_568_p2 add_ln41_fu_731_p2 add_ln42_fu_750_p2 add_ln41_1_fu_766_p2 add_ln42_1_fu_781_p2 add_ln41_2_fu_796_p2 add_ln42_2_fu_826_p2 add_ln41_3_fu_811_p2 add_ln42_3_fu_841_p2 empty_43_fu_901_p2 empty_44_fu_603_p2 empty_45_fu_867_p2 add_ln41_4_fu_939_p2 add_ln42_4_fu_966_p2 add_ln41_5_fu_982_p2 add_ln42_5_fu_1005_p2 add_ln41_6_fu_1020_p2 add_ln42_6_fu_1058_p2 add_ln41_7_fu_1035_p2 add_ln42_7_fu_1073_p2 add_ln38_1_fu_621_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_11ns_13_1_1_U27 empty_71_fu_271_p2 empty_72_fu_281_p2 add_ln32_fu_293_p2 add_ln32_3_fu_327_p2 mul_3ns_6ns_8_1_1_U28 mul_3ns_11ns_13_1_1_U29 add_ln32_2_fu_378_p2 add_ln33_fu_413_p2 p_mid14_fu_461_p2 p_mid16_fu_471_p2 add_ln47_fu_611_p2 add_ln47_2_fu_624_p2 add_ln34_fu_494_p2 add_ln33_2_fu_500_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_348</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>348</ID>
                    <BindInstances>empty_fu_145_p2 add_ln58_1_fu_157_p2 add_ln58_fu_180_p2 p_mid1_fu_210_p2 add_ln64_fu_236_p2 add_ln59_fu_247_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_1_fu_354</InstName>
                    <ModuleName>conv2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>354</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161</InstName>
                            <ModuleName>conv2d_1_Pipeline_VITIS_LOOP_38_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln38_1_fu_358_p2 empty_64_fu_415_p2 empty_65_fu_420_p2 add_ln41_1_fu_616_p2 add_ln41_2_fu_626_p2 add_ln41_3_fu_636_p2 empty_69_fu_519_p2 empty_fu_540_p2 add_ln41_5_fu_660_p2 add_ln41_6_fu_670_p2 add_ln41_7_fu_680_p2 add_ln38_fu_600_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176</InstName>
                            <ModuleName>conv2d_1_Pipeline_VITIS_LOOP_38_44</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>add_ln38_fu_358_p2 empty_55_fu_415_p2 empty_56_fu_420_p2 add_ln41_9_fu_485_p2 add_ln41_10_fu_616_p2 add_ln41_fu_626_p2 add_ln41_11_fu_636_p2 empty_60_fu_519_p2 empty_fu_540_p2 add_ln41_13_fu_650_p2 add_ln41_14_fu_660_p2 add_ln41_15_fu_670_p2 add_ln41_16_fu_680_p2 add_ln38_2_fu_600_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_5ns_8ns_11_1_1_U64 add_ln32_fu_282_p2 add_ln32_1_fu_316_p2 mul_5ns_6ns_9_1_1_U65 mul_5ns_8ns_11_1_1_U66 p_mid216_fu_359_p2 add_ln33_fu_386_p2 add_ln47_fu_571_p2 add_ln47_1_fu_584_p2 add_ln34_fu_454_p2 add_ln33_1_fu_460_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21_fu_363</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>363</ID>
                    <BindInstances>add_ln58_fu_126_p2 add_ln58_1_fu_152_p2 add_ln64_fu_186_p2 add_ln64_1_fu_196_p2 add_ln59_fu_207_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_79_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>369</ID>
                    <BindInstances>add_ln79_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_79_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>378</ID>
                    <BindInstances>add_ln79_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_79_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>387</ID>
                    <BindInstances>add_ln79_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_13_1_fu_396</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>396</ID>
                    <BindInstances>add_ln13_fu_107_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_17_2_fu_403</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_17_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>403</ID>
                    <BindInstances>add_ln17_fu_103_p2 fexp_32ns_32ns_32_6_full_dsp_1_U101</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_21_3_fu_410</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_21_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>410</ID>
                    <BindInstances>add_ln21_fu_77_p2 fdiv_32ns_32ns_32_8_no_dsp_1_U106</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_56_1_fu_416</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_56_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>416</ID>
                    <BindInstances>add_ln56_fu_116_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_output_U pool1_output_U conv2_output_U pool2_output_U fc1_output_U fmul_32ns_32ns_32_3_max_dsp_1_U116 faddfsub_32ns_32ns_32_4_full_dsp_1_U115 fmul_32ns_32ns_32_3_max_dsp_1_U116 add_ln76_1_fu_569_p2 add_ln76_2_fu_670_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_38_4</Name>
            <Loops>
                <VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156</Best-caseLatency>
                    <Average-caseLatency>156</Average-caseLatency>
                    <Worst-caseLatency>156</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_38_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>153</Latency>
                        <AbsoluteTimeLatency>1.530 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2538</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_506_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_666_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_524_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_552_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_715_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_734_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_750_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_765_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_780_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_810_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_795_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_825_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_885_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_587_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_851_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_923_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_950_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_8_fu_966_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_5_fu_989_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_1004_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_6_fu_1042_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_10_fu_1019_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_7_fu_1057_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_605_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_38_45</Name>
            <Loops>
                <VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156</Best-caseLatency>
                    <Average-caseLatency>156</Average-caseLatency>
                    <Worst-caseLatency>156</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_38_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>153</Latency>
                        <AbsoluteTimeLatency>1.530 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2528</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2273</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_512_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_682_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_539_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_568_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_731_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_750_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_766_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_781_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_796_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_826_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_811_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_841_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_901_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_603_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_867_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_939_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_966_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_982_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_5_fu_1005_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_6_fu_1020_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_6_fu_1058_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_7_fu_1035_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_7_fu_1073_p2" SOURCE="lenet_support.cpp:42" URAM="0" VARIABLE="add_ln42_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_621_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d</Name>
            <Loops>
                <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>747937</Best-caseLatency>
                    <Average-caseLatency>747937</Average-caseLatency>
                    <Worst-caseLatency>747937</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.479 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.479 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.479 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>747937</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                        <Name>VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>747936</Latency>
                        <AbsoluteTimeLatency>7.479 ms</AbsoluteTimeLatency>
                        <IterationLatency>318</IterationLatency>
                        <PipelineDepth>318</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167</Instance>
                            <Instance>grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182</Instance>
                        </InstanceList>
                    </VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5364</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5545</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_11ns_13_1_1_U27" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_71_fu_271_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_281_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_293_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_327_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U28" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_11ns_13_1_1_U29" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="p_mid119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_378_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_413_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid14_fu_461_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="p_mid14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid16_fu_471_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="p_mid16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_611_p2" SOURCE="lenet_support.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_624_p2" SOURCE="lenet_support.cpp:47" URAM="0" VARIABLE="add_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_494_p2" SOURCE="lenet_support.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_500_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2</Name>
            <Loops>
                <VITIS_LOOP_58_1_VITIS_LOOP_59_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>787</Best-caseLatency>
                    <Average-caseLatency>787</Average-caseLatency>
                    <Worst-caseLatency>787</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>787</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                        <Name>VITIS_LOOP_58_1_VITIS_LOOP_59_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>785</Latency>
                        <AbsoluteTimeLatency>7.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>185</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_145_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_157_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_180_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_210_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_236_p2" SOURCE="lenet_support.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_247_p2" SOURCE="lenet_support.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_1_Pipeline_VITIS_LOOP_38_4</Name>
            <Loops>
                <VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>155</Best-caseLatency>
                    <Average-caseLatency>155</Average-caseLatency>
                    <Worst-caseLatency>155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_38_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>152</Latency>
                        <AbsoluteTimeLatency>1.520 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>941</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1039</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_358_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_415_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_420_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_616_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_626_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_636_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_519_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_540_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_660_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_6_fu_670_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_7_fu_680_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_600_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_1_Pipeline_VITIS_LOOP_38_44</Name>
            <Loops>
                <VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>155</Best-caseLatency>
                    <Average-caseLatency>155</Average-caseLatency>
                    <Worst-caseLatency>155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_38_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>152</Latency>
                        <AbsoluteTimeLatency>1.520 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>941</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1053</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_358_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_415_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_420_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_9_fu_485_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_10_fu_616_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_626_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_11_fu_636_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_519_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_540_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_13_fu_650_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_14_fu_660_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_15_fu_670_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_16_fu_680_p2" SOURCE="lenet_support.cpp:41" URAM="0" VARIABLE="add_ln41_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_600_p2" SOURCE="lenet_support.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_1</Name>
            <Loops>
                <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>252801</Best-caseLatency>
                    <Average-caseLatency>252801</Average-caseLatency>
                    <Worst-caseLatency>252801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.528 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.528 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.528 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>252801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                        <Name>VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>252800</Latency>
                        <AbsoluteTimeLatency>2.528 ms</AbsoluteTimeLatency>
                        <IterationLatency>316</IterationLatency>
                        <PipelineDepth>316</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161</Instance>
                            <Instance>grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176</Instance>
                        </InstanceList>
                    </VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2166</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3181</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U64" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_282_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_316_p2" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_9_1_1_U65" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="p_cast9_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U66" SOURCE="lenet_support.cpp:32" URAM="0" VARIABLE="p_mid113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid216_fu_359_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="p_mid216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_386_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_571_p2" SOURCE="lenet_support.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_584_p2" SOURCE="lenet_support.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_454_p2" SOURCE="lenet_support.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_460_p2" SOURCE="lenet_support.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21</Name>
            <Loops>
                <VITIS_LOOP_58_1_VITIS_LOOP_59_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                        <Name>VITIS_LOOP_58_1_VITIS_LOOP_59_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>1.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>253</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_126_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_152_p2" SOURCE="lenet_support.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_186_p2" SOURCE="lenet_support.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_196_p2" SOURCE="lenet_support.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_207_p2" SOURCE="lenet_support.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1606</Best-caseLatency>
                    <Average-caseLatency>1606</Average-caseLatency>
                    <Worst-caseLatency>1606</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1606</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>200</TripCount>
                        <Latency>1604</Latency>
                        <AbsoluteTimeLatency>16.040 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>245</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_166_p2" SOURCE="lenet_support.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_79_22</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>486</Best-caseLatency>
                    <Average-caseLatency>486</Average-caseLatency>
                    <Worst-caseLatency>486</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>486</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>60</TripCount>
                        <Latency>484</Latency>
                        <AbsoluteTimeLatency>4.840 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>243</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_166_p2" SOURCE="lenet_support.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_79_23</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342</Best-caseLatency>
                    <Average-caseLatency>342</Average-caseLatency>
                    <Worst-caseLatency>342</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>42</TripCount>
                        <Latency>340</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>243</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_166_p2" SOURCE="lenet_support.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>106</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_107_p2" SOURCE="lenet_support.cpp:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_17_2</Name>
            <Loops>
                <VITIS_LOOP_17_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_2>
                        <Name>VITIS_LOOP_17_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.410 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>440</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1112</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_103_p2" SOURCE="lenet_support.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_17_2" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_6_full_dsp_1_U101" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_21_3</Name>
            <Loops>
                <VITIS_LOOP_21_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.246</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_3>
                        <Name>VITIS_LOOP_21_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_77_p2" SOURCE="lenet_support.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_21_3" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_8_no_dsp_1_U106" SOURCE="lenet_support.cpp:22" URAM="0" VARIABLE="div_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_56_1</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>251</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_116_p2" SOURCE="lenet_main.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict</Name>
            <Loops>
                <VITIS_LOOP_76_1/>
                <VITIS_LOOP_76_1/>
                <VITIS_LOOP_76_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1239580</Best-caseLatency>
                    <Average-caseLatency>1239580</Average-caseLatency>
                    <Worst-caseLatency>1239580</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.396 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.396 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.396 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1239581</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1>
                        <Name>VITIS_LOOP_76_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>193200</Latency>
                        <AbsoluteTimeLatency>1.932 ms</AbsoluteTimeLatency>
                        <IterationLatency>1610</IterationLatency>
                        <PipelineDepth>1610</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_lenet_predict_Pipeline_VITIS_LOOP_79_2_fu_369</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1>
                    <VITIS_LOOP_76_1>
                        <Name>VITIS_LOOP_76_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>84</TripCount>
                        <Latency>41160</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <IterationLatency>490</IterationLatency>
                        <PipelineDepth>490</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_lenet_predict_Pipeline_VITIS_LOOP_79_22_fu_378</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1>
                    <VITIS_LOOP_76_1>
                        <Name>VITIS_LOOP_76_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>3460</Latency>
                        <AbsoluteTimeLatency>34.600 us</AbsoluteTimeLatency>
                        <IterationLatency>346</IterationLatency>
                        <PipelineDepth>346</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_lenet_predict_Pipeline_VITIS_LOOP_79_23_fu_387</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12123</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>15754</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_output_U" SOURCE="" URAM="0" VARIABLE="conv1_output"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pool1_output_U" SOURCE="lenet_main.cpp:35" URAM="0" VARIABLE="pool1_output"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_output_U" SOURCE="" URAM="0" VARIABLE="conv2_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pool2_output_U" SOURCE="lenet_main.cpp:37" URAM="0" VARIABLE="pool2_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc1_output_U" SOURCE="lenet_main.cpp:38" URAM="0" VARIABLE="fc1_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U116" SOURCE="lenet_main.cpp:39" URAM="0" VARIABLE="fc2_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U115" SOURCE="lenet_main.cpp:40" URAM="0" VARIABLE="fc3_output"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U116" SOURCE="lenet_support.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_569_p2" SOURCE="lenet_support.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_670_p2" SOURCE="lenet_support.cpp:76" URAM="0" VARIABLE="add_ln76_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_74" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="input_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="input_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="predicted_class_74" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="predicted_class_74" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="predicted_class_74_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_filters_74" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_filters_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_filters_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_bias_74" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_bias_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_bias_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_filters_74" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_filters_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_filters_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_bias_74" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_bias_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_bias_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc1_weights_74" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_weights_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_weights_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc1_bias_74" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_bias_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_bias_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc2_weights_74" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_weights_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_weights_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc2_bias_74" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_bias_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_bias_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc3_weights_74" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_weights_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_weights_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc3_bias_74" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_bias_74_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_bias_74_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="predicted_class_74" access="R" description="Data signal of predicted_class_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="predicted_class_74" access="R" description="Bit 31 to 0 of predicted_class_74"/>
                    </fields>
                </register>
                <register offset="0x14" name="predicted_class_74_ctrl" access="R" description="Control signal of predicted_class_74" range="32">
                    <fields>
                        <field offset="0" width="1" name="predicted_class_74_ap_vld" access="R" description="Control signal predicted_class_74_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="predicted_class_74"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_74_1" access="W" description="Data signal of input_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_74" access="W" description="Bit 31 to 0 of input_74"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_74_2" access="W" description="Data signal of input_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_74" access="W" description="Bit 63 to 32 of input_74"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_filters_74_1" access="W" description="Data signal of conv1_filters_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_filters_74" access="W" description="Bit 31 to 0 of conv1_filters_74"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_filters_74_2" access="W" description="Data signal of conv1_filters_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_filters_74" access="W" description="Bit 63 to 32 of conv1_filters_74"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_bias_74_1" access="W" description="Data signal of conv1_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_bias_74" access="W" description="Bit 31 to 0 of conv1_bias_74"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_bias_74_2" access="W" description="Data signal of conv1_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_bias_74" access="W" description="Bit 63 to 32 of conv1_bias_74"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_filters_74_1" access="W" description="Data signal of conv2_filters_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_filters_74" access="W" description="Bit 31 to 0 of conv2_filters_74"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_filters_74_2" access="W" description="Data signal of conv2_filters_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_filters_74" access="W" description="Bit 63 to 32 of conv2_filters_74"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_bias_74_1" access="W" description="Data signal of conv2_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_bias_74" access="W" description="Bit 31 to 0 of conv2_bias_74"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_bias_74_2" access="W" description="Data signal of conv2_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_bias_74" access="W" description="Bit 63 to 32 of conv2_bias_74"/>
                    </fields>
                </register>
                <register offset="0x4c" name="fc1_weights_74_1" access="W" description="Data signal of fc1_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_weights_74" access="W" description="Bit 31 to 0 of fc1_weights_74"/>
                    </fields>
                </register>
                <register offset="0x50" name="fc1_weights_74_2" access="W" description="Data signal of fc1_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_weights_74" access="W" description="Bit 63 to 32 of fc1_weights_74"/>
                    </fields>
                </register>
                <register offset="0x58" name="fc1_bias_74_1" access="W" description="Data signal of fc1_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_bias_74" access="W" description="Bit 31 to 0 of fc1_bias_74"/>
                    </fields>
                </register>
                <register offset="0x5c" name="fc1_bias_74_2" access="W" description="Data signal of fc1_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_bias_74" access="W" description="Bit 63 to 32 of fc1_bias_74"/>
                    </fields>
                </register>
                <register offset="0x64" name="fc2_weights_74_1" access="W" description="Data signal of fc2_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_weights_74" access="W" description="Bit 31 to 0 of fc2_weights_74"/>
                    </fields>
                </register>
                <register offset="0x68" name="fc2_weights_74_2" access="W" description="Data signal of fc2_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_weights_74" access="W" description="Bit 63 to 32 of fc2_weights_74"/>
                    </fields>
                </register>
                <register offset="0x70" name="fc2_bias_74_1" access="W" description="Data signal of fc2_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_bias_74" access="W" description="Bit 31 to 0 of fc2_bias_74"/>
                    </fields>
                </register>
                <register offset="0x74" name="fc2_bias_74_2" access="W" description="Data signal of fc2_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_bias_74" access="W" description="Bit 63 to 32 of fc2_bias_74"/>
                    </fields>
                </register>
                <register offset="0x7c" name="fc3_weights_74_1" access="W" description="Data signal of fc3_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_weights_74" access="W" description="Bit 31 to 0 of fc3_weights_74"/>
                    </fields>
                </register>
                <register offset="0x80" name="fc3_weights_74_2" access="W" description="Data signal of fc3_weights_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_weights_74" access="W" description="Bit 63 to 32 of fc3_weights_74"/>
                    </fields>
                </register>
                <register offset="0x88" name="fc3_bias_74_1" access="W" description="Data signal of fc3_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_bias_74" access="W" description="Bit 31 to 0 of fc3_bias_74"/>
                    </fields>
                </register>
                <register offset="0x8c" name="fc3_bias_74_2" access="W" description="Data signal of fc3_bias_74" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_bias_74" access="W" description="Bit 63 to 32 of fc3_bias_74"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_filters_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_bias_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_filters_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_bias_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="fc1_weights_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="fc1_bias_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="fc2_weights_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="fc2_bias_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="fc3_weights_74"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="fc3_bias_74"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_filters_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_filters_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_bias_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_bias_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_filters_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_filters_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_bias_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_bias_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc1_weights_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc1_weights_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc1_bias_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc1_bias_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc2_weights_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc2_weights_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc2_bias_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc2_bias_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc3_weights_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc3_weights_74"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc3_bias_74"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc3_bias_74"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                    <column name="s_axi_control_r">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">predicted_class_74, 0x10, 32, R, Data signal of predicted_class_74, </column>
                    <column name="s_axi_control">predicted_class_74_ctrl, 0x14, 32, R, Control signal of predicted_class_74, 0=predicted_class_74_ap_vld</column>
                    <column name="s_axi_control_r">input_74_1, 0x10, 32, W, Data signal of input_74, </column>
                    <column name="s_axi_control_r">input_74_2, 0x14, 32, W, Data signal of input_74, </column>
                    <column name="s_axi_control_r">conv1_filters_74_1, 0x1c, 32, W, Data signal of conv1_filters_74, </column>
                    <column name="s_axi_control_r">conv1_filters_74_2, 0x20, 32, W, Data signal of conv1_filters_74, </column>
                    <column name="s_axi_control_r">conv1_bias_74_1, 0x28, 32, W, Data signal of conv1_bias_74, </column>
                    <column name="s_axi_control_r">conv1_bias_74_2, 0x2c, 32, W, Data signal of conv1_bias_74, </column>
                    <column name="s_axi_control_r">conv2_filters_74_1, 0x34, 32, W, Data signal of conv2_filters_74, </column>
                    <column name="s_axi_control_r">conv2_filters_74_2, 0x38, 32, W, Data signal of conv2_filters_74, </column>
                    <column name="s_axi_control_r">conv2_bias_74_1, 0x40, 32, W, Data signal of conv2_bias_74, </column>
                    <column name="s_axi_control_r">conv2_bias_74_2, 0x44, 32, W, Data signal of conv2_bias_74, </column>
                    <column name="s_axi_control_r">fc1_weights_74_1, 0x4c, 32, W, Data signal of fc1_weights_74, </column>
                    <column name="s_axi_control_r">fc1_weights_74_2, 0x50, 32, W, Data signal of fc1_weights_74, </column>
                    <column name="s_axi_control_r">fc1_bias_74_1, 0x58, 32, W, Data signal of fc1_bias_74, </column>
                    <column name="s_axi_control_r">fc1_bias_74_2, 0x5c, 32, W, Data signal of fc1_bias_74, </column>
                    <column name="s_axi_control_r">fc2_weights_74_1, 0x64, 32, W, Data signal of fc2_weights_74, </column>
                    <column name="s_axi_control_r">fc2_weights_74_2, 0x68, 32, W, Data signal of fc2_weights_74, </column>
                    <column name="s_axi_control_r">fc2_bias_74_1, 0x70, 32, W, Data signal of fc2_bias_74, </column>
                    <column name="s_axi_control_r">fc2_bias_74_2, 0x74, 32, W, Data signal of fc2_bias_74, </column>
                    <column name="s_axi_control_r">fc3_weights_74_1, 0x7c, 32, W, Data signal of fc3_weights_74, </column>
                    <column name="s_axi_control_r">fc3_weights_74_2, 0x80, 32, W, Data signal of fc3_weights_74, </column>
                    <column name="s_axi_control_r">fc3_bias_74_1, 0x88, 32, W, Data signal of fc3_bias_74, </column>
                    <column name="s_axi_control_r">fc3_bias_74_2, 0x8c, 32, W, Data signal of fc3_bias_74, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_74">in, float*</column>
                    <column name="predicted_class_74">out, int*</column>
                    <column name="conv1_filters_74">in, float*</column>
                    <column name="conv1_bias_74">in, float*</column>
                    <column name="conv2_filters_74">in, float*</column>
                    <column name="conv2_bias_74">in, float*</column>
                    <column name="fc1_weights_74">in, float*</column>
                    <column name="fc1_bias_74">in, float*</column>
                    <column name="fc2_weights_74">in, float*</column>
                    <column name="fc2_bias_74">in, float*</column>
                    <column name="fc3_weights_74">in, float*</column>
                    <column name="fc3_bias_74">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_74">m_axi_gmem, interface, , </column>
                    <column name="input_74">s_axi_control_r, register, offset, name=input_74_1 offset=0x10 range=32</column>
                    <column name="input_74">s_axi_control_r, register, offset, name=input_74_2 offset=0x14 range=32</column>
                    <column name="predicted_class_74">s_axi_control, register, , name=predicted_class_74 offset=0x10 range=32</column>
                    <column name="predicted_class_74">s_axi_control, register, , name=predicted_class_74_ctrl offset=0x14 range=32</column>
                    <column name="conv1_filters_74">m_axi_gmem, interface, , </column>
                    <column name="conv1_filters_74">s_axi_control_r, register, offset, name=conv1_filters_74_1 offset=0x1c range=32</column>
                    <column name="conv1_filters_74">s_axi_control_r, register, offset, name=conv1_filters_74_2 offset=0x20 range=32</column>
                    <column name="conv1_bias_74">m_axi_gmem, interface, , </column>
                    <column name="conv1_bias_74">s_axi_control_r, register, offset, name=conv1_bias_74_1 offset=0x28 range=32</column>
                    <column name="conv1_bias_74">s_axi_control_r, register, offset, name=conv1_bias_74_2 offset=0x2c range=32</column>
                    <column name="conv2_filters_74">m_axi_gmem, interface, , </column>
                    <column name="conv2_filters_74">s_axi_control_r, register, offset, name=conv2_filters_74_1 offset=0x34 range=32</column>
                    <column name="conv2_filters_74">s_axi_control_r, register, offset, name=conv2_filters_74_2 offset=0x38 range=32</column>
                    <column name="conv2_bias_74">m_axi_gmem, interface, , </column>
                    <column name="conv2_bias_74">s_axi_control_r, register, offset, name=conv2_bias_74_1 offset=0x40 range=32</column>
                    <column name="conv2_bias_74">s_axi_control_r, register, offset, name=conv2_bias_74_2 offset=0x44 range=32</column>
                    <column name="fc1_weights_74">m_axi_gmem, interface, , </column>
                    <column name="fc1_weights_74">s_axi_control_r, register, offset, name=fc1_weights_74_1 offset=0x4c range=32</column>
                    <column name="fc1_weights_74">s_axi_control_r, register, offset, name=fc1_weights_74_2 offset=0x50 range=32</column>
                    <column name="fc1_bias_74">m_axi_gmem, interface, , </column>
                    <column name="fc1_bias_74">s_axi_control_r, register, offset, name=fc1_bias_74_1 offset=0x58 range=32</column>
                    <column name="fc1_bias_74">s_axi_control_r, register, offset, name=fc1_bias_74_2 offset=0x5c range=32</column>
                    <column name="fc2_weights_74">m_axi_gmem, interface, , </column>
                    <column name="fc2_weights_74">s_axi_control_r, register, offset, name=fc2_weights_74_1 offset=0x64 range=32</column>
                    <column name="fc2_weights_74">s_axi_control_r, register, offset, name=fc2_weights_74_2 offset=0x68 range=32</column>
                    <column name="fc2_bias_74">m_axi_gmem, interface, , </column>
                    <column name="fc2_bias_74">s_axi_control_r, register, offset, name=fc2_bias_74_1 offset=0x70 range=32</column>
                    <column name="fc2_bias_74">s_axi_control_r, register, offset, name=fc2_bias_74_2 offset=0x74 range=32</column>
                    <column name="fc3_weights_74">m_axi_gmem, interface, , </column>
                    <column name="fc3_weights_74">s_axi_control_r, register, offset, name=fc3_weights_74_1 offset=0x7c range=32</column>
                    <column name="fc3_weights_74">s_axi_control_r, register, offset, name=fc3_weights_74_2 offset=0x80 range=32</column>
                    <column name="fc3_bias_74">m_axi_gmem, interface, , </column>
                    <column name="fc3_bias_74">s_axi_control_r, register, offset, name=fc3_bias_74_1 offset=0x88 range=32</column>
                    <column name="fc3_bias_74">s_axi_control_r, register, offset, name=fc3_bias_74_2 offset=0x8c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 5, 32, VITIS_LOOP_40_5, lenet_support.cpp:40:19</column>
                    <column name="m_axi_gmem">read, 840, 32, VITIS_LOOP_76_1, lenet_support.cpp:76:22</column>
                    <column name="m_axi_gmem">read, 10080, 32, VITIS_LOOP_76_1, lenet_support.cpp:76:22</column>
                    <column name="m_axi_gmem">read, 48000, 32, VITIS_LOOP_76_1, lenet_support.cpp:76:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">, lenet_support.cpp:40:19, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">filters, lenet_support.cpp:41:32, read, Widen Fail, , VITIS_LOOP_40_5, lenet_support.cpp:40:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, lenet_support.cpp:41:32, read, Widen Fail, , VITIS_LOOP_40_5, lenet_support.cpp:40:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, lenet_support.cpp:41:32, read, Inferred, 5, VITIS_LOOP_40_5, lenet_support.cpp:40:19, , </column>
                    <column name="m_axi_gmem">filters, lenet_support.cpp:42:32, read, Widen Fail, , VITIS_LOOP_40_5, lenet_support.cpp:40:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">filters, lenet_support.cpp:42:32, read, Inferred, 5, VITIS_LOOP_40_5, lenet_support.cpp:40:19, , </column>
                    <column name="m_axi_gmem">fc1_weights_74, lenet_support.cpp:81:20, read, Widen Fail, , VITIS_LOOP_79_2, lenet_support.cpp:79:26, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">fc2_weights_74, lenet_support.cpp:81:20, read, Widen Fail, , VITIS_LOOP_79_2, lenet_support.cpp:79:26, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">fc3_weights_74, lenet_support.cpp:81:20, read, Widen Fail, , VITIS_LOOP_79_2, lenet_support.cpp:79:26, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">fc3_weights_74, lenet_support.cpp:81:20, read, Inferred, 840, VITIS_LOOP_76_1, lenet_support.cpp:76:22, , </column>
                    <column name="m_axi_gmem">fc2_weights_74, lenet_support.cpp:81:20, read, Inferred, 10080, VITIS_LOOP_76_1, lenet_support.cpp:76:22, , </column>
                    <column name="m_axi_gmem">fc1_weights_74, lenet_support.cpp:81:20, read, Inferred, 48000, VITIS_LOOP_76_1, lenet_support.cpp:76:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="lenet_main.cpp:17" status="valid" parentFunction="lenet_predict" variable="input_74" isDirective="0" options="m_axi port=input_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:18" status="valid" parentFunction="lenet_predict" variable="conv1_filters_74" isDirective="0" options="m_axi port=conv1_filters_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:19" status="valid" parentFunction="lenet_predict" variable="conv1_bias_74" isDirective="0" options="m_axi port=conv1_bias_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:20" status="valid" parentFunction="lenet_predict" variable="conv2_filters_74" isDirective="0" options="m_axi port=conv2_filters_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:21" status="valid" parentFunction="lenet_predict" variable="conv2_bias_74" isDirective="0" options="m_axi port=conv2_bias_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:22" status="valid" parentFunction="lenet_predict" variable="fc1_weights_74" isDirective="0" options="m_axi port=fc1_weights_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:23" status="valid" parentFunction="lenet_predict" variable="fc1_bias_74" isDirective="0" options="m_axi port=fc1_bias_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:24" status="valid" parentFunction="lenet_predict" variable="fc2_weights_74" isDirective="0" options="m_axi port=fc2_weights_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:25" status="valid" parentFunction="lenet_predict" variable="fc2_bias_74" isDirective="0" options="m_axi port=fc2_bias_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:26" status="valid" parentFunction="lenet_predict" variable="fc3_weights_74" isDirective="0" options="m_axi port=fc3_weights_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:27" status="valid" parentFunction="lenet_predict" variable="fc3_bias_74" isDirective="0" options="m_axi port=fc3_bias_74 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_main.cpp:28" status="valid" parentFunction="lenet_predict" variable="predicted_class_74" isDirective="0" options="s_axilite port=predicted_class_74 bundle=control"/>
        <Pragma type="interface" location="lenet_main.cpp:29" status="valid" parentFunction="lenet_predict" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="unroll" location="lenet_support.cpp:35" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="lenet_support.cpp:39" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="lenet_support.cpp:62" status="valid" parentFunction="maxpool2d" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="lenet_support.cpp:80" status="valid" parentFunction="fully_connected" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

