MC_SEQ_MISC0_GDDR5_SHIFT	,	V_27
GRBM_STATUS_SE1	,	V_367
GRBM_STATUS_SE0	,	V_366
PIPE_INTERLEAVE_SIZE	,	F_25
cayman_resume	,	F_118
radeon_card_posted	,	F_131
INACTIVE_QD_PIPES_SHIFT	,	V_137
upper_32_bits	,	F_74
INVALIDATE_ALL_L1_TLBS	,	V_245
radeon_semaphore_driver_fini	,	F_152
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_263
ROW_SIZE_MASK	,	V_167
dev	,	V_59
radeon_gart_table_vram_free	,	F_66
SOFT_RESET_DB	,	V_374
backend_map	,	V_70
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_249
GC_USER_SYS_RB_BACKEND_DISABLE	,	V_180
cayman_fence_ring_emit	,	F_69
ring_obj	,	V_389
"IB initialization failed (%d).\n"	,	L_45
cayman_get_disable_mask_per_asic	,	F_19
CAYMAN_RLC_UCODE_SIZE	,	V_55
radeon_fence	,	V_273
gc_user_shader_pipe_config	,	V_104
fence_drv	,	V_276
cayman_vm_bind	,	F_159
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_30
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_262
size	,	V_61
CGTS_SYS_TCC_DISABLE	,	V_179
SQ_GSTMP_RING_BASE	,	V_194
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_208
r600_vram_scratch_init	,	F_104
EFFECTIVE_L2_QUEUE_SIZE	,	F_59
PA_SC_LINE_STIPPLE_STATE	,	V_215
RADEON_VM_PAGE_WRITEABLE	,	V_405
"cayman startup failed on resume\n"	,	L_41
backend_per_se	,	V_87
r600_ih_ring_init	,	F_140
CB_PERF_CTR2_SEL_0	,	V_220
CB_PERF_CTR2_SEL_1	,	V_221
bios	,	V_387
GC_USER_SHADER_PIPE_CONFIG	,	V_134
RADEON_VM_PAGE_SNOOPED	,	V_409
MC_SEQ_SUP_CNTL	,	V_28
INT_SEL	,	F_76
"failed blitter (%d) falling back to memcpy\n"	,	L_36
sx_max_export_size	,	V_119
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_310
ASIC_IS_AVIVO	,	F_129
RADEON_WB_SCRATCH_OFFSET	,	V_336
"disabling GPU acceleration\n"	,	L_47
RREG32	,	F_2
PACKET3_SH_ACTION_ENA	,	V_283
backend_disable_mask_per_asic	,	V_68
FORCE_EOV_MAX_REZ_CNT	,	F_50
num_tile_pipes	,	V_66
"radeon/%s_mc.bin"	,	L_16
cayman_io_mc_regs	,	V_23
CACHE_INVALIDATION	,	F_51
PACKET3_MODE_CONTROL	,	V_289
"CAICOS"	,	L_7
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_237
ucode_size	,	V_9
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_239
MULTI_GPU_TILE_SIZE	,	F_29
seq	,	V_286
PAGE_TABLE_DEPTH	,	F_62
ROW_SIZE	,	F_30
CP_INT_CNTL	,	V_272
CP_RB0_CNTL	,	V_327
i	,	V_8
j	,	V_110
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_60
R600_PTE_SYSTEM	,	V_408
CP_RB0_RPTR_ADDR_HI	,	V_334
r	,	V_231
CP_RB2_RPTR_ADDR_HI	,	V_355
CAYMAN_MC_UCODE_SIZE	,	V_24
"TURKS"	,	L_6
rptr_reg	,	V_369
ENABLE_NEW_SMX_ADDRESS	,	V_186
radeon_ib_test	,	F_116
VC_AND_TC	,	V_212
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_31
platform_device	,	V_39
config	,	V_79
cayman_vm_unbind	,	F_160
CHIP_BARTS	,	V_14
max_simds_per_se	,	V_112
radeon_vm_manager_fini	,	F_148
cgts_tcc_disable	,	V_101
SOFT_RESET_IA	,	V_379
EVENT_TYPE	,	F_72
GRBM_SOFT_RESET	,	V_313
ni_mc_load_microcode	,	F_1
max_texture_channel_caches	,	V_113
MEQ2_START	,	F_32
SCRATCH_UMSK	,	V_298
"Card not posted and no BIOS - ignoring\n"	,	L_43
CAYMAN_MAX_BACKENDS_PER_SE_MASK	,	V_144
cc_gc_shader_pipe_config	,	V_96
RADEON_WB_CP2_RPTR_OFFSET	,	V_354
"ni_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_12
grbm_reset	,	V_372
MC_VM_MX_L1_TLB_CNTL	,	V_234
CAYMAN_PM4_UCODE_SIZE	,	V_54
SQ_PSTMP_RING_BASE	,	V_196
CP_RB2_WPTR	,	V_352
radeon_gart_table_vram_pin	,	F_57
CAYMAN_RING_TYPE_CP2_INDEX	,	V_350
cayman_startup	,	F_102
CHIP_ARUBA	,	V_56
radeon_gart_fini	,	F_67
evergreen	,	V_170
gart	,	V_232
r100_gpu_lockup	,	V_362
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_26
"radeon_cp: Failed to register firmware\n"	,	L_3
cayman_get_tile_pipe_to_backend_map	,	F_16
platform_device_unregister	,	F_14
max_pipes_per_simd	,	V_111
r600_count_pipe_bits	,	F_20
DRM_ERROR	,	F_18
PA_SC_FIFO_SIZE	,	V_200
NUM_GPUS_SHIFT	,	V_164
MC_SEQ_IO_DEBUG_INDEX	,	V_32
CGTS_TCC_DISABLE	,	V_178
SQ_MS_FIFO_SIZES	,	V_203
CP_PFP_HALT	,	V_297
EVERGREEN_PFP_UCODE_SIZE	,	V_50
cayman_pcie_gart_enable	,	F_55
VM_CONTEXT1_CNTL2	,	V_264
HDP_ADDR_CONFIG	,	V_176
CC_SYS_RB_BACKEND_DISABLE	,	V_177
cayman_asic_reset	,	F_101
is_atom_bios	,	V_386
"Wait for MC idle timedout !\n"	,	L_32
NUM_PIPES	,	F_24
GUI_ACTIVE	,	V_368
INACTIVE_SIMDS_MASK	,	V_139
atom_asic_init	,	F_119
CP_RB2_BASE	,	V_356
radeon_ttm_set_active_vram_size	,	F_80
gtt_end	,	V_253
cayman_vm_init	,	F_157
CP_RB1_RPTR	,	V_349
asic	,	V_380
MC_ARB_RAMCFG	,	V_130
radeon_gem_fini	,	F_151
CP_COHER_CNTL2	,	V_279
AUTO_INVLD_EN	,	F_52
DONE_FIFO_HIWATER	,	F_43
cayman_pcie_gart_tlb_flush	,	F_54
sx_debug_1	,	V_102
CHIP_CAICOS	,	V_20
PACKET3_TC_ACTION_ENA	,	V_282
SQ_CONFIG	,	V_205
atom_context	,	V_385
sx_num_of_sets	,	V_118
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_211
DRM_DEBUG	,	F_7
family	,	V_13
"Loading %s Microcode\n"	,	L_10
cayman_cp_load_microcode	,	F_81
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_256
mc_req_size	,	V_46
NOOFBANK_MASK	,	V_171
"Expecting atombios for cayman GPU\n"	,	L_42
fw_name	,	V_47
VM_L2_CNTL	,	V_240
num_gpus	,	V_155
pfp_fw	,	V_58
last_pfn	,	V_398
R600_PTE_WRITEABLE	,	V_406
cur_pipe	,	V_74
rptr	,	V_340
MULTI_GPU_TILE_SIZE_SHIFT	,	V_166
MC_SEQ_IO_DEBUG_DATA	,	V_33
CB_PERF_CTR0_SEL_1	,	V_217
CB_PERF_CTR0_SEL_0	,	V_216
vm_id	,	V_292
max_hw_contexts	,	V_122
cayman_gpu_init	,	F_21
CP_MEQ_THRESHOLDS	,	V_184
tmp	,	V_109
DMIF_ADDR_CONFIG	,	V_175
evergreen_mc_save	,	V_370
ib	,	V_288
ENABLE_L1_FRAGMENT_PROCESSING	,	V_236
CP_ME_CNTL	,	V_294
id	,	V_397
CP_RB2_RPTR_ADDR	,	V_353
ENABLE_L2_CACHE	,	V_241
RADEON_RING_TYPE_GFX_INDEX	,	V_304
ddev	,	V_388
ih	,	V_390
radeon_gart_table_vram_unpin	,	F_64
MC_SEQ_SUP_PGM	,	V_35
disable_field_width_per_se	,	V_93
CGTS_USER_TCC_DISABLE	,	V_135
PACKET3_EVENT_WRITE_EOP	,	V_284
radeon_vm_manager_suspend	,	F_122
PACKET3_SET_CONFIG_REG_START	,	V_280
CP_ME_HALT	,	V_296
enabled_backends_mask	,	V_71
INACTIVE_SIMDS_SHIFT	,	V_140
pfn	,	V_411
hdp_host_path_cntl	,	V_108
SRBM_GFX_CNTL	,	V_271
radeon_ring_test	,	F_91
DRM_INFO	,	F_12
turks_io_mc_regs	,	V_19
max_gs_threads	,	V_116
ring_size	,	V_324
CP_RB1_BASE	,	V_348
max_stack_entries	,	V_117
save	,	V_371
RUN_MASK	,	V_29
GB_BACKEND_MAP	,	V_173
NUM_GPUS	,	F_28
SQ_ESTMP_RING_BASE	,	V_193
evergreen_irq_suspend	,	F_124
ALIGN	,	F_17
cgts_user_tcc_disable	,	V_106
PA_SC_FORCE_EOV_MAX_CNTS	,	V_210
CP_RB0_RPTR	,	V_341
barts_io_mc_regs	,	V_15
evergreen_fix_pci_max_read_req_size	,	F_23
CP_PFP_UCODE_DATA	,	V_300
ROW_SIZE_SHIFT	,	V_168
multi_gpu_tile_size	,	V_156
ENABLE_L1_TLB	,	V_235
last_backend_enabled	,	V_90
err	,	V_48
radeon_fence_driver_init	,	F_135
caicos_io_mc_regs	,	V_21
gc_user_rb_backend_disable	,	V_105
"odd number of pipes!\n"	,	L_19
SOFT_RESET_PA	,	V_315
srbm_gfx_cntl	,	V_270
DYN_GPR_ENABLE	,	V_209
length_dw	,	V_291
cayman_gpu_soft_reset	,	F_95
CB_PERF_CTR1_SEL_0	,	V_218
GRBM_CNTL	,	V_128
CB_PERF_CTR1_SEL_1	,	V_219
CP_ME_RAM_DATA	,	V_302
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_21
"ni_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
regs_size	,	V_10
"failed initializing CP fences (%d).\n"	,	L_38
MEM_FALL_OUT_CMD	,	V_38
RADEON_WB_CP1_RPTR_OFFSET	,	V_346
CAYMAN_MAX_BACKENDS_MASK	,	V_88
cayman_fini	,	F_149
FUS_MC_VM_FB_OFFSET	,	V_393
evergreen_mc_init	,	F_136
CP_RB2_CNTL	,	V_351
CC_RB_BACKEND_DISABLE	,	V_131
size_t	,	T_3
io_mc_regs	,	V_7
pdev	,	V_40
u32	,	T_2
SQ_HSTMP_RING_BASE	,	V_192
mc	,	V_250
cp_int_cntl	,	V_269
radeon_fence_driver_start_ring	,	F_110
MC_SEQ_MISC0	,	V_25
R600_PTE_SNOOPED	,	V_410
TCC_DISABLE_MASK	,	V_145
SOFT_RESET_SPI	,	V_318
CP_PFP_UCODE_ADDR	,	V_299
shader_engine_tile_size	,	V_154
VGT_OFFCHIP_LDS_BASE	,	V_190
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_160
cayman_cp_int_cntl_setup	,	F_68
cayman_cp_fini	,	F_86
cayman_vm_fini	,	F_158
gb_backend_map	,	V_100
num_texture_channel_caches	,	V_147
SC_EARLYZ_TILE_FIFO_SIZE	,	F_40
smx_dc_ctl0	,	V_103
"BARTS"	,	L_4
SC_PRIM_FIFO_SIZE	,	F_38
BUF_SWAP_32BIT	,	V_326
radeon_ib_pool_start	,	F_115
gtt_start	,	V_251
r600_blit_suspend	,	F_123
SOFT_RESET_SH	,	V_316
accel_working	,	V_383
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_84
evergreen_blit_init	,	F_106
MC_SEQ_MISC0_GDDR5_VALUE	,	V_30
NUM_SHADER_ENGINES	,	F_26
SOFT_RESET_SC	,	V_376
running	,	V_5
cc_rb_backend_disable	,	V_95
VC_ENABLE	,	V_206
cayman_pcie_gart_disable	,	F_63
SMX_BUFFER_SIZE	,	F_37
"  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_29
max_threads	,	V_115
visible_vram_size	,	V_295
"radeon/%s_pfp.bin"	,	L_11
request_firmware	,	F_13
GC_USER_RB_BACKEND_DISABLE	,	V_133
mem_row_size_in_kb	,	V_153
pfp_req_size	,	V_43
mc_shared_chmap	,	V_98
radeon_fence_driver_fini	,	F_153
HDP_HOST_PATH_CNTL	,	V_226
cayman	,	V_80
"radeon/%s_rlc.bin"	,	L_14
CHIP_TURKS	,	V_18
PACKET3_ME_INITIALIZE	,	V_305
EVERGREEN_RLC_UCODE_SIZE	,	V_52
GRBM_READ_TIMEOUT	,	F_22
ARUBA_RLC_UCODE_SIZE	,	V_57
BACKEND_DISABLE_SHIFT	,	V_143
dev_warn	,	F_99
radeon_ib	,	V_287
SOFT_RESET_TA	,	V_378
R600_PTE_VALID	,	V_402
CP_PERFMON_CNTL	,	V_202
SOFT_RESET_TC	,	V_377
si_rlc_init	,	F_108
sc_earlyz_tile_fifo_size	,	V_126
r600_irq_fini	,	F_144
OVERRIDE	,	V_183
u64	,	T_4
SOFT_RESET_SX	,	V_319
VM_INVALIDATE_REQUEST	,	V_230
CAYMAN_MAX_PIPES	,	V_76
CS1_PRIO	,	F_47
CP_RB1_RPTR_ADDR_HI	,	V_347
radeon_ib_pool_init	,	F_142
force_no_swizzle	,	V_78
CP_ME_RAM_WADDR	,	V_301
"  GRBM_STATUS=0x%08X\n"	,	L_24
writeq	,	F_164
fence	,	V_274
IS_ERR	,	F_9
r600_flags	,	V_400
"radeon: cp failed to lock ring (%d).\n"	,	L_22
SQ_VSTMP_RING_BASE	,	V_195
pt	,	V_413
MC_SEQ_MISC0_GDDR5_MASK	,	V_26
ring	,	V_268
ALU_UPDATE_FIFO_HIWATER	,	F_44
PIPE_INTERLEAVE_SIZE_MASK	,	V_159
CGTS_SM_CTRL_REG	,	V_182
POSITION_BUFFER_SIZE	,	F_36
radeon_ring_fini	,	F_87
SQ_LSTMP_RING_BASE	,	V_191
disable_mask_per_se	,	V_91
SX_EXPORT_BUFFER_SIZES	,	V_199
PACKET3	,	F_71
disable_mask_per_asic	,	V_94
"CAYMAN"	,	L_8
CB_PERF_CTR3_SEL_0	,	V_222
CB_PERF_CTR3_SEL_1	,	V_223
max_disable_mask_per_se	,	V_92
srbm_status	,	V_358
cayman_cp_resume	,	F_88
cayman_vm_page_flags	,	F_162
RADEON_GPU_PAGE_SIZE	,	V_325
EXPORT_SRC_C	,	V_207
RADEON_WB_CP_RPTR_OFFSET	,	V_333
CAYMAN_MAX_BACKENDS	,	V_84
sc_prim_fifo_size	,	V_124
mc_fw	,	V_11
num_shader_engines	,	V_69
cayman_cp_start	,	F_82
SC_HIZ_TILE_FIFO_SIZE	,	F_39
uint8_t	,	V_89
r100_ib_fini	,	F_147
GFX_PRIO	,	F_46
"radeon/%s_me.bin"	,	L_13
device	,	V_127
CP_DEBUG	,	V_323
max_backends_per_se	,	V_83
VM_CONTEXT0_CNTL	,	V_260
mem_type	,	V_4
CS2_PRIO	,	F_48
radeon_wb_disable	,	F_125
NOOFCOLS_MASK	,	V_151
PACKET3_INDIRECT_BUFFER	,	V_290
__be32	,	T_1
sx_max_export_pos_size	,	V_120
"Failed to init rlc BOs!\n"	,	L_37
BURSTLENGTH_SHIFT	,	V_149
BACKEND_DISABLE_MASK	,	V_142
num_backends_per_asic	,	V_67
BUG	,	F_11
rdev	,	V_2
radeon_surface_init	,	F_133
be32_to_cpup	,	F_4
num_shader_pipes_per_simd	,	V_138
NUM_SHADER_ENGINES_SHIFT	,	V_162
NUMBER_OF_SETS	,	F_33
radeon_atombios_fini	,	F_155
r100_gpu_lockup_update	,	F_93
"GPU softreset \n"	,	L_23
"radeon: MC ucode required for NI+.\n"	,	L_48
sq_num_cf_insts	,	V_123
uint32_t	,	T_5
NUM_PIPES_SHIFT	,	V_158
cayman_init	,	F_126
NOOFCOLS_SHIFT	,	V_152
fw_data	,	V_3
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_33
r600_pcie_gart_init	,	F_141
shader_engine	,	V_86
chip_name	,	V_41
PACKET3_SET_CONFIG_REG	,	V_278
NUM_SHADER_ENGINES_MASK	,	V_161
NOOFBANK_SHIFT	,	V_172
SMX_DC_CTL0	,	V_187
radeon_ring_lock	,	F_83
evergreen_irq_set	,	F_113
radeon_bo_init	,	F_137
RADEON_CP_PACKET2	,	V_382
radeon_device	,	V_1
mdelay	,	F_89
PA_CL_ENHANCE	,	V_227
__iomem	,	T_7
CP_RB1_WPTR	,	V_344
sx_max_export_smx_size	,	V_121
CP_RB2_RPTR	,	V_357
MC_SHARED_CHMAP	,	V_129
evergreen_mc_stop	,	F_97
blackout	,	V_6
radeon_vm_manager_start	,	F_117
num_backends_per_se	,	V_73
radeon_ring	,	V_275
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_25
r600_irq_init	,	F_111
swizzle_pipe	,	V_75
num_simds_per_se	,	V_141
si_rlc_fini	,	F_145
rlc_chip_name	,	V_42
radeon_ring_init	,	F_114
vram_base_offset	,	V_394
max_gprs	,	V_114
INVALIDATE_L2_CACHE	,	V_246
"  SRBM_STATUS=0x%08X\n"	,	L_27
BURSTLENGTH_MASK	,	V_148
mode_info	,	V_384
enabled_backends_count	,	V_72
cayman_vm_tlb_flush	,	F_161
CACHE_FLUSH_AND_INV_EVENT_TS	,	V_285
GB_ADDR_CONFIG	,	V_174
vm	,	V_396
cayman_ring_ib_execute	,	F_77
NUM_PIPES_MASK	,	V_157
ES_AND_GS_AUTO	,	V_213
CAYMAN_RING_TYPE_CP1_INDEX	,	V_342
radeon_wb_fini	,	F_146
MC_SHARED_BLACKOUT_CNTL	,	V_31
WREG32	,	F_3
ENABLE_CONTEXT	,	V_261
TA_CNTL_AUX	,	V_197
gpu_addr	,	V_277
printk	,	F_10
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_242
radeon_irq_kms_init	,	F_138
wb	,	V_332
VM_L2_CNTL2	,	V_244
"BTC"	,	L_5
VM_L2_CNTL3	,	V_247
cayman_default_state	,	V_309
dev_err	,	F_56
RB_NO_UPDATE	,	V_338
VGT_NUM_INSTANCES	,	V_201
"ni_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_17
tile_config	,	V_169
me_req_size	,	V_44
ni_init_microcode	,	F_6
RADEON_IS_IGP	,	V_65
VTX_DONE_DELAY	,	F_34
CC_GC_SHADER_PIPE_CONFIG	,	V_132
"radeon: IH init failed (%d).\n"	,	L_39
release_firmware	,	F_15
VM_CONTEXT0_CNTL2	,	V_259
HDP_FLUSH_INVALIDATE_CACHE	,	V_225
NUM_CLAUSE_TEMP_GPRS	,	F_45
ptr	,	V_412
__BIG_ENDIAN	,	F_78
FORCE_EOV_MAX_CLK_CNT	,	F_49
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_321
me_fw	,	V_62
CP_RB1_RPTR_ADDR	,	V_345
GRBM_STATUS	,	V_365
evergreen_pcie_gen2_enable	,	F_103
CP_RB_WPTR_DELAY	,	V_322
dummy_page	,	V_257
CACHE_FIFO_SIZE	,	F_41
cayman_default_size	,	V_306
uint64_t	,	T_6
CRC_SIMD_ID_WADDR_DISABLE	,	V_189
HDP_MISC_CNTL	,	V_224
r600_scratch_init	,	F_132
CGTS_USER_SYS_TCC_DISABLE	,	V_181
cayman_cp_enable	,	F_79
dev_info	,	F_96
"  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_28
PACKET3_CLEAR_STATE	,	V_311
"GPU not posted. posting now...\n"	,	L_44
radeon_wb_init	,	F_109
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_252
CHIP_CAYMAN	,	V_22
platform_device_register_simple	,	F_8
CLIP_VTX_REORDER_ENA	,	V_228
FETCH_FIFO_HIWATER	,	F_42
enable	,	V_293
PACKET3_PREAMBLE_CNTL	,	V_307
PACKET3_SURFACE_SYNC	,	V_281
"Failed to load MC firmware!\n"	,	L_35
this_backend_enabled	,	V_85
mc_arb_ramcfg	,	V_99
wptr	,	V_329
BTC_MC_UCODE_SIZE	,	V_16
VGT_GS_VERTEX_REUSE	,	V_214
"No VRAM object for PCIE GART.\n"	,	L_20
SHADER_ENGINE_TILE_SIZE	,	F_27
MC_IO_PAD_CNTL_D0	,	V_37
SOFT_RESET_GDS	,	V_375
radeon_ring_unlock_commit	,	F_85
RB_RPTR_WR_ENA	,	V_328
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_229
grbm_status_se1	,	V_361
grbm_status_se0	,	V_360
SRBM_STATUS	,	V_364
radeon_irq_kms_fini	,	F_112
usec_timeout	,	V_36
kfree	,	F_156
radeon_vm	,	V_395
r100_gpu_cp_is_lockup	,	F_94
flags	,	V_64
COLOR_BUFFER_SIZE	,	F_35
CP_RB0_RPTR_ADDR	,	V_331
"vm manager initialization failed (%d).\n"	,	L_46
enabled	,	V_337
out	,	V_60
ENABLE_ADVANCED_DRIVER_MODEL	,	V_238
gtt_size	,	V_266
evergreen_mc_wait_for_idle	,	F_98
copy	,	V_381
max_shader_engines	,	V_82
evergreen_mc_resume	,	F_100
pt_gpu_addr	,	V_399
rb_bufsz	,	V_312
cayman_pcie_gart_fini	,	F_65
EINVAL	,	V_12
NUM_CLIP_SEQ	,	F_53
robj	,	V_233
CP_RB0_WPTR	,	V_330
vm_manager	,	V_391
RADEON_VM_PAGE_SYSTEM	,	V_407
MEQ1_START	,	F_31
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_248
udelay	,	F_5
DATA_SEL	,	F_75
"\n"	,	L_1
DISABLE_CUBE_ANISO	,	V_198
SCRATCH_ADDR	,	V_335
EVENT_INDEX	,	F_73
CP_SEM_WAIT_TIMER	,	V_320
data	,	V_34
EVERGREEN_PM4_UCODE_SIZE	,	V_51
table_addr	,	V_255
"ARUBA"	,	L_9
radeon_gem_init	,	F_127
evergreen_mc_program	,	F_105
r600_ring_init	,	F_139
lockup	,	V_363
CAYMAN_PFP_UCODE_SIZE	,	V_53
radeon_ib_pool_suspend	,	F_121
CP_RB1_CNTL	,	V_343
r600_blit_fini	,	F_107
RADEON_VM_PAGE_READABLE	,	V_403
TCC_DISABLE_SHIFT	,	V_146
mem_max_burst_length_bytes	,	V_150
nvm	,	V_392
CP_ME_RAM_RADDR	,	V_303
SPI_CONFIG_CNTL_1	,	V_188
radeon_ring_write	,	F_70
RADEON_VM_PAGE_VALID	,	V_401
max_tile_pipes	,	V_81
CP_RB0_BASE	,	V_339
radeon_get_clock_info	,	F_134
gb_addr_config	,	V_97
radeon_gart_restore	,	F_58
cayman_suspend	,	F_120
VM_CONTEXT1_CNTL	,	V_265
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_308
sc_hiz_tile_fifo_size	,	V_125
MULTI_GPU_TILE_SIZE_MASK	,	V_165
cgts_sm_ctrl_reg	,	V_107
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_61
"Failed to load firmware!\n"	,	L_34
cur_backend	,	V_77
INACTIVE_QD_PIPES_MASK	,	V_136
radeon_get_bios	,	F_128
rlc_fw	,	V_63
radeon_bo_fini	,	F_154
grbm_status	,	V_359
radeon_vm_manager_init	,	F_143
R600_PTE_READABLE	,	V_404
ready	,	V_267
radeon_atombios_init	,	F_130
drm_order	,	F_90
"ni_cp: Failed to load firmware \"%s\"\n"	,	L_18
rlc_req_size	,	V_45
r600_vram_scratch_fini	,	F_150
addr	,	V_258
SOFT_RESET_VGT	,	V_317
SX_DEBUG_1	,	V_185
"radeon: failed testing IB (%d).\n"	,	L_40
BTC_IO_MC_REGS_SIZE	,	V_17
SOFT_RESET_CP	,	V_314
SQ_GPR_RESOURCE_MGMT_1	,	V_204
cayman_vm_set_page	,	F_163
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_254
cayman_gpu_is_lockup	,	F_92
NUM_GPUS_MASK	,	V_163
KERN_ERR	,	V_49
SOFT_RESET_CB	,	V_373
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_243
