{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 21:59:12 2017 " "Info: Processing started: Fri Nov 03 21:59:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin sum\[7\] 16.388 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"sum\[7\]\" is 16.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 8; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/Block1.bdf" { { 144 200 368 160 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.030 ns) + CELL(0.438 ns) 7.320 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X32_Y4_N8 2 " "Info: 2: + IC(6.030 ns) + CELL(0.438 ns) = 7.320 ns; Loc. = LCCOMB_X32_Y4_N8; Fanout = 2; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { cin Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 8.003 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X32_Y4_N10 2 " "Info: 3: + IC(0.263 ns) + CELL(0.420 ns) = 8.003 ns; Loc. = LCCOMB_X32_Y4_N10; Fanout = 2; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.399 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X32_Y4_N4 3 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 8.399 ns; Loc. = LCCOMB_X32_Y4_N4; Fanout = 3; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 9.085 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder0\|cout~1 5 COMB LCCOMB_X32_Y4_N2 2 " "Info: 5: + IC(0.266 ns) + CELL(0.420 ns) = 9.085 ns; Loc. = LCCOMB_X32_Y4_N2; Fanout = 2; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder0\|cout~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.438 ns) 10.009 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder1\|cout~0 6 COMB LCCOMB_X33_Y4_N0 2 " "Info: 6: + IC(0.486 ns) + CELL(0.438 ns) = 10.009 ns; Loc. = LCCOMB_X33_Y4_N0; Fanout = 2; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 10.411 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder2\|cout~0 7 COMB LCCOMB_X33_Y4_N2 2 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 10.411 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 2; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 11.085 ns Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder3\|sum~0 8 COMB LCCOMB_X33_Y4_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.419 ns) = 11.085 ns; Loc. = LCCOMB_X33_Y4_N22; Fanout = 1; COMB Node = 'Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder3\|sum~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.505 ns) + CELL(2.798 ns) 16.388 ns sum\[7\] 9 PIN PIN_AC21 0 " "Info: 9: + IC(2.505 ns) + CELL(2.798 ns) = 16.388 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'sum\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum~0 sum[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/RCA_Add_Sub8_bit/Block1.bdf" { { 24 592 768 40 "sum\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.085 ns ( 37.13 % ) " "Info: Total cell delay = 6.085 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.303 ns ( 62.87 % ) " "Info: Total interconnect delay = 10.303 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "16.388 ns" { cin Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum~0 sum[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "16.388 ns" { cin {} cin~combout {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum~0 {} sum[7] {} } { 0.000ns 0.000ns 6.030ns 0.263ns 0.246ns 0.266ns 0.486ns 0.252ns 0.255ns 2.505ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.150ns 0.420ns 0.438ns 0.150ns 0.419ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 21:59:12 2017 " "Info: Processing ended: Fri Nov 03 21:59:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
