# Simple_ALU
Design, implement and simulate a simple Arithmetic Logic Unit (ALU) in Verilog.
