# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final-CPU.srcs/sources_1/ip/FADD/sim/FADD.vhd" \

# Do not sort compile order
nosort
