 #define EXYNOS5_TZPC_BASE	 0x10100000 
 #define EXYNOS5_WATCHDOG_BASE	 0x101D0000 
 #define EXYNOS5_ACE_SFR_BASE            0x10830000 
-#define EXYNOS5_DMC_PHY0_BASE	 0x10C00000 
-#define EXYNOS5_DMC_PHY1_BASE	 0x10C10000 
+#define EXYNOS5_DMC_PHY_BASE	 0x10C00000 
 #define EXYNOS5_GPIO_PART3_BASE	 0x10D10000 
 #define EXYNOS5_DMC_CTRL_BASE	 0x10DD0000 
