
18_STEPPERTEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002082  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00002082  000020f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         0000153c  00000000  00000000  00002100  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000090a  00000000  00000000  0000363c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00003f46  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004086  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  000041f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00005e3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00006d2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00007ad8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00007c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00007ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00008693  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e8       	ldi	r30, 0x82	; 130
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <main>
      7a:	0c 94 3f 10 	jmp	0x207e	; 0x207e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 24 10 	jmp	0x2048	; 0x2048 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 24 10 	jmp	0x2048	; 0x2048 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 34 10 	jmp	0x2068	; 0x2068 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_voidInit>:
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

void DIO_voidInit(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
	/*Intial PINS Direction*/ 
	DIO_u8_DDRA_REG = CONC(DIO_u8_PA7_INTIAL_DIRECTION , DIO_u8_PA6_INTIAL_DIRECTION , DIO_u8_PA5_INTIAL_DIRECTION ,  DIO_u8_PA4_INTIAL_DIRECTION, 
     b3e:	ea e3       	ldi	r30, 0x3A	; 58
     b40:	f0 e0       	ldi	r31, 0x00	; 0
     b42:	8f e0       	ldi	r24, 0x0F	; 15
     b44:	80 83       	st	Z, r24
	                       DIO_u8_PA3_INTIAL_DIRECTION , DIO_u8_PA2_INTIAL_DIRECTION , DIO_u8_PA1_INTIAL_DIRECTION ,  DIO_u8_PA0_INTIAL_DIRECTION );
    
	DIO_u8_DDRB_REG = CONC(DIO_u8_PB7_INTIAL_DIRECTION , DIO_u8_PB6_INTIAL_DIRECTION , DIO_u8_PB5_INTIAL_DIRECTION ,  DIO_u8_PB4_INTIAL_DIRECTION , 
     b46:	e7 e3       	ldi	r30, 0x37	; 55
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	10 82       	st	Z, r1
						   DIO_u8_PB3_INTIAL_DIRECTION , DIO_u8_PB2_INTIAL_DIRECTION , DIO_u8_PB1_INTIAL_DIRECTION ,  DIO_u8_PB0_INTIAL_DIRECTION );
						   
	DIO_u8_DDRC_REG = CONC(DIO_u8_PC7_INTIAL_DIRECTION , DIO_u8_PC6_INTIAL_DIRECTION , DIO_u8_PC5_INTIAL_DIRECTION ,  DIO_u8_PC4_INTIAL_DIRECTION ,
     b4c:	e4 e3       	ldi	r30, 0x34	; 52
     b4e:	f0 e0       	ldi	r31, 0x00	; 0
     b50:	10 82       	st	Z, r1
						   DIO_u8_PC3_INTIAL_DIRECTION , DIO_u8_PC2_INTIAL_DIRECTION , DIO_u8_PC1_INTIAL_DIRECTION ,  DIO_u8_PC0_INTIAL_DIRECTION );
						   
	DIO_u8_DDRD_REG = CONC(DIO_u8_PD7_INTIAL_DIRECTION , DIO_u8_PD6_INTIAL_DIRECTION , DIO_u8_PD5_INTIAL_DIRECTION ,  DIO_u8_PD4_INTIAL_DIRECTION , 
     b52:	e1 e3       	ldi	r30, 0x31	; 49
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	10 82       	st	Z, r1
						   DIO_u8_PD3_INTIAL_DIRECTION , DIO_u8_PD2_INTIAL_DIRECTION , DIO_u8_PD1_INTIAL_DIRECTION ,  DIO_u8_PD0_INTIAL_DIRECTION );
						  
						  
	/*Intial PINS Value*/
    DIO_u8_PORTA_REG = CONC(DIO_u8_PA7_INTIAL_VALUE     , DIO_u8_PA6_INTIAL_VALUE     , DIO_u8_PA5_INTIAL_VALUE ,      DIO_u8_PA4_INTIAL_VALUE , 
     b58:	eb e3       	ldi	r30, 0x3B	; 59
     b5a:	f0 e0       	ldi	r31, 0x00	; 0
     b5c:	10 82       	st	Z, r1
				            DIO_u8_PA3_INTIAL_VALUE     , DIO_u8_PA2_INTIAL_VALUE     , DIO_u8_PA1_INTIAL_VALUE ,      DIO_u8_PA0_INTIAL_VALUE);                  
                                                                                   
	DIO_u8_PORTB_REG = CONC(DIO_u8_PB7_INTIAL_VALUE     , DIO_u8_PB6_INTIAL_VALUE     , DIO_u8_PB5_INTIAL_VALUE ,      DIO_u8_PB4_INTIAL_VALUE ,
     b5e:	e8 e3       	ldi	r30, 0x38	; 56
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	10 82       	st	Z, r1
					        DIO_u8_PB3_INTIAL_VALUE     , DIO_u8_PB2_INTIAL_VALUE     , DIO_u8_PB1_INTIAL_VALUE ,      DIO_u8_PB0_INTIAL_VALUE);                  
					                                                                  
	DIO_u8_PORTC_REG = CONC(DIO_u8_PC7_INTIAL_VALUE     , DIO_u8_PC6_INTIAL_VALUE     , DIO_u8_PC5_INTIAL_VALUE ,      DIO_u8_PC4_INTIAL_VALUE , 
     b64:	e5 e3       	ldi	r30, 0x35	; 53
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	10 82       	st	Z, r1
					        DIO_u8_PC3_INTIAL_VALUE     , DIO_u8_PC2_INTIAL_VALUE     , DIO_u8_PC1_INTIAL_VALUE ,      DIO_u8_PC0_INTIAL_VALUE);                  
					                                                                 
	DIO_u8_PORTD_REG = CONC(DIO_u8_PD7_INTIAL_VALUE     , DIO_u8_PD6_INTIAL_VALUE     , DIO_u8_PD5_INTIAL_VALUE ,      DIO_u8_PD4_INTIAL_VALUE , 
     b6a:	e2 e3       	ldi	r30, 0x32	; 50
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	10 82       	st	Z, r1
						    DIO_u8_PD3_INTIAL_VALUE     , DIO_u8_PD2_INTIAL_VALUE     ,DIO_u8_PD1_INTIAL_VALUE  ,      DIO_u8_PD0_INTIAL_VALUE);
						                                               
						   
}
     b70:	cf 91       	pop	r28
     b72:	df 91       	pop	r29
     b74:	08 95       	ret

00000b76 <DIO_u8SetPinDirection>:

u8 DIO_u8SetPinDirection   (u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_PinDirection)
{
     b76:	df 93       	push	r29
     b78:	cf 93       	push	r28
     b7a:	cd b7       	in	r28, 0x3d	; 61
     b7c:	de b7       	in	r29, 0x3e	; 62
     b7e:	2e 97       	sbiw	r28, 0x0e	; 14
     b80:	0f b6       	in	r0, 0x3f	; 63
     b82:	f8 94       	cli
     b84:	de bf       	out	0x3e, r29	; 62
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	cd bf       	out	0x3d, r28	; 61
     b8a:	8a 83       	std	Y+2, r24	; 0x02
     b8c:	6b 83       	std	Y+3, r22	; 0x03
     b8e:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_OK;
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortId <=  DIO_u8_PORTD)&&(Copy_u8PinId <= DIO_u8_PIN7)&&((Copy_PinDirection == DIO_u8_OUTPUT)||(Copy_PinDirection == DIO_u8_INPUT)))
     b94:	8a 81       	ldd	r24, Y+2	; 0x02
     b96:	84 30       	cpi	r24, 0x04	; 4
     b98:	08 f0       	brcs	.+2      	; 0xb9c <DIO_u8SetPinDirection+0x26>
     b9a:	0c c1       	rjmp	.+536    	; 0xdb4 <DIO_u8SetPinDirection+0x23e>
     b9c:	8b 81       	ldd	r24, Y+3	; 0x03
     b9e:	88 30       	cpi	r24, 0x08	; 8
     ba0:	08 f0       	brcs	.+2      	; 0xba4 <DIO_u8SetPinDirection+0x2e>
     ba2:	08 c1       	rjmp	.+528    	; 0xdb4 <DIO_u8SetPinDirection+0x23e>
     ba4:	8c 81       	ldd	r24, Y+4	; 0x04
     ba6:	81 30       	cpi	r24, 0x01	; 1
     ba8:	21 f0       	breq	.+8      	; 0xbb2 <DIO_u8SetPinDirection+0x3c>
     baa:	8c 81       	ldd	r24, Y+4	; 0x04
     bac:	88 23       	and	r24, r24
     bae:	09 f0       	breq	.+2      	; 0xbb2 <DIO_u8SetPinDirection+0x3c>
     bb0:	01 c1       	rjmp	.+514    	; 0xdb4 <DIO_u8SetPinDirection+0x23e>
	{
		switch(Copy_u8PortId)
     bb2:	8a 81       	ldd	r24, Y+2	; 0x02
     bb4:	28 2f       	mov	r18, r24
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	3e 87       	std	Y+14, r19	; 0x0e
     bba:	2d 87       	std	Y+13, r18	; 0x0d
     bbc:	8d 85       	ldd	r24, Y+13	; 0x0d
     bbe:	9e 85       	ldd	r25, Y+14	; 0x0e
     bc0:	81 30       	cpi	r24, 0x01	; 1
     bc2:	91 05       	cpc	r25, r1
     bc4:	09 f4       	brne	.+2      	; 0xbc8 <DIO_u8SetPinDirection+0x52>
     bc6:	4f c0       	rjmp	.+158    	; 0xc66 <DIO_u8SetPinDirection+0xf0>
     bc8:	2d 85       	ldd	r18, Y+13	; 0x0d
     bca:	3e 85       	ldd	r19, Y+14	; 0x0e
     bcc:	22 30       	cpi	r18, 0x02	; 2
     bce:	31 05       	cpc	r19, r1
     bd0:	2c f4       	brge	.+10     	; 0xbdc <DIO_u8SetPinDirection+0x66>
     bd2:	8d 85       	ldd	r24, Y+13	; 0x0d
     bd4:	9e 85       	ldd	r25, Y+14	; 0x0e
     bd6:	00 97       	sbiw	r24, 0x00	; 0
     bd8:	71 f0       	breq	.+28     	; 0xbf6 <DIO_u8SetPinDirection+0x80>
     bda:	ed c0       	rjmp	.+474    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
     bdc:	2d 85       	ldd	r18, Y+13	; 0x0d
     bde:	3e 85       	ldd	r19, Y+14	; 0x0e
     be0:	22 30       	cpi	r18, 0x02	; 2
     be2:	31 05       	cpc	r19, r1
     be4:	09 f4       	brne	.+2      	; 0xbe8 <DIO_u8SetPinDirection+0x72>
     be6:	77 c0       	rjmp	.+238    	; 0xcd6 <DIO_u8SetPinDirection+0x160>
     be8:	8d 85       	ldd	r24, Y+13	; 0x0d
     bea:	9e 85       	ldd	r25, Y+14	; 0x0e
     bec:	83 30       	cpi	r24, 0x03	; 3
     bee:	91 05       	cpc	r25, r1
     bf0:	09 f4       	brne	.+2      	; 0xbf4 <DIO_u8SetPinDirection+0x7e>
     bf2:	a9 c0       	rjmp	.+338    	; 0xd46 <DIO_u8SetPinDirection+0x1d0>
     bf4:	e0 c0       	rjmp	.+448    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
		{
			case DIO_u8_PORTA:
				switch(Copy_PinDirection)
     bf6:	8c 81       	ldd	r24, Y+4	; 0x04
     bf8:	28 2f       	mov	r18, r24
     bfa:	30 e0       	ldi	r19, 0x00	; 0
     bfc:	3c 87       	std	Y+12, r19	; 0x0c
     bfe:	2b 87       	std	Y+11, r18	; 0x0b
     c00:	8b 85       	ldd	r24, Y+11	; 0x0b
     c02:	9c 85       	ldd	r25, Y+12	; 0x0c
     c04:	00 97       	sbiw	r24, 0x00	; 0
     c06:	d1 f0       	breq	.+52     	; 0xc3c <DIO_u8SetPinDirection+0xc6>
     c08:	2b 85       	ldd	r18, Y+11	; 0x0b
     c0a:	3c 85       	ldd	r19, Y+12	; 0x0c
     c0c:	21 30       	cpi	r18, 0x01	; 1
     c0e:	31 05       	cpc	r19, r1
     c10:	09 f0       	breq	.+2      	; 0xc14 <DIO_u8SetPinDirection+0x9e>
     c12:	d1 c0       	rjmp	.+418    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				{
					case DIO_u8_OUTPUT: SET_BIT(DIO_u8_DDRA_REG,Copy_u8PinId); break;
     c14:	aa e3       	ldi	r26, 0x3A	; 58
     c16:	b0 e0       	ldi	r27, 0x00	; 0
     c18:	ea e3       	ldi	r30, 0x3A	; 58
     c1a:	f0 e0       	ldi	r31, 0x00	; 0
     c1c:	80 81       	ld	r24, Z
     c1e:	48 2f       	mov	r20, r24
     c20:	8b 81       	ldd	r24, Y+3	; 0x03
     c22:	28 2f       	mov	r18, r24
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	81 e0       	ldi	r24, 0x01	; 1
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	02 2e       	mov	r0, r18
     c2c:	02 c0       	rjmp	.+4      	; 0xc32 <DIO_u8SetPinDirection+0xbc>
     c2e:	88 0f       	add	r24, r24
     c30:	99 1f       	adc	r25, r25
     c32:	0a 94       	dec	r0
     c34:	e2 f7       	brpl	.-8      	; 0xc2e <DIO_u8SetPinDirection+0xb8>
     c36:	84 2b       	or	r24, r20
     c38:	8c 93       	st	X, r24
     c3a:	bd c0       	rjmp	.+378    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
					case DIO_u8_INPUT : CLR_BIT(DIO_u8_DDRA_REG,Copy_u8PinId); break;
     c3c:	aa e3       	ldi	r26, 0x3A	; 58
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	ea e3       	ldi	r30, 0x3A	; 58
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	48 2f       	mov	r20, r24
     c48:	8b 81       	ldd	r24, Y+3	; 0x03
     c4a:	28 2f       	mov	r18, r24
     c4c:	30 e0       	ldi	r19, 0x00	; 0
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	02 2e       	mov	r0, r18
     c54:	02 c0       	rjmp	.+4      	; 0xc5a <DIO_u8SetPinDirection+0xe4>
     c56:	88 0f       	add	r24, r24
     c58:	99 1f       	adc	r25, r25
     c5a:	0a 94       	dec	r0
     c5c:	e2 f7       	brpl	.-8      	; 0xc56 <DIO_u8SetPinDirection+0xe0>
     c5e:	80 95       	com	r24
     c60:	84 23       	and	r24, r20
     c62:	8c 93       	st	X, r24
     c64:	a8 c0       	rjmp	.+336    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				}
			break;
			
			case DIO_u8_PORTB:
				switch(Copy_PinDirection)
     c66:	8c 81       	ldd	r24, Y+4	; 0x04
     c68:	28 2f       	mov	r18, r24
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	3a 87       	std	Y+10, r19	; 0x0a
     c6e:	29 87       	std	Y+9, r18	; 0x09
     c70:	89 85       	ldd	r24, Y+9	; 0x09
     c72:	9a 85       	ldd	r25, Y+10	; 0x0a
     c74:	00 97       	sbiw	r24, 0x00	; 0
     c76:	d1 f0       	breq	.+52     	; 0xcac <DIO_u8SetPinDirection+0x136>
     c78:	29 85       	ldd	r18, Y+9	; 0x09
     c7a:	3a 85       	ldd	r19, Y+10	; 0x0a
     c7c:	21 30       	cpi	r18, 0x01	; 1
     c7e:	31 05       	cpc	r19, r1
     c80:	09 f0       	breq	.+2      	; 0xc84 <DIO_u8SetPinDirection+0x10e>
     c82:	99 c0       	rjmp	.+306    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				{
					case DIO_u8_OUTPUT: SET_BIT(DIO_u8_DDRB_REG,Copy_u8PinId); break;
     c84:	a7 e3       	ldi	r26, 0x37	; 55
     c86:	b0 e0       	ldi	r27, 0x00	; 0
     c88:	e7 e3       	ldi	r30, 0x37	; 55
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	80 81       	ld	r24, Z
     c8e:	48 2f       	mov	r20, r24
     c90:	8b 81       	ldd	r24, Y+3	; 0x03
     c92:	28 2f       	mov	r18, r24
     c94:	30 e0       	ldi	r19, 0x00	; 0
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	90 e0       	ldi	r25, 0x00	; 0
     c9a:	02 2e       	mov	r0, r18
     c9c:	02 c0       	rjmp	.+4      	; 0xca2 <DIO_u8SetPinDirection+0x12c>
     c9e:	88 0f       	add	r24, r24
     ca0:	99 1f       	adc	r25, r25
     ca2:	0a 94       	dec	r0
     ca4:	e2 f7       	brpl	.-8      	; 0xc9e <DIO_u8SetPinDirection+0x128>
     ca6:	84 2b       	or	r24, r20
     ca8:	8c 93       	st	X, r24
     caa:	85 c0       	rjmp	.+266    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
					case DIO_u8_INPUT : CLR_BIT(DIO_u8_DDRB_REG,Copy_u8PinId); break;
     cac:	a7 e3       	ldi	r26, 0x37	; 55
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e7 e3       	ldi	r30, 0x37	; 55
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	48 2f       	mov	r20, r24
     cb8:	8b 81       	ldd	r24, Y+3	; 0x03
     cba:	28 2f       	mov	r18, r24
     cbc:	30 e0       	ldi	r19, 0x00	; 0
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	02 2e       	mov	r0, r18
     cc4:	02 c0       	rjmp	.+4      	; 0xcca <DIO_u8SetPinDirection+0x154>
     cc6:	88 0f       	add	r24, r24
     cc8:	99 1f       	adc	r25, r25
     cca:	0a 94       	dec	r0
     ccc:	e2 f7       	brpl	.-8      	; 0xcc6 <DIO_u8SetPinDirection+0x150>
     cce:	80 95       	com	r24
     cd0:	84 23       	and	r24, r20
     cd2:	8c 93       	st	X, r24
     cd4:	70 c0       	rjmp	.+224    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				}
			break;
			
			case DIO_u8_PORTC:
				switch(Copy_PinDirection)
     cd6:	8c 81       	ldd	r24, Y+4	; 0x04
     cd8:	28 2f       	mov	r18, r24
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	38 87       	std	Y+8, r19	; 0x08
     cde:	2f 83       	std	Y+7, r18	; 0x07
     ce0:	8f 81       	ldd	r24, Y+7	; 0x07
     ce2:	98 85       	ldd	r25, Y+8	; 0x08
     ce4:	00 97       	sbiw	r24, 0x00	; 0
     ce6:	d1 f0       	breq	.+52     	; 0xd1c <DIO_u8SetPinDirection+0x1a6>
     ce8:	2f 81       	ldd	r18, Y+7	; 0x07
     cea:	38 85       	ldd	r19, Y+8	; 0x08
     cec:	21 30       	cpi	r18, 0x01	; 1
     cee:	31 05       	cpc	r19, r1
     cf0:	09 f0       	breq	.+2      	; 0xcf4 <DIO_u8SetPinDirection+0x17e>
     cf2:	61 c0       	rjmp	.+194    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				{
					case DIO_u8_OUTPUT: SET_BIT(DIO_u8_DDRC_REG,Copy_u8PinId); break;
     cf4:	a4 e3       	ldi	r26, 0x34	; 52
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	e4 e3       	ldi	r30, 0x34	; 52
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	48 2f       	mov	r20, r24
     d00:	8b 81       	ldd	r24, Y+3	; 0x03
     d02:	28 2f       	mov	r18, r24
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	02 2e       	mov	r0, r18
     d0c:	02 c0       	rjmp	.+4      	; 0xd12 <DIO_u8SetPinDirection+0x19c>
     d0e:	88 0f       	add	r24, r24
     d10:	99 1f       	adc	r25, r25
     d12:	0a 94       	dec	r0
     d14:	e2 f7       	brpl	.-8      	; 0xd0e <DIO_u8SetPinDirection+0x198>
     d16:	84 2b       	or	r24, r20
     d18:	8c 93       	st	X, r24
     d1a:	4d c0       	rjmp	.+154    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
					case DIO_u8_INPUT : CLR_BIT(DIO_u8_DDRC_REG,Copy_u8PinId); break;
     d1c:	a4 e3       	ldi	r26, 0x34	; 52
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	e4 e3       	ldi	r30, 0x34	; 52
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	48 2f       	mov	r20, r24
     d28:	8b 81       	ldd	r24, Y+3	; 0x03
     d2a:	28 2f       	mov	r18, r24
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	02 2e       	mov	r0, r18
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <DIO_u8SetPinDirection+0x1c4>
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	0a 94       	dec	r0
     d3c:	e2 f7       	brpl	.-8      	; 0xd36 <DIO_u8SetPinDirection+0x1c0>
     d3e:	80 95       	com	r24
     d40:	84 23       	and	r24, r20
     d42:	8c 93       	st	X, r24
     d44:	38 c0       	rjmp	.+112    	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				}
			break;
			
			case DIO_u8_PORTD:
				switch(Copy_PinDirection)
     d46:	8c 81       	ldd	r24, Y+4	; 0x04
     d48:	28 2f       	mov	r18, r24
     d4a:	30 e0       	ldi	r19, 0x00	; 0
     d4c:	3e 83       	std	Y+6, r19	; 0x06
     d4e:	2d 83       	std	Y+5, r18	; 0x05
     d50:	8d 81       	ldd	r24, Y+5	; 0x05
     d52:	9e 81       	ldd	r25, Y+6	; 0x06
     d54:	00 97       	sbiw	r24, 0x00	; 0
     d56:	c9 f0       	breq	.+50     	; 0xd8a <DIO_u8SetPinDirection+0x214>
     d58:	2d 81       	ldd	r18, Y+5	; 0x05
     d5a:	3e 81       	ldd	r19, Y+6	; 0x06
     d5c:	21 30       	cpi	r18, 0x01	; 1
     d5e:	31 05       	cpc	r19, r1
     d60:	51 f5       	brne	.+84     	; 0xdb6 <DIO_u8SetPinDirection+0x240>
				{
					case DIO_u8_OUTPUT: SET_BIT(DIO_u8_DDRD_REG,Copy_u8PinId); break;
     d62:	a1 e3       	ldi	r26, 0x31	; 49
     d64:	b0 e0       	ldi	r27, 0x00	; 0
     d66:	e1 e3       	ldi	r30, 0x31	; 49
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	48 2f       	mov	r20, r24
     d6e:	8b 81       	ldd	r24, Y+3	; 0x03
     d70:	28 2f       	mov	r18, r24
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	81 e0       	ldi	r24, 0x01	; 1
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	02 2e       	mov	r0, r18
     d7a:	02 c0       	rjmp	.+4      	; 0xd80 <DIO_u8SetPinDirection+0x20a>
     d7c:	88 0f       	add	r24, r24
     d7e:	99 1f       	adc	r25, r25
     d80:	0a 94       	dec	r0
     d82:	e2 f7       	brpl	.-8      	; 0xd7c <DIO_u8SetPinDirection+0x206>
     d84:	84 2b       	or	r24, r20
     d86:	8c 93       	st	X, r24
     d88:	16 c0       	rjmp	.+44     	; 0xdb6 <DIO_u8SetPinDirection+0x240>
					case DIO_u8_INPUT : CLR_BIT(DIO_u8_DDRD_REG,Copy_u8PinId); break;
     d8a:	a1 e3       	ldi	r26, 0x31	; 49
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	e1 e3       	ldi	r30, 0x31	; 49
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	48 2f       	mov	r20, r24
     d96:	8b 81       	ldd	r24, Y+3	; 0x03
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	02 2e       	mov	r0, r18
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <DIO_u8SetPinDirection+0x232>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	0a 94       	dec	r0
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <DIO_u8SetPinDirection+0x22e>
     dac:	80 95       	com	r24
     dae:	84 23       	and	r24, r20
     db0:	8c 93       	st	X, r24
     db2:	01 c0       	rjmp	.+2      	; 0xdb6 <DIO_u8SetPinDirection+0x240>
			
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
     db4:	19 82       	std	Y+1, r1	; 0x01
	}

	
	return Local_u8ErrorState;
     db6:	89 81       	ldd	r24, Y+1	; 0x01
}
     db8:	2e 96       	adiw	r28, 0x0e	; 14
     dba:	0f b6       	in	r0, 0x3f	; 63
     dbc:	f8 94       	cli
     dbe:	de bf       	out	0x3e, r29	; 62
     dc0:	0f be       	out	0x3f, r0	; 63
     dc2:	cd bf       	out	0x3d, r28	; 61
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <DIO_u8SetPinValue>:

u8 DIO_u8SetPinValue       (u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_PinValue)
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	cd b7       	in	r28, 0x3d	; 61
     dd0:	de b7       	in	r29, 0x3e	; 62
     dd2:	2e 97       	sbiw	r28, 0x0e	; 14
     dd4:	0f b6       	in	r0, 0x3f	; 63
     dd6:	f8 94       	cli
     dd8:	de bf       	out	0x3e, r29	; 62
     dda:	0f be       	out	0x3f, r0	; 63
     ddc:	cd bf       	out	0x3d, r28	; 61
     dde:	8a 83       	std	Y+2, r24	; 0x02
     de0:	6b 83       	std	Y+3, r22	; 0x03
     de2:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_OK;
     de4:	81 e0       	ldi	r24, 0x01	; 1
     de6:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8PinId <= DIO_u8_PIN7)
     de8:	8b 81       	ldd	r24, Y+3	; 0x03
     dea:	88 30       	cpi	r24, 0x08	; 8
     dec:	08 f0       	brcs	.+2      	; 0xdf0 <DIO_u8SetPinValue+0x26>
     dee:	08 c1       	rjmp	.+528    	; 0x1000 <DIO_u8SetPinValue+0x236>
	{
		switch (Copy_u8PortId)
     df0:	8a 81       	ldd	r24, Y+2	; 0x02
     df2:	28 2f       	mov	r18, r24
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	3e 87       	std	Y+14, r19	; 0x0e
     df8:	2d 87       	std	Y+13, r18	; 0x0d
     dfa:	8d 85       	ldd	r24, Y+13	; 0x0d
     dfc:	9e 85       	ldd	r25, Y+14	; 0x0e
     dfe:	81 30       	cpi	r24, 0x01	; 1
     e00:	91 05       	cpc	r25, r1
     e02:	09 f4       	brne	.+2      	; 0xe06 <DIO_u8SetPinValue+0x3c>
     e04:	50 c0       	rjmp	.+160    	; 0xea6 <DIO_u8SetPinValue+0xdc>
     e06:	2d 85       	ldd	r18, Y+13	; 0x0d
     e08:	3e 85       	ldd	r19, Y+14	; 0x0e
     e0a:	22 30       	cpi	r18, 0x02	; 2
     e0c:	31 05       	cpc	r19, r1
     e0e:	2c f4       	brge	.+10     	; 0xe1a <DIO_u8SetPinValue+0x50>
     e10:	8d 85       	ldd	r24, Y+13	; 0x0d
     e12:	9e 85       	ldd	r25, Y+14	; 0x0e
     e14:	00 97       	sbiw	r24, 0x00	; 0
     e16:	71 f0       	breq	.+28     	; 0xe34 <DIO_u8SetPinValue+0x6a>
     e18:	f1 c0       	rjmp	.+482    	; 0xffc <DIO_u8SetPinValue+0x232>
     e1a:	2d 85       	ldd	r18, Y+13	; 0x0d
     e1c:	3e 85       	ldd	r19, Y+14	; 0x0e
     e1e:	22 30       	cpi	r18, 0x02	; 2
     e20:	31 05       	cpc	r19, r1
     e22:	09 f4       	brne	.+2      	; 0xe26 <DIO_u8SetPinValue+0x5c>
     e24:	79 c0       	rjmp	.+242    	; 0xf18 <DIO_u8SetPinValue+0x14e>
     e26:	8d 85       	ldd	r24, Y+13	; 0x0d
     e28:	9e 85       	ldd	r25, Y+14	; 0x0e
     e2a:	83 30       	cpi	r24, 0x03	; 3
     e2c:	91 05       	cpc	r25, r1
     e2e:	09 f4       	brne	.+2      	; 0xe32 <DIO_u8SetPinValue+0x68>
     e30:	ac c0       	rjmp	.+344    	; 0xf8a <DIO_u8SetPinValue+0x1c0>
     e32:	e4 c0       	rjmp	.+456    	; 0xffc <DIO_u8SetPinValue+0x232>
			{
				case DIO_u8_PORTA:
					switch (Copy_PinValue)
     e34:	8c 81       	ldd	r24, Y+4	; 0x04
     e36:	28 2f       	mov	r18, r24
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	3c 87       	std	Y+12, r19	; 0x0c
     e3c:	2b 87       	std	Y+11, r18	; 0x0b
     e3e:	8b 85       	ldd	r24, Y+11	; 0x0b
     e40:	9c 85       	ldd	r25, Y+12	; 0x0c
     e42:	00 97       	sbiw	r24, 0x00	; 0
     e44:	c9 f0       	breq	.+50     	; 0xe78 <DIO_u8SetPinValue+0xae>
     e46:	2b 85       	ldd	r18, Y+11	; 0x0b
     e48:	3c 85       	ldd	r19, Y+12	; 0x0c
     e4a:	21 30       	cpi	r18, 0x01	; 1
     e4c:	31 05       	cpc	r19, r1
     e4e:	49 f5       	brne	.+82     	; 0xea2 <DIO_u8SetPinValue+0xd8>
					{
						case DIO_u8_HIGH: SET_BIT(DIO_u8_PORTA_REG,Copy_u8PinId); break;
     e50:	ab e3       	ldi	r26, 0x3B	; 59
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	eb e3       	ldi	r30, 0x3B	; 59
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	48 2f       	mov	r20, r24
     e5c:	8b 81       	ldd	r24, Y+3	; 0x03
     e5e:	28 2f       	mov	r18, r24
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	02 2e       	mov	r0, r18
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <DIO_u8SetPinValue+0xa4>
     e6a:	88 0f       	add	r24, r24
     e6c:	99 1f       	adc	r25, r25
     e6e:	0a 94       	dec	r0
     e70:	e2 f7       	brpl	.-8      	; 0xe6a <DIO_u8SetPinValue+0xa0>
     e72:	84 2b       	or	r24, r20
     e74:	8c 93       	st	X, r24
     e76:	c5 c0       	rjmp	.+394    	; 0x1002 <DIO_u8SetPinValue+0x238>
						case DIO_u8_LOW : CLR_BIT(DIO_u8_PORTA_REG,Copy_u8PinId); break;
     e78:	ab e3       	ldi	r26, 0x3B	; 59
     e7a:	b0 e0       	ldi	r27, 0x00	; 0
     e7c:	eb e3       	ldi	r30, 0x3B	; 59
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	48 2f       	mov	r20, r24
     e84:	8b 81       	ldd	r24, Y+3	; 0x03
     e86:	28 2f       	mov	r18, r24
     e88:	30 e0       	ldi	r19, 0x00	; 0
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	02 2e       	mov	r0, r18
     e90:	02 c0       	rjmp	.+4      	; 0xe96 <DIO_u8SetPinValue+0xcc>
     e92:	88 0f       	add	r24, r24
     e94:	99 1f       	adc	r25, r25
     e96:	0a 94       	dec	r0
     e98:	e2 f7       	brpl	.-8      	; 0xe92 <DIO_u8SetPinValue+0xc8>
     e9a:	80 95       	com	r24
     e9c:	84 23       	and	r24, r20
     e9e:	8c 93       	st	X, r24
     ea0:	b0 c0       	rjmp	.+352    	; 0x1002 <DIO_u8SetPinValue+0x238>
						default         : Local_u8ErrorState = STD_TYPES_NOK;
     ea2:	19 82       	std	Y+1, r1	; 0x01
     ea4:	ae c0       	rjmp	.+348    	; 0x1002 <DIO_u8SetPinValue+0x238>
					}
				break;
				
				case DIO_u8_PORTB:
					switch (Copy_PinValue)
     ea6:	8c 81       	ldd	r24, Y+4	; 0x04
     ea8:	28 2f       	mov	r18, r24
     eaa:	30 e0       	ldi	r19, 0x00	; 0
     eac:	3a 87       	std	Y+10, r19	; 0x0a
     eae:	29 87       	std	Y+9, r18	; 0x09
     eb0:	89 85       	ldd	r24, Y+9	; 0x09
     eb2:	9a 85       	ldd	r25, Y+10	; 0x0a
     eb4:	00 97       	sbiw	r24, 0x00	; 0
     eb6:	c9 f0       	breq	.+50     	; 0xeea <DIO_u8SetPinValue+0x120>
     eb8:	29 85       	ldd	r18, Y+9	; 0x09
     eba:	3a 85       	ldd	r19, Y+10	; 0x0a
     ebc:	21 30       	cpi	r18, 0x01	; 1
     ebe:	31 05       	cpc	r19, r1
     ec0:	49 f5       	brne	.+82     	; 0xf14 <DIO_u8SetPinValue+0x14a>
					{
						case DIO_u8_HIGH: SET_BIT(DIO_u8_PORTB_REG,Copy_u8PinId); break;
     ec2:	a8 e3       	ldi	r26, 0x38	; 56
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e8 e3       	ldi	r30, 0x38	; 56
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	48 2f       	mov	r20, r24
     ece:	8b 81       	ldd	r24, Y+3	; 0x03
     ed0:	28 2f       	mov	r18, r24
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	81 e0       	ldi	r24, 0x01	; 1
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	02 2e       	mov	r0, r18
     eda:	02 c0       	rjmp	.+4      	; 0xee0 <DIO_u8SetPinValue+0x116>
     edc:	88 0f       	add	r24, r24
     ede:	99 1f       	adc	r25, r25
     ee0:	0a 94       	dec	r0
     ee2:	e2 f7       	brpl	.-8      	; 0xedc <DIO_u8SetPinValue+0x112>
     ee4:	84 2b       	or	r24, r20
     ee6:	8c 93       	st	X, r24
     ee8:	8c c0       	rjmp	.+280    	; 0x1002 <DIO_u8SetPinValue+0x238>
						case DIO_u8_LOW : CLR_BIT(DIO_u8_PORTB_REG,Copy_u8PinId); break;
     eea:	a8 e3       	ldi	r26, 0x38	; 56
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e8 e3       	ldi	r30, 0x38	; 56
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	48 2f       	mov	r20, r24
     ef6:	8b 81       	ldd	r24, Y+3	; 0x03
     ef8:	28 2f       	mov	r18, r24
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	02 2e       	mov	r0, r18
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <DIO_u8SetPinValue+0x13e>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <DIO_u8SetPinValue+0x13a>
     f0c:	80 95       	com	r24
     f0e:	84 23       	and	r24, r20
     f10:	8c 93       	st	X, r24
     f12:	77 c0       	rjmp	.+238    	; 0x1002 <DIO_u8SetPinValue+0x238>
						default         : Local_u8ErrorState = STD_TYPES_NOK;
     f14:	19 82       	std	Y+1, r1	; 0x01
     f16:	75 c0       	rjmp	.+234    	; 0x1002 <DIO_u8SetPinValue+0x238>
					}
				break;
				
				case DIO_u8_PORTC:
					switch (Copy_PinValue)
     f18:	8c 81       	ldd	r24, Y+4	; 0x04
     f1a:	28 2f       	mov	r18, r24
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	38 87       	std	Y+8, r19	; 0x08
     f20:	2f 83       	std	Y+7, r18	; 0x07
     f22:	8f 81       	ldd	r24, Y+7	; 0x07
     f24:	98 85       	ldd	r25, Y+8	; 0x08
     f26:	00 97       	sbiw	r24, 0x00	; 0
     f28:	c9 f0       	breq	.+50     	; 0xf5c <DIO_u8SetPinValue+0x192>
     f2a:	2f 81       	ldd	r18, Y+7	; 0x07
     f2c:	38 85       	ldd	r19, Y+8	; 0x08
     f2e:	21 30       	cpi	r18, 0x01	; 1
     f30:	31 05       	cpc	r19, r1
     f32:	49 f5       	brne	.+82     	; 0xf86 <DIO_u8SetPinValue+0x1bc>
					{
						case DIO_u8_HIGH: SET_BIT(DIO_u8_PORTC_REG,Copy_u8PinId); break;
     f34:	a5 e3       	ldi	r26, 0x35	; 53
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e5 e3       	ldi	r30, 0x35	; 53
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	48 2f       	mov	r20, r24
     f40:	8b 81       	ldd	r24, Y+3	; 0x03
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	02 2e       	mov	r0, r18
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <DIO_u8SetPinValue+0x188>
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	0a 94       	dec	r0
     f54:	e2 f7       	brpl	.-8      	; 0xf4e <DIO_u8SetPinValue+0x184>
     f56:	84 2b       	or	r24, r20
     f58:	8c 93       	st	X, r24
     f5a:	53 c0       	rjmp	.+166    	; 0x1002 <DIO_u8SetPinValue+0x238>
						case DIO_u8_LOW : CLR_BIT(DIO_u8_PORTC_REG,Copy_u8PinId); break;
     f5c:	a5 e3       	ldi	r26, 0x35	; 53
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	e5 e3       	ldi	r30, 0x35	; 53
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	48 2f       	mov	r20, r24
     f68:	8b 81       	ldd	r24, Y+3	; 0x03
     f6a:	28 2f       	mov	r18, r24
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	81 e0       	ldi	r24, 0x01	; 1
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	02 2e       	mov	r0, r18
     f74:	02 c0       	rjmp	.+4      	; 0xf7a <DIO_u8SetPinValue+0x1b0>
     f76:	88 0f       	add	r24, r24
     f78:	99 1f       	adc	r25, r25
     f7a:	0a 94       	dec	r0
     f7c:	e2 f7       	brpl	.-8      	; 0xf76 <DIO_u8SetPinValue+0x1ac>
     f7e:	80 95       	com	r24
     f80:	84 23       	and	r24, r20
     f82:	8c 93       	st	X, r24
     f84:	3e c0       	rjmp	.+124    	; 0x1002 <DIO_u8SetPinValue+0x238>
						default         : Local_u8ErrorState = STD_TYPES_NOK;
     f86:	19 82       	std	Y+1, r1	; 0x01
     f88:	3c c0       	rjmp	.+120    	; 0x1002 <DIO_u8SetPinValue+0x238>
					}
				break;
				
				case DIO_u8_PORTD:
					switch (Copy_PinValue)
     f8a:	8c 81       	ldd	r24, Y+4	; 0x04
     f8c:	28 2f       	mov	r18, r24
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	3e 83       	std	Y+6, r19	; 0x06
     f92:	2d 83       	std	Y+5, r18	; 0x05
     f94:	8d 81       	ldd	r24, Y+5	; 0x05
     f96:	9e 81       	ldd	r25, Y+6	; 0x06
     f98:	00 97       	sbiw	r24, 0x00	; 0
     f9a:	c9 f0       	breq	.+50     	; 0xfce <DIO_u8SetPinValue+0x204>
     f9c:	2d 81       	ldd	r18, Y+5	; 0x05
     f9e:	3e 81       	ldd	r19, Y+6	; 0x06
     fa0:	21 30       	cpi	r18, 0x01	; 1
     fa2:	31 05       	cpc	r19, r1
     fa4:	49 f5       	brne	.+82     	; 0xff8 <DIO_u8SetPinValue+0x22e>
					{
						case DIO_u8_HIGH: SET_BIT(DIO_u8_PORTD_REG,Copy_u8PinId); break;
     fa6:	a2 e3       	ldi	r26, 0x32	; 50
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	e2 e3       	ldi	r30, 0x32	; 50
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	48 2f       	mov	r20, r24
     fb2:	8b 81       	ldd	r24, Y+3	; 0x03
     fb4:	28 2f       	mov	r18, r24
     fb6:	30 e0       	ldi	r19, 0x00	; 0
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	02 2e       	mov	r0, r18
     fbe:	02 c0       	rjmp	.+4      	; 0xfc4 <DIO_u8SetPinValue+0x1fa>
     fc0:	88 0f       	add	r24, r24
     fc2:	99 1f       	adc	r25, r25
     fc4:	0a 94       	dec	r0
     fc6:	e2 f7       	brpl	.-8      	; 0xfc0 <DIO_u8SetPinValue+0x1f6>
     fc8:	84 2b       	or	r24, r20
     fca:	8c 93       	st	X, r24
     fcc:	1a c0       	rjmp	.+52     	; 0x1002 <DIO_u8SetPinValue+0x238>
						case DIO_u8_LOW : CLR_BIT(DIO_u8_PORTD_REG,Copy_u8PinId); break;
     fce:	a2 e3       	ldi	r26, 0x32	; 50
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	e2 e3       	ldi	r30, 0x32	; 50
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	48 2f       	mov	r20, r24
     fda:	8b 81       	ldd	r24, Y+3	; 0x03
     fdc:	28 2f       	mov	r18, r24
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	02 2e       	mov	r0, r18
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <DIO_u8SetPinValue+0x222>
     fe8:	88 0f       	add	r24, r24
     fea:	99 1f       	adc	r25, r25
     fec:	0a 94       	dec	r0
     fee:	e2 f7       	brpl	.-8      	; 0xfe8 <DIO_u8SetPinValue+0x21e>
     ff0:	80 95       	com	r24
     ff2:	84 23       	and	r24, r20
     ff4:	8c 93       	st	X, r24
     ff6:	05 c0       	rjmp	.+10     	; 0x1002 <DIO_u8SetPinValue+0x238>
						default         : Local_u8ErrorState = STD_TYPES_NOK;
     ff8:	19 82       	std	Y+1, r1	; 0x01
     ffa:	03 c0       	rjmp	.+6      	; 0x1002 <DIO_u8SetPinValue+0x238>
					}
				break;
				
				default:Local_u8ErrorState = STD_TYPES_NOK;
     ffc:	19 82       	std	Y+1, r1	; 0x01
     ffe:	01 c0       	rjmp	.+2      	; 0x1002 <DIO_u8SetPinValue+0x238>
				
			}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1000:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_u8ErrorState;
    1002:	89 81       	ldd	r24, Y+1	; 0x01
}
    1004:	2e 96       	adiw	r28, 0x0e	; 14
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	f8 94       	cli
    100a:	de bf       	out	0x3e, r29	; 62
    100c:	0f be       	out	0x3f, r0	; 63
    100e:	cd bf       	out	0x3d, r28	; 61
    1010:	cf 91       	pop	r28
    1012:	df 91       	pop	r29
    1014:	08 95       	ret

00001016 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue       (u8 Copy_u8PortId, u8 Copy_u8PinId, u8 * Copy_pu8ReturnedPinValue )
{
    1016:	df 93       	push	r29
    1018:	cf 93       	push	r28
    101a:	cd b7       	in	r28, 0x3d	; 61
    101c:	de b7       	in	r29, 0x3e	; 62
    101e:	28 97       	sbiw	r28, 0x08	; 8
    1020:	0f b6       	in	r0, 0x3f	; 63
    1022:	f8 94       	cli
    1024:	de bf       	out	0x3e, r29	; 62
    1026:	0f be       	out	0x3f, r0	; 63
    1028:	cd bf       	out	0x3d, r28	; 61
    102a:	8b 83       	std	Y+3, r24	; 0x03
    102c:	6c 83       	std	Y+4, r22	; 0x04
    102e:	5e 83       	std	Y+6, r21	; 0x06
    1030:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1032:	81 e0       	ldi	r24, 0x01	; 1
    1034:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8PinValue;
	
	if((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId <= DIO_u8_PIN7) && (Copy_pu8ReturnedPinValue != NULL))
    1036:	8b 81       	ldd	r24, Y+3	; 0x03
    1038:	84 30       	cpi	r24, 0x04	; 4
    103a:	08 f0       	brcs	.+2      	; 0x103e <DIO_u8GetPinValue+0x28>
    103c:	9f c0       	rjmp	.+318    	; 0x117c <DIO_u8GetPinValue+0x166>
    103e:	8c 81       	ldd	r24, Y+4	; 0x04
    1040:	88 30       	cpi	r24, 0x08	; 8
    1042:	08 f0       	brcs	.+2      	; 0x1046 <DIO_u8GetPinValue+0x30>
    1044:	9b c0       	rjmp	.+310    	; 0x117c <DIO_u8GetPinValue+0x166>
    1046:	8d 81       	ldd	r24, Y+5	; 0x05
    1048:	9e 81       	ldd	r25, Y+6	; 0x06
    104a:	00 97       	sbiw	r24, 0x00	; 0
    104c:	09 f4       	brne	.+2      	; 0x1050 <DIO_u8GetPinValue+0x3a>
    104e:	96 c0       	rjmp	.+300    	; 0x117c <DIO_u8GetPinValue+0x166>
	{
		switch (Copy_u8PortId)
    1050:	8b 81       	ldd	r24, Y+3	; 0x03
    1052:	28 2f       	mov	r18, r24
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	38 87       	std	Y+8, r19	; 0x08
    1058:	2f 83       	std	Y+7, r18	; 0x07
    105a:	4f 81       	ldd	r20, Y+7	; 0x07
    105c:	58 85       	ldd	r21, Y+8	; 0x08
    105e:	41 30       	cpi	r20, 0x01	; 1
    1060:	51 05       	cpc	r21, r1
    1062:	a9 f1       	breq	.+106    	; 0x10ce <DIO_u8GetPinValue+0xb8>
    1064:	8f 81       	ldd	r24, Y+7	; 0x07
    1066:	98 85       	ldd	r25, Y+8	; 0x08
    1068:	82 30       	cpi	r24, 0x02	; 2
    106a:	91 05       	cpc	r25, r1
    106c:	34 f4       	brge	.+12     	; 0x107a <DIO_u8GetPinValue+0x64>
    106e:	2f 81       	ldd	r18, Y+7	; 0x07
    1070:	38 85       	ldd	r19, Y+8	; 0x08
    1072:	21 15       	cp	r18, r1
    1074:	31 05       	cpc	r19, r1
    1076:	71 f0       	breq	.+28     	; 0x1094 <DIO_u8GetPinValue+0x7e>
    1078:	82 c0       	rjmp	.+260    	; 0x117e <DIO_u8GetPinValue+0x168>
    107a:	4f 81       	ldd	r20, Y+7	; 0x07
    107c:	58 85       	ldd	r21, Y+8	; 0x08
    107e:	42 30       	cpi	r20, 0x02	; 2
    1080:	51 05       	cpc	r21, r1
    1082:	09 f4       	brne	.+2      	; 0x1086 <DIO_u8GetPinValue+0x70>
    1084:	41 c0       	rjmp	.+130    	; 0x1108 <DIO_u8GetPinValue+0xf2>
    1086:	8f 81       	ldd	r24, Y+7	; 0x07
    1088:	98 85       	ldd	r25, Y+8	; 0x08
    108a:	83 30       	cpi	r24, 0x03	; 3
    108c:	91 05       	cpc	r25, r1
    108e:	09 f4       	brne	.+2      	; 0x1092 <DIO_u8GetPinValue+0x7c>
    1090:	58 c0       	rjmp	.+176    	; 0x1142 <DIO_u8GetPinValue+0x12c>
    1092:	75 c0       	rjmp	.+234    	; 0x117e <DIO_u8GetPinValue+0x168>
		{
			case DIO_u8_PORTA : 
			Local_u8PinValue = GET_BIT(DIO_u8_PINA_REG , Copy_u8PinId);
    1094:	e9 e3       	ldi	r30, 0x39	; 57
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	28 2f       	mov	r18, r24
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	8c 81       	ldd	r24, Y+4	; 0x04
    10a0:	88 2f       	mov	r24, r24
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	a9 01       	movw	r20, r18
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <DIO_u8GetPinValue+0x96>
    10a8:	55 95       	asr	r21
    10aa:	47 95       	ror	r20
    10ac:	8a 95       	dec	r24
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <DIO_u8GetPinValue+0x92>
    10b0:	ca 01       	movw	r24, r20
    10b2:	81 70       	andi	r24, 0x01	; 1
    10b4:	89 83       	std	Y+1, r24	; 0x01
			if(Local_u8PinValue == 0)
    10b6:	89 81       	ldd	r24, Y+1	; 0x01
    10b8:	88 23       	and	r24, r24
    10ba:	21 f4       	brne	.+8      	; 0x10c4 <DIO_u8GetPinValue+0xae>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;				
    10bc:	ed 81       	ldd	r30, Y+5	; 0x05
    10be:	fe 81       	ldd	r31, Y+6	; 0x06
    10c0:	10 82       	st	Z, r1
    10c2:	5d c0       	rjmp	.+186    	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    10c4:	ed 81       	ldd	r30, Y+5	; 0x05
    10c6:	fe 81       	ldd	r31, Y+6	; 0x06
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	80 83       	st	Z, r24
    10cc:	58 c0       	rjmp	.+176    	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			break;
			
			case DIO_u8_PORTB:
			Local_u8PinValue = GET_BIT(DIO_u8_PINB_REG , Copy_u8PinId);
    10ce:	e6 e3       	ldi	r30, 0x36	; 54
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	28 2f       	mov	r18, r24
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	8c 81       	ldd	r24, Y+4	; 0x04
    10da:	88 2f       	mov	r24, r24
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	a9 01       	movw	r20, r18
    10e0:	02 c0       	rjmp	.+4      	; 0x10e6 <DIO_u8GetPinValue+0xd0>
    10e2:	55 95       	asr	r21
    10e4:	47 95       	ror	r20
    10e6:	8a 95       	dec	r24
    10e8:	e2 f7       	brpl	.-8      	; 0x10e2 <DIO_u8GetPinValue+0xcc>
    10ea:	ca 01       	movw	r24, r20
    10ec:	81 70       	andi	r24, 0x01	; 1
    10ee:	89 83       	std	Y+1, r24	; 0x01
			if(Local_u8PinValue == 0)
    10f0:	89 81       	ldd	r24, Y+1	; 0x01
    10f2:	88 23       	and	r24, r24
    10f4:	21 f4       	brne	.+8      	; 0x10fe <DIO_u8GetPinValue+0xe8>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;				
    10f6:	ed 81       	ldd	r30, Y+5	; 0x05
    10f8:	fe 81       	ldd	r31, Y+6	; 0x06
    10fa:	10 82       	st	Z, r1
    10fc:	40 c0       	rjmp	.+128    	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    10fe:	ed 81       	ldd	r30, Y+5	; 0x05
    1100:	fe 81       	ldd	r31, Y+6	; 0x06
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	80 83       	st	Z, r24
    1106:	3b c0       	rjmp	.+118    	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			break;
			
			case DIO_u8_PORTC:
			Local_u8PinValue = GET_BIT(DIO_u8_PINC_REG , Copy_u8PinId);
    1108:	e3 e3       	ldi	r30, 0x33	; 51
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	28 2f       	mov	r18, r24
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	8c 81       	ldd	r24, Y+4	; 0x04
    1114:	88 2f       	mov	r24, r24
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	a9 01       	movw	r20, r18
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <DIO_u8GetPinValue+0x10a>
    111c:	55 95       	asr	r21
    111e:	47 95       	ror	r20
    1120:	8a 95       	dec	r24
    1122:	e2 f7       	brpl	.-8      	; 0x111c <DIO_u8GetPinValue+0x106>
    1124:	ca 01       	movw	r24, r20
    1126:	81 70       	andi	r24, 0x01	; 1
    1128:	89 83       	std	Y+1, r24	; 0x01
			if(Local_u8PinValue == 0)
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	88 23       	and	r24, r24
    112e:	21 f4       	brne	.+8      	; 0x1138 <DIO_u8GetPinValue+0x122>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;				
    1130:	ed 81       	ldd	r30, Y+5	; 0x05
    1132:	fe 81       	ldd	r31, Y+6	; 0x06
    1134:	10 82       	st	Z, r1
    1136:	23 c0       	rjmp	.+70     	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    1138:	ed 81       	ldd	r30, Y+5	; 0x05
    113a:	fe 81       	ldd	r31, Y+6	; 0x06
    113c:	81 e0       	ldi	r24, 0x01	; 1
    113e:	80 83       	st	Z, r24
    1140:	1e c0       	rjmp	.+60     	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			break;
			
			case DIO_u8_PORTD:
			Local_u8PinValue = GET_BIT(DIO_u8_PIND_REG , Copy_u8PinId);
    1142:	e0 e3       	ldi	r30, 0x30	; 48
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	28 2f       	mov	r18, r24
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	8c 81       	ldd	r24, Y+4	; 0x04
    114e:	88 2f       	mov	r24, r24
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	a9 01       	movw	r20, r18
    1154:	02 c0       	rjmp	.+4      	; 0x115a <DIO_u8GetPinValue+0x144>
    1156:	55 95       	asr	r21
    1158:	47 95       	ror	r20
    115a:	8a 95       	dec	r24
    115c:	e2 f7       	brpl	.-8      	; 0x1156 <DIO_u8GetPinValue+0x140>
    115e:	ca 01       	movw	r24, r20
    1160:	81 70       	andi	r24, 0x01	; 1
    1162:	89 83       	std	Y+1, r24	; 0x01
			if(Local_u8PinValue == 0)
    1164:	89 81       	ldd	r24, Y+1	; 0x01
    1166:	88 23       	and	r24, r24
    1168:	21 f4       	brne	.+8      	; 0x1172 <DIO_u8GetPinValue+0x15c>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;				
    116a:	ed 81       	ldd	r30, Y+5	; 0x05
    116c:	fe 81       	ldd	r31, Y+6	; 0x06
    116e:	10 82       	st	Z, r1
    1170:	06 c0       	rjmp	.+12     	; 0x117e <DIO_u8GetPinValue+0x168>
			}
			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    1172:	ed 81       	ldd	r30, Y+5	; 0x05
    1174:	fe 81       	ldd	r31, Y+6	; 0x06
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	80 83       	st	Z, r24
    117a:	01 c0       	rjmp	.+2      	; 0x117e <DIO_u8GetPinValue+0x168>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    117c:	1a 82       	std	Y+2, r1	; 0x02
	}
	return Local_u8ErrorState;
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
	
}
    1180:	28 96       	adiw	r28, 0x08	; 8
    1182:	0f b6       	in	r0, 0x3f	; 63
    1184:	f8 94       	cli
    1186:	de bf       	out	0x3e, r29	; 62
    1188:	0f be       	out	0x3f, r0	; 63
    118a:	cd bf       	out	0x3d, r28	; 61
    118c:	cf 91       	pop	r28
    118e:	df 91       	pop	r29
    1190:	08 95       	ret

00001192 <DIO_u8SetPortDirection>:
 
u8 DIO_u8SetPortDirection  (u8 Copy_u8PortId, u8 Copy_PortDirection)
{
    1192:	df 93       	push	r29
    1194:	cf 93       	push	r28
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
    119a:	2d 97       	sbiw	r28, 0x0d	; 13
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61
    11a6:	8a 83       	std	Y+2, r24	; 0x02
    11a8:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_PortDirection == DIO_u8_OUTPUT  )||(Copy_PortDirection == DIO_u8_INPUT))
    11ae:	8b 81       	ldd	r24, Y+3	; 0x03
    11b0:	81 30       	cpi	r24, 0x01	; 1
    11b2:	21 f0       	breq	.+8      	; 0x11bc <DIO_u8SetPortDirection+0x2a>
    11b4:	8b 81       	ldd	r24, Y+3	; 0x03
    11b6:	88 23       	and	r24, r24
    11b8:	09 f0       	breq	.+2      	; 0x11bc <DIO_u8SetPortDirection+0x2a>
    11ba:	7f c0       	rjmp	.+254    	; 0x12ba <DIO_u8SetPortDirection+0x128>
	{
		switch (Copy_u8PortId)
    11bc:	8a 81       	ldd	r24, Y+2	; 0x02
    11be:	28 2f       	mov	r18, r24
    11c0:	30 e0       	ldi	r19, 0x00	; 0
    11c2:	3d 87       	std	Y+13, r19	; 0x0d
    11c4:	2c 87       	std	Y+12, r18	; 0x0c
    11c6:	8c 85       	ldd	r24, Y+12	; 0x0c
    11c8:	9d 85       	ldd	r25, Y+13	; 0x0d
    11ca:	81 30       	cpi	r24, 0x01	; 1
    11cc:	91 05       	cpc	r25, r1
    11ce:	71 f1       	breq	.+92     	; 0x122c <DIO_u8SetPortDirection+0x9a>
    11d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    11d2:	3d 85       	ldd	r19, Y+13	; 0x0d
    11d4:	22 30       	cpi	r18, 0x02	; 2
    11d6:	31 05       	cpc	r19, r1
    11d8:	2c f4       	brge	.+10     	; 0x11e4 <DIO_u8SetPortDirection+0x52>
    11da:	8c 85       	ldd	r24, Y+12	; 0x0c
    11dc:	9d 85       	ldd	r25, Y+13	; 0x0d
    11de:	00 97       	sbiw	r24, 0x00	; 0
    11e0:	69 f0       	breq	.+26     	; 0x11fc <DIO_u8SetPortDirection+0x6a>
    11e2:	69 c0       	rjmp	.+210    	; 0x12b6 <DIO_u8SetPortDirection+0x124>
    11e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    11e6:	3d 85       	ldd	r19, Y+13	; 0x0d
    11e8:	22 30       	cpi	r18, 0x02	; 2
    11ea:	31 05       	cpc	r19, r1
    11ec:	b1 f1       	breq	.+108    	; 0x125a <DIO_u8SetPortDirection+0xc8>
    11ee:	8c 85       	ldd	r24, Y+12	; 0x0c
    11f0:	9d 85       	ldd	r25, Y+13	; 0x0d
    11f2:	83 30       	cpi	r24, 0x03	; 3
    11f4:	91 05       	cpc	r25, r1
    11f6:	09 f4       	brne	.+2      	; 0x11fa <DIO_u8SetPortDirection+0x68>
    11f8:	47 c0       	rjmp	.+142    	; 0x1288 <DIO_u8SetPortDirection+0xf6>
    11fa:	5d c0       	rjmp	.+186    	; 0x12b6 <DIO_u8SetPortDirection+0x124>
		{
			case DIO_u8_PORTA : 
				switch (Copy_PortDirection)
    11fc:	8b 81       	ldd	r24, Y+3	; 0x03
    11fe:	28 2f       	mov	r18, r24
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	3b 87       	std	Y+11, r19	; 0x0b
    1204:	2a 87       	std	Y+10, r18	; 0x0a
    1206:	8a 85       	ldd	r24, Y+10	; 0x0a
    1208:	9b 85       	ldd	r25, Y+11	; 0x0b
    120a:	00 97       	sbiw	r24, 0x00	; 0
    120c:	59 f0       	breq	.+22     	; 0x1224 <DIO_u8SetPortDirection+0x92>
    120e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1210:	3b 85       	ldd	r19, Y+11	; 0x0b
    1212:	21 30       	cpi	r18, 0x01	; 1
    1214:	31 05       	cpc	r19, r1
    1216:	09 f0       	breq	.+2      	; 0x121a <DIO_u8SetPortDirection+0x88>
    1218:	51 c0       	rjmp	.+162    	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				{
					case DIO_u8_OUTPUT : DIO_u8_DDRA_REG = 0xff; break;
    121a:	ea e3       	ldi	r30, 0x3A	; 58
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	8f ef       	ldi	r24, 0xFF	; 255
    1220:	80 83       	st	Z, r24
    1222:	4c c0       	rjmp	.+152    	; 0x12bc <DIO_u8SetPortDirection+0x12a>
					case DIO_u8_INPUT  : DIO_u8_DDRA_REG = 0x00; break;
    1224:	ea e3       	ldi	r30, 0x3A	; 58
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	10 82       	st	Z, r1
    122a:	48 c0       	rjmp	.+144    	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				}
			break;
			
			case DIO_u8_PORTB :
				switch (Copy_PortDirection)
    122c:	8b 81       	ldd	r24, Y+3	; 0x03
    122e:	28 2f       	mov	r18, r24
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	39 87       	std	Y+9, r19	; 0x09
    1234:	28 87       	std	Y+8, r18	; 0x08
    1236:	88 85       	ldd	r24, Y+8	; 0x08
    1238:	99 85       	ldd	r25, Y+9	; 0x09
    123a:	00 97       	sbiw	r24, 0x00	; 0
    123c:	51 f0       	breq	.+20     	; 0x1252 <DIO_u8SetPortDirection+0xc0>
    123e:	28 85       	ldd	r18, Y+8	; 0x08
    1240:	39 85       	ldd	r19, Y+9	; 0x09
    1242:	21 30       	cpi	r18, 0x01	; 1
    1244:	31 05       	cpc	r19, r1
    1246:	d1 f5       	brne	.+116    	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				{
					case DIO_u8_OUTPUT : DIO_u8_DDRB_REG = 0xff; break;
    1248:	e7 e3       	ldi	r30, 0x37	; 55
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	8f ef       	ldi	r24, 0xFF	; 255
    124e:	80 83       	st	Z, r24
    1250:	35 c0       	rjmp	.+106    	; 0x12bc <DIO_u8SetPortDirection+0x12a>
					case DIO_u8_INPUT  : DIO_u8_DDRB_REG = 0x00; break;
    1252:	e7 e3       	ldi	r30, 0x37	; 55
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	10 82       	st	Z, r1
    1258:	31 c0       	rjmp	.+98     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				}
			break;
			
			case DIO_u8_PORTC :
				switch (Copy_PortDirection)
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	28 2f       	mov	r18, r24
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	3f 83       	std	Y+7, r19	; 0x07
    1262:	2e 83       	std	Y+6, r18	; 0x06
    1264:	8e 81       	ldd	r24, Y+6	; 0x06
    1266:	9f 81       	ldd	r25, Y+7	; 0x07
    1268:	00 97       	sbiw	r24, 0x00	; 0
    126a:	51 f0       	breq	.+20     	; 0x1280 <DIO_u8SetPortDirection+0xee>
    126c:	2e 81       	ldd	r18, Y+6	; 0x06
    126e:	3f 81       	ldd	r19, Y+7	; 0x07
    1270:	21 30       	cpi	r18, 0x01	; 1
    1272:	31 05       	cpc	r19, r1
    1274:	19 f5       	brne	.+70     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				{
					case DIO_u8_OUTPUT : DIO_u8_DDRC_REG = 0xff; break;
    1276:	e4 e3       	ldi	r30, 0x34	; 52
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	80 83       	st	Z, r24
    127e:	1e c0       	rjmp	.+60     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
					case DIO_u8_INPUT  : DIO_u8_DDRC_REG = 0x00; break;
    1280:	e4 e3       	ldi	r30, 0x34	; 52
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	10 82       	st	Z, r1
    1286:	1a c0       	rjmp	.+52     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				}
			break;
			
			case DIO_u8_PORTD :
				switch (Copy_PortDirection)
    1288:	8b 81       	ldd	r24, Y+3	; 0x03
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	3d 83       	std	Y+5, r19	; 0x05
    1290:	2c 83       	std	Y+4, r18	; 0x04
    1292:	8c 81       	ldd	r24, Y+4	; 0x04
    1294:	9d 81       	ldd	r25, Y+5	; 0x05
    1296:	00 97       	sbiw	r24, 0x00	; 0
    1298:	51 f0       	breq	.+20     	; 0x12ae <DIO_u8SetPortDirection+0x11c>
    129a:	2c 81       	ldd	r18, Y+4	; 0x04
    129c:	3d 81       	ldd	r19, Y+5	; 0x05
    129e:	21 30       	cpi	r18, 0x01	; 1
    12a0:	31 05       	cpc	r19, r1
    12a2:	61 f4       	brne	.+24     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				{
					case DIO_u8_OUTPUT : DIO_u8_DDRD_REG = 0xff; break;
    12a4:	e1 e3       	ldi	r30, 0x31	; 49
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	8f ef       	ldi	r24, 0xFF	; 255
    12aa:	80 83       	st	Z, r24
    12ac:	07 c0       	rjmp	.+14     	; 0x12bc <DIO_u8SetPortDirection+0x12a>
					case DIO_u8_INPUT  : DIO_u8_DDRD_REG = 0x00; break;
    12ae:	e1 e3       	ldi	r30, 0x31	; 49
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	10 82       	st	Z, r1
    12b4:	03 c0       	rjmp	.+6      	; 0x12bc <DIO_u8SetPortDirection+0x12a>
				}
			break;
			
			default      :Local_u8ErrorState =STD_TYPES_NOK;
    12b6:	19 82       	std	Y+1, r1	; 0x01
    12b8:	01 c0       	rjmp	.+2      	; 0x12bc <DIO_u8SetPortDirection+0x12a>
			
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    12ba:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return Local_u8ErrorState;
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    12be:	2d 96       	adiw	r28, 0x0d	; 13
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	f8 94       	cli
    12c4:	de bf       	out	0x3e, r29	; 62
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue       (u8 Copy_u8PortId, u8 Copy_PortValue)
{
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	00 d0       	rcall	.+0      	; 0x12d6 <DIO_u8SetPortValue+0x6>
    12d6:	00 d0       	rcall	.+0      	; 0x12d8 <DIO_u8SetPortValue+0x8>
    12d8:	0f 92       	push	r0
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
    12de:	8a 83       	std	Y+2, r24	; 0x02
    12e0:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8PortId)
    12e6:	8a 81       	ldd	r24, Y+2	; 0x02
    12e8:	28 2f       	mov	r18, r24
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	3d 83       	std	Y+5, r19	; 0x05
    12ee:	2c 83       	std	Y+4, r18	; 0x04
    12f0:	8c 81       	ldd	r24, Y+4	; 0x04
    12f2:	9d 81       	ldd	r25, Y+5	; 0x05
    12f4:	81 30       	cpi	r24, 0x01	; 1
    12f6:	91 05       	cpc	r25, r1
    12f8:	d1 f0       	breq	.+52     	; 0x132e <DIO_u8SetPortValue+0x5e>
    12fa:	2c 81       	ldd	r18, Y+4	; 0x04
    12fc:	3d 81       	ldd	r19, Y+5	; 0x05
    12fe:	22 30       	cpi	r18, 0x02	; 2
    1300:	31 05       	cpc	r19, r1
    1302:	2c f4       	brge	.+10     	; 0x130e <DIO_u8SetPortValue+0x3e>
    1304:	8c 81       	ldd	r24, Y+4	; 0x04
    1306:	9d 81       	ldd	r25, Y+5	; 0x05
    1308:	00 97       	sbiw	r24, 0x00	; 0
    130a:	61 f0       	breq	.+24     	; 0x1324 <DIO_u8SetPortValue+0x54>
    130c:	1f c0       	rjmp	.+62     	; 0x134c <DIO_u8SetPortValue+0x7c>
    130e:	2c 81       	ldd	r18, Y+4	; 0x04
    1310:	3d 81       	ldd	r19, Y+5	; 0x05
    1312:	22 30       	cpi	r18, 0x02	; 2
    1314:	31 05       	cpc	r19, r1
    1316:	81 f0       	breq	.+32     	; 0x1338 <DIO_u8SetPortValue+0x68>
    1318:	8c 81       	ldd	r24, Y+4	; 0x04
    131a:	9d 81       	ldd	r25, Y+5	; 0x05
    131c:	83 30       	cpi	r24, 0x03	; 3
    131e:	91 05       	cpc	r25, r1
    1320:	81 f0       	breq	.+32     	; 0x1342 <DIO_u8SetPortValue+0x72>
    1322:	14 c0       	rjmp	.+40     	; 0x134c <DIO_u8SetPortValue+0x7c>
	{
		case DIO_u8_PORTA : DIO_u8_PORTA_REG = Copy_PortValue; break;
    1324:	eb e3       	ldi	r30, 0x3B	; 59
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	8b 81       	ldd	r24, Y+3	; 0x03
    132a:	80 83       	st	Z, r24
    132c:	10 c0       	rjmp	.+32     	; 0x134e <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTB : DIO_u8_PORTB_REG = Copy_PortValue; break;
    132e:	e8 e3       	ldi	r30, 0x38	; 56
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	80 83       	st	Z, r24
    1336:	0b c0       	rjmp	.+22     	; 0x134e <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTC : DIO_u8_PORTC_REG = Copy_PortValue; break;
    1338:	e5 e3       	ldi	r30, 0x35	; 53
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	8b 81       	ldd	r24, Y+3	; 0x03
    133e:	80 83       	st	Z, r24
    1340:	06 c0       	rjmp	.+12     	; 0x134e <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTD : DIO_u8_PORTD_REG = Copy_PortValue; break;
    1342:	e2 e3       	ldi	r30, 0x32	; 50
    1344:	f0 e0       	ldi	r31, 0x00	; 0
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	80 83       	st	Z, r24
    134a:	01 c0       	rjmp	.+2      	; 0x134e <DIO_u8SetPortValue+0x7e>
		default           :Local_u8ErrorState = STD_TYPES_NOK;
    134c:	19 82       	std	Y+1, r1	; 0x01
		
	}
	return Local_u8ErrorState;
    134e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1350:	0f 90       	pop	r0
    1352:	0f 90       	pop	r0
    1354:	0f 90       	pop	r0
    1356:	0f 90       	pop	r0
    1358:	0f 90       	pop	r0
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	08 95       	ret

00001360 <DIO_u8GetPortValue>:

u8 DIO_u8GetPortValue       (u8 Copy_u8PortId , u8 * Copy_pu8ReturnedPortValue )
{
    1360:	df 93       	push	r29
    1362:	cf 93       	push	r28
    1364:	00 d0       	rcall	.+0      	; 0x1366 <DIO_u8GetPortValue+0x6>
    1366:	00 d0       	rcall	.+0      	; 0x1368 <DIO_u8GetPortValue+0x8>
    1368:	00 d0       	rcall	.+0      	; 0x136a <DIO_u8GetPortValue+0xa>
    136a:	cd b7       	in	r28, 0x3d	; 61
    136c:	de b7       	in	r29, 0x3e	; 62
    136e:	8a 83       	std	Y+2, r24	; 0x02
    1370:	7c 83       	std	Y+4, r23	; 0x04
    1372:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_pu8ReturnedPortValue != NULL)
    1378:	8b 81       	ldd	r24, Y+3	; 0x03
    137a:	9c 81       	ldd	r25, Y+4	; 0x04
    137c:	00 97       	sbiw	r24, 0x00	; 0
    137e:	e9 f1       	breq	.+122    	; 0x13fa <DIO_u8GetPortValue+0x9a>
	{
		switch (Copy_u8PortId)
    1380:	8a 81       	ldd	r24, Y+2	; 0x02
    1382:	28 2f       	mov	r18, r24
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	3e 83       	std	Y+6, r19	; 0x06
    1388:	2d 83       	std	Y+5, r18	; 0x05
    138a:	8d 81       	ldd	r24, Y+5	; 0x05
    138c:	9e 81       	ldd	r25, Y+6	; 0x06
    138e:	81 30       	cpi	r24, 0x01	; 1
    1390:	91 05       	cpc	r25, r1
    1392:	e1 f0       	breq	.+56     	; 0x13cc <DIO_u8GetPortValue+0x6c>
    1394:	2d 81       	ldd	r18, Y+5	; 0x05
    1396:	3e 81       	ldd	r19, Y+6	; 0x06
    1398:	22 30       	cpi	r18, 0x02	; 2
    139a:	31 05       	cpc	r19, r1
    139c:	2c f4       	brge	.+10     	; 0x13a8 <DIO_u8GetPortValue+0x48>
    139e:	8d 81       	ldd	r24, Y+5	; 0x05
    13a0:	9e 81       	ldd	r25, Y+6	; 0x06
    13a2:	00 97       	sbiw	r24, 0x00	; 0
    13a4:	61 f0       	breq	.+24     	; 0x13be <DIO_u8GetPortValue+0x5e>
    13a6:	27 c0       	rjmp	.+78     	; 0x13f6 <DIO_u8GetPortValue+0x96>
    13a8:	2d 81       	ldd	r18, Y+5	; 0x05
    13aa:	3e 81       	ldd	r19, Y+6	; 0x06
    13ac:	22 30       	cpi	r18, 0x02	; 2
    13ae:	31 05       	cpc	r19, r1
    13b0:	a1 f0       	breq	.+40     	; 0x13da <DIO_u8GetPortValue+0x7a>
    13b2:	8d 81       	ldd	r24, Y+5	; 0x05
    13b4:	9e 81       	ldd	r25, Y+6	; 0x06
    13b6:	83 30       	cpi	r24, 0x03	; 3
    13b8:	91 05       	cpc	r25, r1
    13ba:	b1 f0       	breq	.+44     	; 0x13e8 <DIO_u8GetPortValue+0x88>
    13bc:	1c c0       	rjmp	.+56     	; 0x13f6 <DIO_u8GetPortValue+0x96>
		{
			case DIO_u8_PORTA : *Copy_pu8ReturnedPortValue = DIO_u8_PINA_REG; break;
    13be:	e9 e3       	ldi	r30, 0x39	; 57
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	eb 81       	ldd	r30, Y+3	; 0x03
    13c6:	fc 81       	ldd	r31, Y+4	; 0x04
    13c8:	80 83       	st	Z, r24
    13ca:	18 c0       	rjmp	.+48     	; 0x13fc <DIO_u8GetPortValue+0x9c>
			case DIO_u8_PORTB : *Copy_pu8ReturnedPortValue = DIO_u8_PINB_REG; break;
    13cc:	e6 e3       	ldi	r30, 0x36	; 54
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	eb 81       	ldd	r30, Y+3	; 0x03
    13d4:	fc 81       	ldd	r31, Y+4	; 0x04
    13d6:	80 83       	st	Z, r24
    13d8:	11 c0       	rjmp	.+34     	; 0x13fc <DIO_u8GetPortValue+0x9c>
			case DIO_u8_PORTC : *Copy_pu8ReturnedPortValue = DIO_u8_PINC_REG; break; 
    13da:	e3 e3       	ldi	r30, 0x33	; 51
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	eb 81       	ldd	r30, Y+3	; 0x03
    13e2:	fc 81       	ldd	r31, Y+4	; 0x04
    13e4:	80 83       	st	Z, r24
    13e6:	0a c0       	rjmp	.+20     	; 0x13fc <DIO_u8GetPortValue+0x9c>
			case DIO_u8_PORTD : *Copy_pu8ReturnedPortValue = DIO_u8_PIND_REG; break;
    13e8:	e0 e3       	ldi	r30, 0x30	; 48
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	eb 81       	ldd	r30, Y+3	; 0x03
    13f0:	fc 81       	ldd	r31, Y+4	; 0x04
    13f2:	80 83       	st	Z, r24
    13f4:	03 c0       	rjmp	.+6      	; 0x13fc <DIO_u8GetPortValue+0x9c>
			default           : Local_u8ErrorState = STD_TYPES_NOK;
    13f6:	19 82       	std	Y+1, r1	; 0x01
    13f8:	01 c0       	rjmp	.+2      	; 0x13fc <DIO_u8GetPortValue+0x9c>
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    13fa:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	26 96       	adiw	r28, 0x06	; 6
    1400:	0f b6       	in	r0, 0x3f	; 63
    1402:	f8 94       	cli
    1404:	de bf       	out	0x3e, r29	; 62
    1406:	0f be       	out	0x3f, r0	; 63
    1408:	cd bf       	out	0x3d, r28	; 61
    140a:	cf 91       	pop	r28
    140c:	df 91       	pop	r29
    140e:	08 95       	ret

00001410 <STEPPER_u8Rotate>:
#include "STEPPER_interface.h"
#include "STEPPER_private.h"
#include "STEPPER_config.h"

u8 STEPPER_u8Rotate(u16 Copy_u16Degree ,u8 Copy_u8Direction)
{
    1410:	0f 93       	push	r16
    1412:	1f 93       	push	r17
    1414:	df 93       	push	r29
    1416:	cf 93       	push	r28
    1418:	cd b7       	in	r28, 0x3d	; 61
    141a:	de b7       	in	r29, 0x3e	; 62
    141c:	cc 57       	subi	r28, 0x7C	; 124
    141e:	d0 40       	sbci	r29, 0x00	; 0
    1420:	0f b6       	in	r0, 0x3f	; 63
    1422:	f8 94       	cli
    1424:	de bf       	out	0x3e, r29	; 62
    1426:	0f be       	out	0x3f, r0	; 63
    1428:	cd bf       	out	0x3d, r28	; 61
    142a:	fe 01       	movw	r30, r28
    142c:	e8 58       	subi	r30, 0x88	; 136
    142e:	ff 4f       	sbci	r31, 0xFF	; 255
    1430:	91 83       	std	Z+1, r25	; 0x01
    1432:	80 83       	st	Z, r24
    1434:	fe 01       	movw	r30, r28
    1436:	e6 58       	subi	r30, 0x86	; 134
    1438:	ff 4f       	sbci	r31, 0xFF	; 255
    143a:	60 83       	st	Z, r22
	u8  Local_u8ErrorState = STD_TYPES_OK;
    143c:	fe 01       	movw	r30, r28
    143e:	e9 58       	subi	r30, 0x89	; 137
    1440:	ff 4f       	sbci	r31, 0xFF	; 255
    1442:	81 e0       	ldi	r24, 0x01	; 1
    1444:	80 83       	st	Z, r24
	u16 Local_u16Steps;
	if(Copy_u16Degree > 360)
    1446:	fe 01       	movw	r30, r28
    1448:	e8 58       	subi	r30, 0x88	; 136
    144a:	ff 4f       	sbci	r31, 0xFF	; 255
    144c:	80 81       	ld	r24, Z
    144e:	91 81       	ldd	r25, Z+1	; 0x01
    1450:	21 e0       	ldi	r18, 0x01	; 1
    1452:	89 36       	cpi	r24, 0x69	; 105
    1454:	92 07       	cpc	r25, r18
    1456:	28 f0       	brcs	.+10     	; 0x1462 <STEPPER_u8Rotate+0x52>
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1458:	fe 01       	movw	r30, r28
    145a:	e9 58       	subi	r30, 0x89	; 137
    145c:	ff 4f       	sbci	r31, 0xFF	; 255
    145e:	10 82       	st	Z, r1
    1460:	8e c5       	rjmp	.+2844   	; 0x1f7e <STEPPER_u8Rotate+0xb6e>
	}
	else
	{
		Local_u16Steps =((Copy_u16Degree * 2048UL)/360);
    1462:	fe 01       	movw	r30, r28
    1464:	e8 58       	subi	r30, 0x88	; 136
    1466:	ff 4f       	sbci	r31, 0xFF	; 255
    1468:	80 81       	ld	r24, Z
    146a:	91 81       	ldd	r25, Z+1	; 0x01
    146c:	cc 01       	movw	r24, r24
    146e:	a0 e0       	ldi	r26, 0x00	; 0
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	07 2e       	mov	r0, r23
    1474:	7b e0       	ldi	r23, 0x0B	; 11
    1476:	88 0f       	add	r24, r24
    1478:	99 1f       	adc	r25, r25
    147a:	aa 1f       	adc	r26, r26
    147c:	bb 1f       	adc	r27, r27
    147e:	7a 95       	dec	r23
    1480:	d1 f7       	brne	.-12     	; 0x1476 <STEPPER_u8Rotate+0x66>
    1482:	70 2d       	mov	r23, r0
    1484:	28 e6       	ldi	r18, 0x68	; 104
    1486:	31 e0       	ldi	r19, 0x01	; 1
    1488:	40 e0       	ldi	r20, 0x00	; 0
    148a:	50 e0       	ldi	r21, 0x00	; 0
    148c:	bc 01       	movw	r22, r24
    148e:	cd 01       	movw	r24, r26
    1490:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__udivmodsi4>
    1494:	da 01       	movw	r26, r20
    1496:	c9 01       	movw	r24, r18
    1498:	fe 01       	movw	r30, r28
    149a:	eb 58       	subi	r30, 0x8B	; 139
    149c:	ff 4f       	sbci	r31, 0xFF	; 255
    149e:	91 83       	std	Z+1, r25	; 0x01
    14a0:	80 83       	st	Z, r24
		switch(Copy_u8Direction)
    14a2:	fe 01       	movw	r30, r28
    14a4:	e6 58       	subi	r30, 0x86	; 134
    14a6:	ff 4f       	sbci	r31, 0xFF	; 255
    14a8:	80 81       	ld	r24, Z
    14aa:	e8 2f       	mov	r30, r24
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	ed 96       	adiw	r28, 0x3d	; 61
    14b0:	ff af       	std	Y+63, r31	; 0x3f
    14b2:	ee af       	std	Y+62, r30	; 0x3e
    14b4:	ed 97       	sbiw	r28, 0x3d	; 61
    14b6:	ed 96       	adiw	r28, 0x3d	; 61
    14b8:	2e ad       	ldd	r18, Y+62	; 0x3e
    14ba:	3f ad       	ldd	r19, Y+63	; 0x3f
    14bc:	ed 97       	sbiw	r28, 0x3d	; 61
    14be:	21 15       	cp	r18, r1
    14c0:	31 05       	cpc	r19, r1
    14c2:	49 f0       	breq	.+18     	; 0x14d6 <STEPPER_u8Rotate+0xc6>
    14c4:	ed 96       	adiw	r28, 0x3d	; 61
    14c6:	8e ad       	ldd	r24, Y+62	; 0x3e
    14c8:	9f ad       	ldd	r25, Y+63	; 0x3f
    14ca:	ed 97       	sbiw	r28, 0x3d	; 61
    14cc:	81 30       	cpi	r24, 0x01	; 1
    14ce:	91 05       	cpc	r25, r1
    14d0:	09 f4       	brne	.+2      	; 0x14d4 <STEPPER_u8Rotate+0xc4>
    14d2:	14 c3       	rjmp	.+1576   	; 0x1afc <STEPPER_u8Rotate+0x6ec>
    14d4:	50 c5       	rjmp	.+2720   	; 0x1f76 <STEPPER_u8Rotate+0xb66>
		{
			case COUNTER_CLOCKWISE_DIRECTION:
			{
				for(int i=0;i<(Local_u16Steps/4);i++)
    14d6:	fe 01       	movw	r30, r28
    14d8:	ed 58       	subi	r30, 0x8D	; 141
    14da:	ff 4f       	sbci	r31, 0xFF	; 255
    14dc:	11 82       	std	Z+1, r1	; 0x01
    14de:	10 82       	st	Z, r1
    14e0:	fa c2       	rjmp	.+1524   	; 0x1ad6 <STEPPER_u8Rotate+0x6c6>
				{
					//Step_1
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_HIGH);
    14e2:	80 e0       	ldi	r24, 0x00	; 0
    14e4:	60 e0       	ldi	r22, 0x00	; 0
    14e6:	41 e0       	ldi	r20, 0x01	; 1
    14e8:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    14ec:	80 e0       	ldi	r24, 0x00	; 0
    14ee:	61 e0       	ldi	r22, 0x01	; 1
    14f0:	40 e0       	ldi	r20, 0x00	; 0
    14f2:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    14f6:	80 e0       	ldi	r24, 0x00	; 0
    14f8:	62 e0       	ldi	r22, 0x02	; 2
    14fa:	40 e0       	ldi	r20, 0x00	; 0
    14fc:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    1500:	80 e0       	ldi	r24, 0x00	; 0
    1502:	63 e0       	ldi	r22, 0x03	; 3
    1504:	40 e0       	ldi	r20, 0x00	; 0
    1506:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    150a:	fe 01       	movw	r30, r28
    150c:	e3 59       	subi	r30, 0x93	; 147
    150e:	ff 4f       	sbci	r31, 0xFF	; 255
    1510:	80 e0       	ldi	r24, 0x00	; 0
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	a0 e2       	ldi	r26, 0x20	; 32
    1516:	b1 e4       	ldi	r27, 0x41	; 65
    1518:	80 83       	st	Z, r24
    151a:	91 83       	std	Z+1, r25	; 0x01
    151c:	a2 83       	std	Z+2, r26	; 0x02
    151e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1520:	8e 01       	movw	r16, r28
    1522:	07 59       	subi	r16, 0x97	; 151
    1524:	1f 4f       	sbci	r17, 0xFF	; 255
    1526:	fe 01       	movw	r30, r28
    1528:	e3 59       	subi	r30, 0x93	; 147
    152a:	ff 4f       	sbci	r31, 0xFF	; 255
    152c:	60 81       	ld	r22, Z
    152e:	71 81       	ldd	r23, Z+1	; 0x01
    1530:	82 81       	ldd	r24, Z+2	; 0x02
    1532:	93 81       	ldd	r25, Z+3	; 0x03
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	4a ef       	ldi	r20, 0xFA	; 250
    153a:	54 e4       	ldi	r21, 0x44	; 68
    153c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1540:	dc 01       	movw	r26, r24
    1542:	cb 01       	movw	r24, r22
    1544:	f8 01       	movw	r30, r16
    1546:	80 83       	st	Z, r24
    1548:	91 83       	std	Z+1, r25	; 0x01
    154a:	a2 83       	std	Z+2, r26	; 0x02
    154c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    154e:	fe 01       	movw	r30, r28
    1550:	e7 59       	subi	r30, 0x97	; 151
    1552:	ff 4f       	sbci	r31, 0xFF	; 255
    1554:	60 81       	ld	r22, Z
    1556:	71 81       	ldd	r23, Z+1	; 0x01
    1558:	82 81       	ldd	r24, Z+2	; 0x02
    155a:	93 81       	ldd	r25, Z+3	; 0x03
    155c:	20 e0       	ldi	r18, 0x00	; 0
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	40 e8       	ldi	r20, 0x80	; 128
    1562:	5f e3       	ldi	r21, 0x3F	; 63
    1564:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1568:	88 23       	and	r24, r24
    156a:	44 f4       	brge	.+16     	; 0x157c <STEPPER_u8Rotate+0x16c>
		__ticks = 1;
    156c:	fe 01       	movw	r30, r28
    156e:	e9 59       	subi	r30, 0x99	; 153
    1570:	ff 4f       	sbci	r31, 0xFF	; 255
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	91 83       	std	Z+1, r25	; 0x01
    1578:	80 83       	st	Z, r24
    157a:	64 c0       	rjmp	.+200    	; 0x1644 <STEPPER_u8Rotate+0x234>
	else if (__tmp > 65535)
    157c:	fe 01       	movw	r30, r28
    157e:	e7 59       	subi	r30, 0x97	; 151
    1580:	ff 4f       	sbci	r31, 0xFF	; 255
    1582:	60 81       	ld	r22, Z
    1584:	71 81       	ldd	r23, Z+1	; 0x01
    1586:	82 81       	ldd	r24, Z+2	; 0x02
    1588:	93 81       	ldd	r25, Z+3	; 0x03
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	3f ef       	ldi	r19, 0xFF	; 255
    158e:	4f e7       	ldi	r20, 0x7F	; 127
    1590:	57 e4       	ldi	r21, 0x47	; 71
    1592:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1596:	18 16       	cp	r1, r24
    1598:	0c f0       	brlt	.+2      	; 0x159c <STEPPER_u8Rotate+0x18c>
    159a:	43 c0       	rjmp	.+134    	; 0x1622 <STEPPER_u8Rotate+0x212>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    159c:	fe 01       	movw	r30, r28
    159e:	e3 59       	subi	r30, 0x93	; 147
    15a0:	ff 4f       	sbci	r31, 0xFF	; 255
    15a2:	60 81       	ld	r22, Z
    15a4:	71 81       	ldd	r23, Z+1	; 0x01
    15a6:	82 81       	ldd	r24, Z+2	; 0x02
    15a8:	93 81       	ldd	r25, Z+3	; 0x03
    15aa:	20 e0       	ldi	r18, 0x00	; 0
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	40 e2       	ldi	r20, 0x20	; 32
    15b0:	51 e4       	ldi	r21, 0x41	; 65
    15b2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15b6:	dc 01       	movw	r26, r24
    15b8:	cb 01       	movw	r24, r22
    15ba:	8e 01       	movw	r16, r28
    15bc:	09 59       	subi	r16, 0x99	; 153
    15be:	1f 4f       	sbci	r17, 0xFF	; 255
    15c0:	bc 01       	movw	r22, r24
    15c2:	cd 01       	movw	r24, r26
    15c4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15c8:	dc 01       	movw	r26, r24
    15ca:	cb 01       	movw	r24, r22
    15cc:	f8 01       	movw	r30, r16
    15ce:	91 83       	std	Z+1, r25	; 0x01
    15d0:	80 83       	st	Z, r24
    15d2:	1f c0       	rjmp	.+62     	; 0x1612 <STEPPER_u8Rotate+0x202>
    15d4:	fe 01       	movw	r30, r28
    15d6:	eb 59       	subi	r30, 0x9B	; 155
    15d8:	ff 4f       	sbci	r31, 0xFF	; 255
    15da:	88 ec       	ldi	r24, 0xC8	; 200
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	91 83       	std	Z+1, r25	; 0x01
    15e0:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    15e2:	fe 01       	movw	r30, r28
    15e4:	eb 59       	subi	r30, 0x9B	; 155
    15e6:	ff 4f       	sbci	r31, 0xFF	; 255
    15e8:	80 81       	ld	r24, Z
    15ea:	91 81       	ldd	r25, Z+1	; 0x01
    15ec:	01 97       	sbiw	r24, 0x01	; 1
    15ee:	f1 f7       	brne	.-4      	; 0x15ec <STEPPER_u8Rotate+0x1dc>
    15f0:	fe 01       	movw	r30, r28
    15f2:	eb 59       	subi	r30, 0x9B	; 155
    15f4:	ff 4f       	sbci	r31, 0xFF	; 255
    15f6:	91 83       	std	Z+1, r25	; 0x01
    15f8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15fa:	de 01       	movw	r26, r28
    15fc:	a9 59       	subi	r26, 0x99	; 153
    15fe:	bf 4f       	sbci	r27, 0xFF	; 255
    1600:	fe 01       	movw	r30, r28
    1602:	e9 59       	subi	r30, 0x99	; 153
    1604:	ff 4f       	sbci	r31, 0xFF	; 255
    1606:	80 81       	ld	r24, Z
    1608:	91 81       	ldd	r25, Z+1	; 0x01
    160a:	01 97       	sbiw	r24, 0x01	; 1
    160c:	11 96       	adiw	r26, 0x01	; 1
    160e:	9c 93       	st	X, r25
    1610:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1612:	fe 01       	movw	r30, r28
    1614:	e9 59       	subi	r30, 0x99	; 153
    1616:	ff 4f       	sbci	r31, 0xFF	; 255
    1618:	80 81       	ld	r24, Z
    161a:	91 81       	ldd	r25, Z+1	; 0x01
    161c:	00 97       	sbiw	r24, 0x00	; 0
    161e:	d1 f6       	brne	.-76     	; 0x15d4 <STEPPER_u8Rotate+0x1c4>
    1620:	27 c0       	rjmp	.+78     	; 0x1670 <STEPPER_u8Rotate+0x260>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1622:	8e 01       	movw	r16, r28
    1624:	09 59       	subi	r16, 0x99	; 153
    1626:	1f 4f       	sbci	r17, 0xFF	; 255
    1628:	fe 01       	movw	r30, r28
    162a:	e7 59       	subi	r30, 0x97	; 151
    162c:	ff 4f       	sbci	r31, 0xFF	; 255
    162e:	60 81       	ld	r22, Z
    1630:	71 81       	ldd	r23, Z+1	; 0x01
    1632:	82 81       	ldd	r24, Z+2	; 0x02
    1634:	93 81       	ldd	r25, Z+3	; 0x03
    1636:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    163a:	dc 01       	movw	r26, r24
    163c:	cb 01       	movw	r24, r22
    163e:	f8 01       	movw	r30, r16
    1640:	91 83       	std	Z+1, r25	; 0x01
    1642:	80 83       	st	Z, r24
    1644:	de 01       	movw	r26, r28
    1646:	ad 59       	subi	r26, 0x9D	; 157
    1648:	bf 4f       	sbci	r27, 0xFF	; 255
    164a:	fe 01       	movw	r30, r28
    164c:	e9 59       	subi	r30, 0x99	; 153
    164e:	ff 4f       	sbci	r31, 0xFF	; 255
    1650:	80 81       	ld	r24, Z
    1652:	91 81       	ldd	r25, Z+1	; 0x01
    1654:	8d 93       	st	X+, r24
    1656:	9c 93       	st	X, r25
    1658:	fe 01       	movw	r30, r28
    165a:	ed 59       	subi	r30, 0x9D	; 157
    165c:	ff 4f       	sbci	r31, 0xFF	; 255
    165e:	80 81       	ld	r24, Z
    1660:	91 81       	ldd	r25, Z+1	; 0x01
    1662:	01 97       	sbiw	r24, 0x01	; 1
    1664:	f1 f7       	brne	.-4      	; 0x1662 <STEPPER_u8Rotate+0x252>
    1666:	fe 01       	movw	r30, r28
    1668:	ed 59       	subi	r30, 0x9D	; 157
    166a:	ff 4f       	sbci	r31, 0xFF	; 255
    166c:	91 83       	std	Z+1, r25	; 0x01
    166e:	80 83       	st	Z, r24
					_delay_ms(10);
					//Step_2
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    1670:	80 e0       	ldi	r24, 0x00	; 0
    1672:	60 e0       	ldi	r22, 0x00	; 0
    1674:	40 e0       	ldi	r20, 0x00	; 0
    1676:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_HIGH);
    167a:	80 e0       	ldi	r24, 0x00	; 0
    167c:	61 e0       	ldi	r22, 0x01	; 1
    167e:	41 e0       	ldi	r20, 0x01	; 1
    1680:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    1684:	80 e0       	ldi	r24, 0x00	; 0
    1686:	62 e0       	ldi	r22, 0x02	; 2
    1688:	40 e0       	ldi	r20, 0x00	; 0
    168a:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	63 e0       	ldi	r22, 0x03	; 3
    1692:	40 e0       	ldi	r20, 0x00	; 0
    1694:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1698:	fe 01       	movw	r30, r28
    169a:	e1 5a       	subi	r30, 0xA1	; 161
    169c:	ff 4f       	sbci	r31, 0xFF	; 255
    169e:	80 e0       	ldi	r24, 0x00	; 0
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	a0 e2       	ldi	r26, 0x20	; 32
    16a4:	b1 e4       	ldi	r27, 0x41	; 65
    16a6:	80 83       	st	Z, r24
    16a8:	91 83       	std	Z+1, r25	; 0x01
    16aa:	a2 83       	std	Z+2, r26	; 0x02
    16ac:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ae:	8e 01       	movw	r16, r28
    16b0:	05 5a       	subi	r16, 0xA5	; 165
    16b2:	1f 4f       	sbci	r17, 0xFF	; 255
    16b4:	fe 01       	movw	r30, r28
    16b6:	e1 5a       	subi	r30, 0xA1	; 161
    16b8:	ff 4f       	sbci	r31, 0xFF	; 255
    16ba:	60 81       	ld	r22, Z
    16bc:	71 81       	ldd	r23, Z+1	; 0x01
    16be:	82 81       	ldd	r24, Z+2	; 0x02
    16c0:	93 81       	ldd	r25, Z+3	; 0x03
    16c2:	20 e0       	ldi	r18, 0x00	; 0
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	4a ef       	ldi	r20, 0xFA	; 250
    16c8:	54 e4       	ldi	r21, 0x44	; 68
    16ca:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	f8 01       	movw	r30, r16
    16d4:	80 83       	st	Z, r24
    16d6:	91 83       	std	Z+1, r25	; 0x01
    16d8:	a2 83       	std	Z+2, r26	; 0x02
    16da:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    16dc:	fe 01       	movw	r30, r28
    16de:	e5 5a       	subi	r30, 0xA5	; 165
    16e0:	ff 4f       	sbci	r31, 0xFF	; 255
    16e2:	60 81       	ld	r22, Z
    16e4:	71 81       	ldd	r23, Z+1	; 0x01
    16e6:	82 81       	ldd	r24, Z+2	; 0x02
    16e8:	93 81       	ldd	r25, Z+3	; 0x03
    16ea:	20 e0       	ldi	r18, 0x00	; 0
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	40 e8       	ldi	r20, 0x80	; 128
    16f0:	5f e3       	ldi	r21, 0x3F	; 63
    16f2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    16f6:	88 23       	and	r24, r24
    16f8:	44 f4       	brge	.+16     	; 0x170a <STEPPER_u8Rotate+0x2fa>
		__ticks = 1;
    16fa:	fe 01       	movw	r30, r28
    16fc:	e7 5a       	subi	r30, 0xA7	; 167
    16fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1700:	81 e0       	ldi	r24, 0x01	; 1
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	91 83       	std	Z+1, r25	; 0x01
    1706:	80 83       	st	Z, r24
    1708:	64 c0       	rjmp	.+200    	; 0x17d2 <STEPPER_u8Rotate+0x3c2>
	else if (__tmp > 65535)
    170a:	fe 01       	movw	r30, r28
    170c:	e5 5a       	subi	r30, 0xA5	; 165
    170e:	ff 4f       	sbci	r31, 0xFF	; 255
    1710:	60 81       	ld	r22, Z
    1712:	71 81       	ldd	r23, Z+1	; 0x01
    1714:	82 81       	ldd	r24, Z+2	; 0x02
    1716:	93 81       	ldd	r25, Z+3	; 0x03
    1718:	20 e0       	ldi	r18, 0x00	; 0
    171a:	3f ef       	ldi	r19, 0xFF	; 255
    171c:	4f e7       	ldi	r20, 0x7F	; 127
    171e:	57 e4       	ldi	r21, 0x47	; 71
    1720:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1724:	18 16       	cp	r1, r24
    1726:	0c f0       	brlt	.+2      	; 0x172a <STEPPER_u8Rotate+0x31a>
    1728:	43 c0       	rjmp	.+134    	; 0x17b0 <STEPPER_u8Rotate+0x3a0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    172a:	fe 01       	movw	r30, r28
    172c:	e1 5a       	subi	r30, 0xA1	; 161
    172e:	ff 4f       	sbci	r31, 0xFF	; 255
    1730:	60 81       	ld	r22, Z
    1732:	71 81       	ldd	r23, Z+1	; 0x01
    1734:	82 81       	ldd	r24, Z+2	; 0x02
    1736:	93 81       	ldd	r25, Z+3	; 0x03
    1738:	20 e0       	ldi	r18, 0x00	; 0
    173a:	30 e0       	ldi	r19, 0x00	; 0
    173c:	40 e2       	ldi	r20, 0x20	; 32
    173e:	51 e4       	ldi	r21, 0x41	; 65
    1740:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	8e 01       	movw	r16, r28
    174a:	07 5a       	subi	r16, 0xA7	; 167
    174c:	1f 4f       	sbci	r17, 0xFF	; 255
    174e:	bc 01       	movw	r22, r24
    1750:	cd 01       	movw	r24, r26
    1752:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1756:	dc 01       	movw	r26, r24
    1758:	cb 01       	movw	r24, r22
    175a:	f8 01       	movw	r30, r16
    175c:	91 83       	std	Z+1, r25	; 0x01
    175e:	80 83       	st	Z, r24
    1760:	1f c0       	rjmp	.+62     	; 0x17a0 <STEPPER_u8Rotate+0x390>
    1762:	fe 01       	movw	r30, r28
    1764:	e9 5a       	subi	r30, 0xA9	; 169
    1766:	ff 4f       	sbci	r31, 0xFF	; 255
    1768:	88 ec       	ldi	r24, 0xC8	; 200
    176a:	90 e0       	ldi	r25, 0x00	; 0
    176c:	91 83       	std	Z+1, r25	; 0x01
    176e:	80 83       	st	Z, r24
    1770:	fe 01       	movw	r30, r28
    1772:	e9 5a       	subi	r30, 0xA9	; 169
    1774:	ff 4f       	sbci	r31, 0xFF	; 255
    1776:	80 81       	ld	r24, Z
    1778:	91 81       	ldd	r25, Z+1	; 0x01
    177a:	01 97       	sbiw	r24, 0x01	; 1
    177c:	f1 f7       	brne	.-4      	; 0x177a <STEPPER_u8Rotate+0x36a>
    177e:	fe 01       	movw	r30, r28
    1780:	e9 5a       	subi	r30, 0xA9	; 169
    1782:	ff 4f       	sbci	r31, 0xFF	; 255
    1784:	91 83       	std	Z+1, r25	; 0x01
    1786:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1788:	de 01       	movw	r26, r28
    178a:	a7 5a       	subi	r26, 0xA7	; 167
    178c:	bf 4f       	sbci	r27, 0xFF	; 255
    178e:	fe 01       	movw	r30, r28
    1790:	e7 5a       	subi	r30, 0xA7	; 167
    1792:	ff 4f       	sbci	r31, 0xFF	; 255
    1794:	80 81       	ld	r24, Z
    1796:	91 81       	ldd	r25, Z+1	; 0x01
    1798:	01 97       	sbiw	r24, 0x01	; 1
    179a:	11 96       	adiw	r26, 0x01	; 1
    179c:	9c 93       	st	X, r25
    179e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17a0:	fe 01       	movw	r30, r28
    17a2:	e7 5a       	subi	r30, 0xA7	; 167
    17a4:	ff 4f       	sbci	r31, 0xFF	; 255
    17a6:	80 81       	ld	r24, Z
    17a8:	91 81       	ldd	r25, Z+1	; 0x01
    17aa:	00 97       	sbiw	r24, 0x00	; 0
    17ac:	d1 f6       	brne	.-76     	; 0x1762 <STEPPER_u8Rotate+0x352>
    17ae:	27 c0       	rjmp	.+78     	; 0x17fe <STEPPER_u8Rotate+0x3ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17b0:	8e 01       	movw	r16, r28
    17b2:	07 5a       	subi	r16, 0xA7	; 167
    17b4:	1f 4f       	sbci	r17, 0xFF	; 255
    17b6:	fe 01       	movw	r30, r28
    17b8:	e5 5a       	subi	r30, 0xA5	; 165
    17ba:	ff 4f       	sbci	r31, 0xFF	; 255
    17bc:	60 81       	ld	r22, Z
    17be:	71 81       	ldd	r23, Z+1	; 0x01
    17c0:	82 81       	ldd	r24, Z+2	; 0x02
    17c2:	93 81       	ldd	r25, Z+3	; 0x03
    17c4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17c8:	dc 01       	movw	r26, r24
    17ca:	cb 01       	movw	r24, r22
    17cc:	f8 01       	movw	r30, r16
    17ce:	91 83       	std	Z+1, r25	; 0x01
    17d0:	80 83       	st	Z, r24
    17d2:	de 01       	movw	r26, r28
    17d4:	ab 5a       	subi	r26, 0xAB	; 171
    17d6:	bf 4f       	sbci	r27, 0xFF	; 255
    17d8:	fe 01       	movw	r30, r28
    17da:	e7 5a       	subi	r30, 0xA7	; 167
    17dc:	ff 4f       	sbci	r31, 0xFF	; 255
    17de:	80 81       	ld	r24, Z
    17e0:	91 81       	ldd	r25, Z+1	; 0x01
    17e2:	8d 93       	st	X+, r24
    17e4:	9c 93       	st	X, r25
    17e6:	fe 01       	movw	r30, r28
    17e8:	eb 5a       	subi	r30, 0xAB	; 171
    17ea:	ff 4f       	sbci	r31, 0xFF	; 255
    17ec:	80 81       	ld	r24, Z
    17ee:	91 81       	ldd	r25, Z+1	; 0x01
    17f0:	01 97       	sbiw	r24, 0x01	; 1
    17f2:	f1 f7       	brne	.-4      	; 0x17f0 <STEPPER_u8Rotate+0x3e0>
    17f4:	fe 01       	movw	r30, r28
    17f6:	eb 5a       	subi	r30, 0xAB	; 171
    17f8:	ff 4f       	sbci	r31, 0xFF	; 255
    17fa:	91 83       	std	Z+1, r25	; 0x01
    17fc:	80 83       	st	Z, r24
					_delay_ms(10);
					//Step_3
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    17fe:	80 e0       	ldi	r24, 0x00	; 0
    1800:	60 e0       	ldi	r22, 0x00	; 0
    1802:	40 e0       	ldi	r20, 0x00	; 0
    1804:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    1808:	80 e0       	ldi	r24, 0x00	; 0
    180a:	61 e0       	ldi	r22, 0x01	; 1
    180c:	40 e0       	ldi	r20, 0x00	; 0
    180e:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_HIGH);
    1812:	80 e0       	ldi	r24, 0x00	; 0
    1814:	62 e0       	ldi	r22, 0x02	; 2
    1816:	41 e0       	ldi	r20, 0x01	; 1
    1818:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    181c:	80 e0       	ldi	r24, 0x00	; 0
    181e:	63 e0       	ldi	r22, 0x03	; 3
    1820:	40 e0       	ldi	r20, 0x00	; 0
    1822:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1826:	fe 01       	movw	r30, r28
    1828:	ef 5a       	subi	r30, 0xAF	; 175
    182a:	ff 4f       	sbci	r31, 0xFF	; 255
    182c:	80 e0       	ldi	r24, 0x00	; 0
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	a0 e2       	ldi	r26, 0x20	; 32
    1832:	b1 e4       	ldi	r27, 0x41	; 65
    1834:	80 83       	st	Z, r24
    1836:	91 83       	std	Z+1, r25	; 0x01
    1838:	a2 83       	std	Z+2, r26	; 0x02
    183a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    183c:	8e 01       	movw	r16, r28
    183e:	03 5b       	subi	r16, 0xB3	; 179
    1840:	1f 4f       	sbci	r17, 0xFF	; 255
    1842:	fe 01       	movw	r30, r28
    1844:	ef 5a       	subi	r30, 0xAF	; 175
    1846:	ff 4f       	sbci	r31, 0xFF	; 255
    1848:	60 81       	ld	r22, Z
    184a:	71 81       	ldd	r23, Z+1	; 0x01
    184c:	82 81       	ldd	r24, Z+2	; 0x02
    184e:	93 81       	ldd	r25, Z+3	; 0x03
    1850:	20 e0       	ldi	r18, 0x00	; 0
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	4a ef       	ldi	r20, 0xFA	; 250
    1856:	54 e4       	ldi	r21, 0x44	; 68
    1858:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    185c:	dc 01       	movw	r26, r24
    185e:	cb 01       	movw	r24, r22
    1860:	f8 01       	movw	r30, r16
    1862:	80 83       	st	Z, r24
    1864:	91 83       	std	Z+1, r25	; 0x01
    1866:	a2 83       	std	Z+2, r26	; 0x02
    1868:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    186a:	fe 01       	movw	r30, r28
    186c:	e3 5b       	subi	r30, 0xB3	; 179
    186e:	ff 4f       	sbci	r31, 0xFF	; 255
    1870:	60 81       	ld	r22, Z
    1872:	71 81       	ldd	r23, Z+1	; 0x01
    1874:	82 81       	ldd	r24, Z+2	; 0x02
    1876:	93 81       	ldd	r25, Z+3	; 0x03
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	40 e8       	ldi	r20, 0x80	; 128
    187e:	5f e3       	ldi	r21, 0x3F	; 63
    1880:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1884:	88 23       	and	r24, r24
    1886:	44 f4       	brge	.+16     	; 0x1898 <STEPPER_u8Rotate+0x488>
		__ticks = 1;
    1888:	fe 01       	movw	r30, r28
    188a:	e5 5b       	subi	r30, 0xB5	; 181
    188c:	ff 4f       	sbci	r31, 0xFF	; 255
    188e:	81 e0       	ldi	r24, 0x01	; 1
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	91 83       	std	Z+1, r25	; 0x01
    1894:	80 83       	st	Z, r24
    1896:	64 c0       	rjmp	.+200    	; 0x1960 <STEPPER_u8Rotate+0x550>
	else if (__tmp > 65535)
    1898:	fe 01       	movw	r30, r28
    189a:	e3 5b       	subi	r30, 0xB3	; 179
    189c:	ff 4f       	sbci	r31, 0xFF	; 255
    189e:	60 81       	ld	r22, Z
    18a0:	71 81       	ldd	r23, Z+1	; 0x01
    18a2:	82 81       	ldd	r24, Z+2	; 0x02
    18a4:	93 81       	ldd	r25, Z+3	; 0x03
    18a6:	20 e0       	ldi	r18, 0x00	; 0
    18a8:	3f ef       	ldi	r19, 0xFF	; 255
    18aa:	4f e7       	ldi	r20, 0x7F	; 127
    18ac:	57 e4       	ldi	r21, 0x47	; 71
    18ae:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    18b2:	18 16       	cp	r1, r24
    18b4:	0c f0       	brlt	.+2      	; 0x18b8 <STEPPER_u8Rotate+0x4a8>
    18b6:	43 c0       	rjmp	.+134    	; 0x193e <STEPPER_u8Rotate+0x52e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18b8:	fe 01       	movw	r30, r28
    18ba:	ef 5a       	subi	r30, 0xAF	; 175
    18bc:	ff 4f       	sbci	r31, 0xFF	; 255
    18be:	60 81       	ld	r22, Z
    18c0:	71 81       	ldd	r23, Z+1	; 0x01
    18c2:	82 81       	ldd	r24, Z+2	; 0x02
    18c4:	93 81       	ldd	r25, Z+3	; 0x03
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	40 e2       	ldi	r20, 0x20	; 32
    18cc:	51 e4       	ldi	r21, 0x41	; 65
    18ce:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18d2:	dc 01       	movw	r26, r24
    18d4:	cb 01       	movw	r24, r22
    18d6:	8e 01       	movw	r16, r28
    18d8:	05 5b       	subi	r16, 0xB5	; 181
    18da:	1f 4f       	sbci	r17, 0xFF	; 255
    18dc:	bc 01       	movw	r22, r24
    18de:	cd 01       	movw	r24, r26
    18e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18e4:	dc 01       	movw	r26, r24
    18e6:	cb 01       	movw	r24, r22
    18e8:	f8 01       	movw	r30, r16
    18ea:	91 83       	std	Z+1, r25	; 0x01
    18ec:	80 83       	st	Z, r24
    18ee:	1f c0       	rjmp	.+62     	; 0x192e <STEPPER_u8Rotate+0x51e>
    18f0:	fe 01       	movw	r30, r28
    18f2:	e7 5b       	subi	r30, 0xB7	; 183
    18f4:	ff 4f       	sbci	r31, 0xFF	; 255
    18f6:	88 ec       	ldi	r24, 0xC8	; 200
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	91 83       	std	Z+1, r25	; 0x01
    18fc:	80 83       	st	Z, r24
    18fe:	fe 01       	movw	r30, r28
    1900:	e7 5b       	subi	r30, 0xB7	; 183
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	80 81       	ld	r24, Z
    1906:	91 81       	ldd	r25, Z+1	; 0x01
    1908:	01 97       	sbiw	r24, 0x01	; 1
    190a:	f1 f7       	brne	.-4      	; 0x1908 <STEPPER_u8Rotate+0x4f8>
    190c:	fe 01       	movw	r30, r28
    190e:	e7 5b       	subi	r30, 0xB7	; 183
    1910:	ff 4f       	sbci	r31, 0xFF	; 255
    1912:	91 83       	std	Z+1, r25	; 0x01
    1914:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1916:	de 01       	movw	r26, r28
    1918:	a5 5b       	subi	r26, 0xB5	; 181
    191a:	bf 4f       	sbci	r27, 0xFF	; 255
    191c:	fe 01       	movw	r30, r28
    191e:	e5 5b       	subi	r30, 0xB5	; 181
    1920:	ff 4f       	sbci	r31, 0xFF	; 255
    1922:	80 81       	ld	r24, Z
    1924:	91 81       	ldd	r25, Z+1	; 0x01
    1926:	01 97       	sbiw	r24, 0x01	; 1
    1928:	11 96       	adiw	r26, 0x01	; 1
    192a:	9c 93       	st	X, r25
    192c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    192e:	fe 01       	movw	r30, r28
    1930:	e5 5b       	subi	r30, 0xB5	; 181
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	80 81       	ld	r24, Z
    1936:	91 81       	ldd	r25, Z+1	; 0x01
    1938:	00 97       	sbiw	r24, 0x00	; 0
    193a:	d1 f6       	brne	.-76     	; 0x18f0 <STEPPER_u8Rotate+0x4e0>
    193c:	27 c0       	rjmp	.+78     	; 0x198c <STEPPER_u8Rotate+0x57c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    193e:	8e 01       	movw	r16, r28
    1940:	05 5b       	subi	r16, 0xB5	; 181
    1942:	1f 4f       	sbci	r17, 0xFF	; 255
    1944:	fe 01       	movw	r30, r28
    1946:	e3 5b       	subi	r30, 0xB3	; 179
    1948:	ff 4f       	sbci	r31, 0xFF	; 255
    194a:	60 81       	ld	r22, Z
    194c:	71 81       	ldd	r23, Z+1	; 0x01
    194e:	82 81       	ldd	r24, Z+2	; 0x02
    1950:	93 81       	ldd	r25, Z+3	; 0x03
    1952:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1956:	dc 01       	movw	r26, r24
    1958:	cb 01       	movw	r24, r22
    195a:	f8 01       	movw	r30, r16
    195c:	91 83       	std	Z+1, r25	; 0x01
    195e:	80 83       	st	Z, r24
    1960:	de 01       	movw	r26, r28
    1962:	a9 5b       	subi	r26, 0xB9	; 185
    1964:	bf 4f       	sbci	r27, 0xFF	; 255
    1966:	fe 01       	movw	r30, r28
    1968:	e5 5b       	subi	r30, 0xB5	; 181
    196a:	ff 4f       	sbci	r31, 0xFF	; 255
    196c:	80 81       	ld	r24, Z
    196e:	91 81       	ldd	r25, Z+1	; 0x01
    1970:	8d 93       	st	X+, r24
    1972:	9c 93       	st	X, r25
    1974:	fe 01       	movw	r30, r28
    1976:	e9 5b       	subi	r30, 0xB9	; 185
    1978:	ff 4f       	sbci	r31, 0xFF	; 255
    197a:	80 81       	ld	r24, Z
    197c:	91 81       	ldd	r25, Z+1	; 0x01
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <STEPPER_u8Rotate+0x56e>
    1982:	fe 01       	movw	r30, r28
    1984:	e9 5b       	subi	r30, 0xB9	; 185
    1986:	ff 4f       	sbci	r31, 0xFF	; 255
    1988:	91 83       	std	Z+1, r25	; 0x01
    198a:	80 83       	st	Z, r24
					_delay_ms(10);
					//Step_4
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    198c:	80 e0       	ldi	r24, 0x00	; 0
    198e:	60 e0       	ldi	r22, 0x00	; 0
    1990:	40 e0       	ldi	r20, 0x00	; 0
    1992:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    1996:	80 e0       	ldi	r24, 0x00	; 0
    1998:	61 e0       	ldi	r22, 0x01	; 1
    199a:	40 e0       	ldi	r20, 0x00	; 0
    199c:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    19a0:	80 e0       	ldi	r24, 0x00	; 0
    19a2:	62 e0       	ldi	r22, 0x02	; 2
    19a4:	40 e0       	ldi	r20, 0x00	; 0
    19a6:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_HIGH);
    19aa:	80 e0       	ldi	r24, 0x00	; 0
    19ac:	63 e0       	ldi	r22, 0x03	; 3
    19ae:	41 e0       	ldi	r20, 0x01	; 1
    19b0:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    19b4:	fe 01       	movw	r30, r28
    19b6:	ed 5b       	subi	r30, 0xBD	; 189
    19b8:	ff 4f       	sbci	r31, 0xFF	; 255
    19ba:	80 e0       	ldi	r24, 0x00	; 0
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	a0 e2       	ldi	r26, 0x20	; 32
    19c0:	b1 e4       	ldi	r27, 0x41	; 65
    19c2:	80 83       	st	Z, r24
    19c4:	91 83       	std	Z+1, r25	; 0x01
    19c6:	a2 83       	std	Z+2, r26	; 0x02
    19c8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19ca:	8e 01       	movw	r16, r28
    19cc:	01 5c       	subi	r16, 0xC1	; 193
    19ce:	1f 4f       	sbci	r17, 0xFF	; 255
    19d0:	fe 01       	movw	r30, r28
    19d2:	ed 5b       	subi	r30, 0xBD	; 189
    19d4:	ff 4f       	sbci	r31, 0xFF	; 255
    19d6:	60 81       	ld	r22, Z
    19d8:	71 81       	ldd	r23, Z+1	; 0x01
    19da:	82 81       	ldd	r24, Z+2	; 0x02
    19dc:	93 81       	ldd	r25, Z+3	; 0x03
    19de:	20 e0       	ldi	r18, 0x00	; 0
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	4a ef       	ldi	r20, 0xFA	; 250
    19e4:	54 e4       	ldi	r21, 0x44	; 68
    19e6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19ea:	dc 01       	movw	r26, r24
    19ec:	cb 01       	movw	r24, r22
    19ee:	f8 01       	movw	r30, r16
    19f0:	80 83       	st	Z, r24
    19f2:	91 83       	std	Z+1, r25	; 0x01
    19f4:	a2 83       	std	Z+2, r26	; 0x02
    19f6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    19f8:	fe 01       	movw	r30, r28
    19fa:	ff 96       	adiw	r30, 0x3f	; 63
    19fc:	60 81       	ld	r22, Z
    19fe:	71 81       	ldd	r23, Z+1	; 0x01
    1a00:	82 81       	ldd	r24, Z+2	; 0x02
    1a02:	93 81       	ldd	r25, Z+3	; 0x03
    1a04:	20 e0       	ldi	r18, 0x00	; 0
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	40 e8       	ldi	r20, 0x80	; 128
    1a0a:	5f e3       	ldi	r21, 0x3F	; 63
    1a0c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a10:	88 23       	and	r24, r24
    1a12:	2c f4       	brge	.+10     	; 0x1a1e <STEPPER_u8Rotate+0x60e>
		__ticks = 1;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	9e af       	std	Y+62, r25	; 0x3e
    1a1a:	8d af       	std	Y+61, r24	; 0x3d
    1a1c:	46 c0       	rjmp	.+140    	; 0x1aaa <STEPPER_u8Rotate+0x69a>
	else if (__tmp > 65535)
    1a1e:	fe 01       	movw	r30, r28
    1a20:	ff 96       	adiw	r30, 0x3f	; 63
    1a22:	60 81       	ld	r22, Z
    1a24:	71 81       	ldd	r23, Z+1	; 0x01
    1a26:	82 81       	ldd	r24, Z+2	; 0x02
    1a28:	93 81       	ldd	r25, Z+3	; 0x03
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	3f ef       	ldi	r19, 0xFF	; 255
    1a2e:	4f e7       	ldi	r20, 0x7F	; 127
    1a30:	57 e4       	ldi	r21, 0x47	; 71
    1a32:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1a36:	18 16       	cp	r1, r24
    1a38:	64 f5       	brge	.+88     	; 0x1a92 <STEPPER_u8Rotate+0x682>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a3a:	fe 01       	movw	r30, r28
    1a3c:	ed 5b       	subi	r30, 0xBD	; 189
    1a3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a40:	60 81       	ld	r22, Z
    1a42:	71 81       	ldd	r23, Z+1	; 0x01
    1a44:	82 81       	ldd	r24, Z+2	; 0x02
    1a46:	93 81       	ldd	r25, Z+3	; 0x03
    1a48:	20 e0       	ldi	r18, 0x00	; 0
    1a4a:	30 e0       	ldi	r19, 0x00	; 0
    1a4c:	40 e2       	ldi	r20, 0x20	; 32
    1a4e:	51 e4       	ldi	r21, 0x41	; 65
    1a50:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a54:	dc 01       	movw	r26, r24
    1a56:	cb 01       	movw	r24, r22
    1a58:	bc 01       	movw	r22, r24
    1a5a:	cd 01       	movw	r24, r26
    1a5c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a60:	dc 01       	movw	r26, r24
    1a62:	cb 01       	movw	r24, r22
    1a64:	9e af       	std	Y+62, r25	; 0x3e
    1a66:	8d af       	std	Y+61, r24	; 0x3d
    1a68:	0f c0       	rjmp	.+30     	; 0x1a88 <STEPPER_u8Rotate+0x678>
    1a6a:	88 ec       	ldi	r24, 0xC8	; 200
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	9c af       	std	Y+60, r25	; 0x3c
    1a70:	8b af       	std	Y+59, r24	; 0x3b
    1a72:	8b ad       	ldd	r24, Y+59	; 0x3b
    1a74:	9c ad       	ldd	r25, Y+60	; 0x3c
    1a76:	01 97       	sbiw	r24, 0x01	; 1
    1a78:	f1 f7       	brne	.-4      	; 0x1a76 <STEPPER_u8Rotate+0x666>
    1a7a:	9c af       	std	Y+60, r25	; 0x3c
    1a7c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a7e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a80:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a82:	01 97       	sbiw	r24, 0x01	; 1
    1a84:	9e af       	std	Y+62, r25	; 0x3e
    1a86:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a88:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a8a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a8c:	00 97       	sbiw	r24, 0x00	; 0
    1a8e:	69 f7       	brne	.-38     	; 0x1a6a <STEPPER_u8Rotate+0x65a>
    1a90:	16 c0       	rjmp	.+44     	; 0x1abe <STEPPER_u8Rotate+0x6ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a92:	fe 01       	movw	r30, r28
    1a94:	ff 96       	adiw	r30, 0x3f	; 63
    1a96:	60 81       	ld	r22, Z
    1a98:	71 81       	ldd	r23, Z+1	; 0x01
    1a9a:	82 81       	ldd	r24, Z+2	; 0x02
    1a9c:	93 81       	ldd	r25, Z+3	; 0x03
    1a9e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1aa2:	dc 01       	movw	r26, r24
    1aa4:	cb 01       	movw	r24, r22
    1aa6:	9e af       	std	Y+62, r25	; 0x3e
    1aa8:	8d af       	std	Y+61, r24	; 0x3d
    1aaa:	8d ad       	ldd	r24, Y+61	; 0x3d
    1aac:	9e ad       	ldd	r25, Y+62	; 0x3e
    1aae:	9a af       	std	Y+58, r25	; 0x3a
    1ab0:	89 af       	std	Y+57, r24	; 0x39
    1ab2:	89 ad       	ldd	r24, Y+57	; 0x39
    1ab4:	9a ad       	ldd	r25, Y+58	; 0x3a
    1ab6:	01 97       	sbiw	r24, 0x01	; 1
    1ab8:	f1 f7       	brne	.-4      	; 0x1ab6 <STEPPER_u8Rotate+0x6a6>
    1aba:	9a af       	std	Y+58, r25	; 0x3a
    1abc:	89 af       	std	Y+57, r24	; 0x39
		Local_u16Steps =((Copy_u16Degree * 2048UL)/360);
		switch(Copy_u8Direction)
		{
			case COUNTER_CLOCKWISE_DIRECTION:
			{
				for(int i=0;i<(Local_u16Steps/4);i++)
    1abe:	de 01       	movw	r26, r28
    1ac0:	ad 58       	subi	r26, 0x8D	; 141
    1ac2:	bf 4f       	sbci	r27, 0xFF	; 255
    1ac4:	fe 01       	movw	r30, r28
    1ac6:	ed 58       	subi	r30, 0x8D	; 141
    1ac8:	ff 4f       	sbci	r31, 0xFF	; 255
    1aca:	80 81       	ld	r24, Z
    1acc:	91 81       	ldd	r25, Z+1	; 0x01
    1ace:	01 96       	adiw	r24, 0x01	; 1
    1ad0:	11 96       	adiw	r26, 0x01	; 1
    1ad2:	9c 93       	st	X, r25
    1ad4:	8e 93       	st	-X, r24
    1ad6:	fe 01       	movw	r30, r28
    1ad8:	ed 58       	subi	r30, 0x8D	; 141
    1ada:	ff 4f       	sbci	r31, 0xFF	; 255
    1adc:	20 81       	ld	r18, Z
    1ade:	31 81       	ldd	r19, Z+1	; 0x01
    1ae0:	fe 01       	movw	r30, r28
    1ae2:	eb 58       	subi	r30, 0x8B	; 139
    1ae4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae6:	80 81       	ld	r24, Z
    1ae8:	91 81       	ldd	r25, Z+1	; 0x01
    1aea:	96 95       	lsr	r25
    1aec:	87 95       	ror	r24
    1aee:	96 95       	lsr	r25
    1af0:	87 95       	ror	r24
    1af2:	28 17       	cp	r18, r24
    1af4:	39 07       	cpc	r19, r25
    1af6:	08 f4       	brcc	.+2      	; 0x1afa <STEPPER_u8Rotate+0x6ea>
    1af8:	f4 cc       	rjmp	.-1560   	; 0x14e2 <STEPPER_u8Rotate+0xd2>
    1afa:	41 c2       	rjmp	.+1154   	; 0x1f7e <STEPPER_u8Rotate+0xb6e>
			}
			break;
			
			case CLOCKWISE_DIRECTION:
			{
				for(int i=0;i<(Local_u16Steps/4);i++)
    1afc:	fe 01       	movw	r30, r28
    1afe:	ef 58       	subi	r30, 0x8F	; 143
    1b00:	ff 4f       	sbci	r31, 0xFF	; 255
    1b02:	11 82       	std	Z+1, r1	; 0x01
    1b04:	10 82       	st	Z, r1
    1b06:	24 c2       	rjmp	.+1096   	; 0x1f50 <STEPPER_u8Rotate+0xb40>
				{
					//Step_1
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    1b08:	80 e0       	ldi	r24, 0x00	; 0
    1b0a:	60 e0       	ldi	r22, 0x00	; 0
    1b0c:	40 e0       	ldi	r20, 0x00	; 0
    1b0e:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    1b12:	80 e0       	ldi	r24, 0x00	; 0
    1b14:	61 e0       	ldi	r22, 0x01	; 1
    1b16:	40 e0       	ldi	r20, 0x00	; 0
    1b18:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    1b1c:	80 e0       	ldi	r24, 0x00	; 0
    1b1e:	62 e0       	ldi	r22, 0x02	; 2
    1b20:	40 e0       	ldi	r20, 0x00	; 0
    1b22:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_HIGH);
    1b26:	80 e0       	ldi	r24, 0x00	; 0
    1b28:	63 e0       	ldi	r22, 0x03	; 3
    1b2a:	41 e0       	ldi	r20, 0x01	; 1
    1b2c:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1b30:	80 e0       	ldi	r24, 0x00	; 0
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	a0 e2       	ldi	r26, 0x20	; 32
    1b36:	b1 e4       	ldi	r27, 0x41	; 65
    1b38:	8d ab       	std	Y+53, r24	; 0x35
    1b3a:	9e ab       	std	Y+54, r25	; 0x36
    1b3c:	af ab       	std	Y+55, r26	; 0x37
    1b3e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b40:	6d a9       	ldd	r22, Y+53	; 0x35
    1b42:	7e a9       	ldd	r23, Y+54	; 0x36
    1b44:	8f a9       	ldd	r24, Y+55	; 0x37
    1b46:	98 ad       	ldd	r25, Y+56	; 0x38
    1b48:	20 e0       	ldi	r18, 0x00	; 0
    1b4a:	30 e0       	ldi	r19, 0x00	; 0
    1b4c:	4a ef       	ldi	r20, 0xFA	; 250
    1b4e:	54 e4       	ldi	r21, 0x44	; 68
    1b50:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b54:	dc 01       	movw	r26, r24
    1b56:	cb 01       	movw	r24, r22
    1b58:	89 ab       	std	Y+49, r24	; 0x31
    1b5a:	9a ab       	std	Y+50, r25	; 0x32
    1b5c:	ab ab       	std	Y+51, r26	; 0x33
    1b5e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1b60:	69 a9       	ldd	r22, Y+49	; 0x31
    1b62:	7a a9       	ldd	r23, Y+50	; 0x32
    1b64:	8b a9       	ldd	r24, Y+51	; 0x33
    1b66:	9c a9       	ldd	r25, Y+52	; 0x34
    1b68:	20 e0       	ldi	r18, 0x00	; 0
    1b6a:	30 e0       	ldi	r19, 0x00	; 0
    1b6c:	40 e8       	ldi	r20, 0x80	; 128
    1b6e:	5f e3       	ldi	r21, 0x3F	; 63
    1b70:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b74:	88 23       	and	r24, r24
    1b76:	2c f4       	brge	.+10     	; 0x1b82 <STEPPER_u8Rotate+0x772>
		__ticks = 1;
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	98 ab       	std	Y+48, r25	; 0x30
    1b7e:	8f a7       	std	Y+47, r24	; 0x2f
    1b80:	3f c0       	rjmp	.+126    	; 0x1c00 <STEPPER_u8Rotate+0x7f0>
	else if (__tmp > 65535)
    1b82:	69 a9       	ldd	r22, Y+49	; 0x31
    1b84:	7a a9       	ldd	r23, Y+50	; 0x32
    1b86:	8b a9       	ldd	r24, Y+51	; 0x33
    1b88:	9c a9       	ldd	r25, Y+52	; 0x34
    1b8a:	20 e0       	ldi	r18, 0x00	; 0
    1b8c:	3f ef       	ldi	r19, 0xFF	; 255
    1b8e:	4f e7       	ldi	r20, 0x7F	; 127
    1b90:	57 e4       	ldi	r21, 0x47	; 71
    1b92:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1b96:	18 16       	cp	r1, r24
    1b98:	4c f5       	brge	.+82     	; 0x1bec <STEPPER_u8Rotate+0x7dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b9a:	6d a9       	ldd	r22, Y+53	; 0x35
    1b9c:	7e a9       	ldd	r23, Y+54	; 0x36
    1b9e:	8f a9       	ldd	r24, Y+55	; 0x37
    1ba0:	98 ad       	ldd	r25, Y+56	; 0x38
    1ba2:	20 e0       	ldi	r18, 0x00	; 0
    1ba4:	30 e0       	ldi	r19, 0x00	; 0
    1ba6:	40 e2       	ldi	r20, 0x20	; 32
    1ba8:	51 e4       	ldi	r21, 0x41	; 65
    1baa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bae:	dc 01       	movw	r26, r24
    1bb0:	cb 01       	movw	r24, r22
    1bb2:	bc 01       	movw	r22, r24
    1bb4:	cd 01       	movw	r24, r26
    1bb6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bba:	dc 01       	movw	r26, r24
    1bbc:	cb 01       	movw	r24, r22
    1bbe:	98 ab       	std	Y+48, r25	; 0x30
    1bc0:	8f a7       	std	Y+47, r24	; 0x2f
    1bc2:	0f c0       	rjmp	.+30     	; 0x1be2 <STEPPER_u8Rotate+0x7d2>
    1bc4:	88 ec       	ldi	r24, 0xC8	; 200
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	9e a7       	std	Y+46, r25	; 0x2e
    1bca:	8d a7       	std	Y+45, r24	; 0x2d
    1bcc:	8d a5       	ldd	r24, Y+45	; 0x2d
    1bce:	9e a5       	ldd	r25, Y+46	; 0x2e
    1bd0:	01 97       	sbiw	r24, 0x01	; 1
    1bd2:	f1 f7       	brne	.-4      	; 0x1bd0 <STEPPER_u8Rotate+0x7c0>
    1bd4:	9e a7       	std	Y+46, r25	; 0x2e
    1bd6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bd8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1bda:	98 a9       	ldd	r25, Y+48	; 0x30
    1bdc:	01 97       	sbiw	r24, 0x01	; 1
    1bde:	98 ab       	std	Y+48, r25	; 0x30
    1be0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1be2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1be4:	98 a9       	ldd	r25, Y+48	; 0x30
    1be6:	00 97       	sbiw	r24, 0x00	; 0
    1be8:	69 f7       	brne	.-38     	; 0x1bc4 <STEPPER_u8Rotate+0x7b4>
    1bea:	14 c0       	rjmp	.+40     	; 0x1c14 <STEPPER_u8Rotate+0x804>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bec:	69 a9       	ldd	r22, Y+49	; 0x31
    1bee:	7a a9       	ldd	r23, Y+50	; 0x32
    1bf0:	8b a9       	ldd	r24, Y+51	; 0x33
    1bf2:	9c a9       	ldd	r25, Y+52	; 0x34
    1bf4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bf8:	dc 01       	movw	r26, r24
    1bfa:	cb 01       	movw	r24, r22
    1bfc:	98 ab       	std	Y+48, r25	; 0x30
    1bfe:	8f a7       	std	Y+47, r24	; 0x2f
    1c00:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c02:	98 a9       	ldd	r25, Y+48	; 0x30
    1c04:	9c a7       	std	Y+44, r25	; 0x2c
    1c06:	8b a7       	std	Y+43, r24	; 0x2b
    1c08:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c0a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c0c:	01 97       	sbiw	r24, 0x01	; 1
    1c0e:	f1 f7       	brne	.-4      	; 0x1c0c <STEPPER_u8Rotate+0x7fc>
    1c10:	9c a7       	std	Y+44, r25	; 0x2c
    1c12:	8b a7       	std	Y+43, r24	; 0x2b
					_delay_ms(10);
					//Step_2
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    1c14:	80 e0       	ldi	r24, 0x00	; 0
    1c16:	60 e0       	ldi	r22, 0x00	; 0
    1c18:	40 e0       	ldi	r20, 0x00	; 0
    1c1a:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    1c1e:	80 e0       	ldi	r24, 0x00	; 0
    1c20:	61 e0       	ldi	r22, 0x01	; 1
    1c22:	40 e0       	ldi	r20, 0x00	; 0
    1c24:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_HIGH);
    1c28:	80 e0       	ldi	r24, 0x00	; 0
    1c2a:	62 e0       	ldi	r22, 0x02	; 2
    1c2c:	41 e0       	ldi	r20, 0x01	; 1
    1c2e:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    1c32:	80 e0       	ldi	r24, 0x00	; 0
    1c34:	63 e0       	ldi	r22, 0x03	; 3
    1c36:	40 e0       	ldi	r20, 0x00	; 0
    1c38:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1c3c:	80 e0       	ldi	r24, 0x00	; 0
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	a0 e2       	ldi	r26, 0x20	; 32
    1c42:	b1 e4       	ldi	r27, 0x41	; 65
    1c44:	8f a3       	std	Y+39, r24	; 0x27
    1c46:	98 a7       	std	Y+40, r25	; 0x28
    1c48:	a9 a7       	std	Y+41, r26	; 0x29
    1c4a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c4c:	6f a1       	ldd	r22, Y+39	; 0x27
    1c4e:	78 a5       	ldd	r23, Y+40	; 0x28
    1c50:	89 a5       	ldd	r24, Y+41	; 0x29
    1c52:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c54:	20 e0       	ldi	r18, 0x00	; 0
    1c56:	30 e0       	ldi	r19, 0x00	; 0
    1c58:	4a ef       	ldi	r20, 0xFA	; 250
    1c5a:	54 e4       	ldi	r21, 0x44	; 68
    1c5c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c60:	dc 01       	movw	r26, r24
    1c62:	cb 01       	movw	r24, r22
    1c64:	8b a3       	std	Y+35, r24	; 0x23
    1c66:	9c a3       	std	Y+36, r25	; 0x24
    1c68:	ad a3       	std	Y+37, r26	; 0x25
    1c6a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c6c:	6b a1       	ldd	r22, Y+35	; 0x23
    1c6e:	7c a1       	ldd	r23, Y+36	; 0x24
    1c70:	8d a1       	ldd	r24, Y+37	; 0x25
    1c72:	9e a1       	ldd	r25, Y+38	; 0x26
    1c74:	20 e0       	ldi	r18, 0x00	; 0
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	40 e8       	ldi	r20, 0x80	; 128
    1c7a:	5f e3       	ldi	r21, 0x3F	; 63
    1c7c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c80:	88 23       	and	r24, r24
    1c82:	2c f4       	brge	.+10     	; 0x1c8e <STEPPER_u8Rotate+0x87e>
		__ticks = 1;
    1c84:	81 e0       	ldi	r24, 0x01	; 1
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	9a a3       	std	Y+34, r25	; 0x22
    1c8a:	89 a3       	std	Y+33, r24	; 0x21
    1c8c:	3f c0       	rjmp	.+126    	; 0x1d0c <STEPPER_u8Rotate+0x8fc>
	else if (__tmp > 65535)
    1c8e:	6b a1       	ldd	r22, Y+35	; 0x23
    1c90:	7c a1       	ldd	r23, Y+36	; 0x24
    1c92:	8d a1       	ldd	r24, Y+37	; 0x25
    1c94:	9e a1       	ldd	r25, Y+38	; 0x26
    1c96:	20 e0       	ldi	r18, 0x00	; 0
    1c98:	3f ef       	ldi	r19, 0xFF	; 255
    1c9a:	4f e7       	ldi	r20, 0x7F	; 127
    1c9c:	57 e4       	ldi	r21, 0x47	; 71
    1c9e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ca2:	18 16       	cp	r1, r24
    1ca4:	4c f5       	brge	.+82     	; 0x1cf8 <STEPPER_u8Rotate+0x8e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ca6:	6f a1       	ldd	r22, Y+39	; 0x27
    1ca8:	78 a5       	ldd	r23, Y+40	; 0x28
    1caa:	89 a5       	ldd	r24, Y+41	; 0x29
    1cac:	9a a5       	ldd	r25, Y+42	; 0x2a
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	40 e2       	ldi	r20, 0x20	; 32
    1cb4:	51 e4       	ldi	r21, 0x41	; 65
    1cb6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cba:	dc 01       	movw	r26, r24
    1cbc:	cb 01       	movw	r24, r22
    1cbe:	bc 01       	movw	r22, r24
    1cc0:	cd 01       	movw	r24, r26
    1cc2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cc6:	dc 01       	movw	r26, r24
    1cc8:	cb 01       	movw	r24, r22
    1cca:	9a a3       	std	Y+34, r25	; 0x22
    1ccc:	89 a3       	std	Y+33, r24	; 0x21
    1cce:	0f c0       	rjmp	.+30     	; 0x1cee <STEPPER_u8Rotate+0x8de>
    1cd0:	88 ec       	ldi	r24, 0xC8	; 200
    1cd2:	90 e0       	ldi	r25, 0x00	; 0
    1cd4:	98 a3       	std	Y+32, r25	; 0x20
    1cd6:	8f 8f       	std	Y+31, r24	; 0x1f
    1cd8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1cda:	98 a1       	ldd	r25, Y+32	; 0x20
    1cdc:	01 97       	sbiw	r24, 0x01	; 1
    1cde:	f1 f7       	brne	.-4      	; 0x1cdc <STEPPER_u8Rotate+0x8cc>
    1ce0:	98 a3       	std	Y+32, r25	; 0x20
    1ce2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ce4:	89 a1       	ldd	r24, Y+33	; 0x21
    1ce6:	9a a1       	ldd	r25, Y+34	; 0x22
    1ce8:	01 97       	sbiw	r24, 0x01	; 1
    1cea:	9a a3       	std	Y+34, r25	; 0x22
    1cec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cee:	89 a1       	ldd	r24, Y+33	; 0x21
    1cf0:	9a a1       	ldd	r25, Y+34	; 0x22
    1cf2:	00 97       	sbiw	r24, 0x00	; 0
    1cf4:	69 f7       	brne	.-38     	; 0x1cd0 <STEPPER_u8Rotate+0x8c0>
    1cf6:	14 c0       	rjmp	.+40     	; 0x1d20 <STEPPER_u8Rotate+0x910>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cf8:	6b a1       	ldd	r22, Y+35	; 0x23
    1cfa:	7c a1       	ldd	r23, Y+36	; 0x24
    1cfc:	8d a1       	ldd	r24, Y+37	; 0x25
    1cfe:	9e a1       	ldd	r25, Y+38	; 0x26
    1d00:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d04:	dc 01       	movw	r26, r24
    1d06:	cb 01       	movw	r24, r22
    1d08:	9a a3       	std	Y+34, r25	; 0x22
    1d0a:	89 a3       	std	Y+33, r24	; 0x21
    1d0c:	89 a1       	ldd	r24, Y+33	; 0x21
    1d0e:	9a a1       	ldd	r25, Y+34	; 0x22
    1d10:	9e 8f       	std	Y+30, r25	; 0x1e
    1d12:	8d 8f       	std	Y+29, r24	; 0x1d
    1d14:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d16:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d18:	01 97       	sbiw	r24, 0x01	; 1
    1d1a:	f1 f7       	brne	.-4      	; 0x1d18 <STEPPER_u8Rotate+0x908>
    1d1c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d1e:	8d 8f       	std	Y+29, r24	; 0x1d
					_delay_ms(10);
					//Step_3
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_LOW);
    1d20:	80 e0       	ldi	r24, 0x00	; 0
    1d22:	60 e0       	ldi	r22, 0x00	; 0
    1d24:	40 e0       	ldi	r20, 0x00	; 0
    1d26:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_HIGH);
    1d2a:	80 e0       	ldi	r24, 0x00	; 0
    1d2c:	61 e0       	ldi	r22, 0x01	; 1
    1d2e:	41 e0       	ldi	r20, 0x01	; 1
    1d30:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    1d34:	80 e0       	ldi	r24, 0x00	; 0
    1d36:	62 e0       	ldi	r22, 0x02	; 2
    1d38:	40 e0       	ldi	r20, 0x00	; 0
    1d3a:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    1d3e:	80 e0       	ldi	r24, 0x00	; 0
    1d40:	63 e0       	ldi	r22, 0x03	; 3
    1d42:	40 e0       	ldi	r20, 0x00	; 0
    1d44:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1d48:	80 e0       	ldi	r24, 0x00	; 0
    1d4a:	90 e0       	ldi	r25, 0x00	; 0
    1d4c:	a0 e2       	ldi	r26, 0x20	; 32
    1d4e:	b1 e4       	ldi	r27, 0x41	; 65
    1d50:	89 8f       	std	Y+25, r24	; 0x19
    1d52:	9a 8f       	std	Y+26, r25	; 0x1a
    1d54:	ab 8f       	std	Y+27, r26	; 0x1b
    1d56:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d58:	69 8d       	ldd	r22, Y+25	; 0x19
    1d5a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d5c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d60:	20 e0       	ldi	r18, 0x00	; 0
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	4a ef       	ldi	r20, 0xFA	; 250
    1d66:	54 e4       	ldi	r21, 0x44	; 68
    1d68:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d6c:	dc 01       	movw	r26, r24
    1d6e:	cb 01       	movw	r24, r22
    1d70:	8d 8b       	std	Y+21, r24	; 0x15
    1d72:	9e 8b       	std	Y+22, r25	; 0x16
    1d74:	af 8b       	std	Y+23, r26	; 0x17
    1d76:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d78:	6d 89       	ldd	r22, Y+21	; 0x15
    1d7a:	7e 89       	ldd	r23, Y+22	; 0x16
    1d7c:	8f 89       	ldd	r24, Y+23	; 0x17
    1d7e:	98 8d       	ldd	r25, Y+24	; 0x18
    1d80:	20 e0       	ldi	r18, 0x00	; 0
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	40 e8       	ldi	r20, 0x80	; 128
    1d86:	5f e3       	ldi	r21, 0x3F	; 63
    1d88:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d8c:	88 23       	and	r24, r24
    1d8e:	2c f4       	brge	.+10     	; 0x1d9a <STEPPER_u8Rotate+0x98a>
		__ticks = 1;
    1d90:	81 e0       	ldi	r24, 0x01	; 1
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	9c 8b       	std	Y+20, r25	; 0x14
    1d96:	8b 8b       	std	Y+19, r24	; 0x13
    1d98:	3f c0       	rjmp	.+126    	; 0x1e18 <STEPPER_u8Rotate+0xa08>
	else if (__tmp > 65535)
    1d9a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d9c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d9e:	8f 89       	ldd	r24, Y+23	; 0x17
    1da0:	98 8d       	ldd	r25, Y+24	; 0x18
    1da2:	20 e0       	ldi	r18, 0x00	; 0
    1da4:	3f ef       	ldi	r19, 0xFF	; 255
    1da6:	4f e7       	ldi	r20, 0x7F	; 127
    1da8:	57 e4       	ldi	r21, 0x47	; 71
    1daa:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1dae:	18 16       	cp	r1, r24
    1db0:	4c f5       	brge	.+82     	; 0x1e04 <STEPPER_u8Rotate+0x9f4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1db2:	69 8d       	ldd	r22, Y+25	; 0x19
    1db4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1db6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1db8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dba:	20 e0       	ldi	r18, 0x00	; 0
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	40 e2       	ldi	r20, 0x20	; 32
    1dc0:	51 e4       	ldi	r21, 0x41	; 65
    1dc2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1dc6:	dc 01       	movw	r26, r24
    1dc8:	cb 01       	movw	r24, r22
    1dca:	bc 01       	movw	r22, r24
    1dcc:	cd 01       	movw	r24, r26
    1dce:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dd2:	dc 01       	movw	r26, r24
    1dd4:	cb 01       	movw	r24, r22
    1dd6:	9c 8b       	std	Y+20, r25	; 0x14
    1dd8:	8b 8b       	std	Y+19, r24	; 0x13
    1dda:	0f c0       	rjmp	.+30     	; 0x1dfa <STEPPER_u8Rotate+0x9ea>
    1ddc:	88 ec       	ldi	r24, 0xC8	; 200
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	9a 8b       	std	Y+18, r25	; 0x12
    1de2:	89 8b       	std	Y+17, r24	; 0x11
    1de4:	89 89       	ldd	r24, Y+17	; 0x11
    1de6:	9a 89       	ldd	r25, Y+18	; 0x12
    1de8:	01 97       	sbiw	r24, 0x01	; 1
    1dea:	f1 f7       	brne	.-4      	; 0x1de8 <STEPPER_u8Rotate+0x9d8>
    1dec:	9a 8b       	std	Y+18, r25	; 0x12
    1dee:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1df0:	8b 89       	ldd	r24, Y+19	; 0x13
    1df2:	9c 89       	ldd	r25, Y+20	; 0x14
    1df4:	01 97       	sbiw	r24, 0x01	; 1
    1df6:	9c 8b       	std	Y+20, r25	; 0x14
    1df8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dfa:	8b 89       	ldd	r24, Y+19	; 0x13
    1dfc:	9c 89       	ldd	r25, Y+20	; 0x14
    1dfe:	00 97       	sbiw	r24, 0x00	; 0
    1e00:	69 f7       	brne	.-38     	; 0x1ddc <STEPPER_u8Rotate+0x9cc>
    1e02:	14 c0       	rjmp	.+40     	; 0x1e2c <STEPPER_u8Rotate+0xa1c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e04:	6d 89       	ldd	r22, Y+21	; 0x15
    1e06:	7e 89       	ldd	r23, Y+22	; 0x16
    1e08:	8f 89       	ldd	r24, Y+23	; 0x17
    1e0a:	98 8d       	ldd	r25, Y+24	; 0x18
    1e0c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e10:	dc 01       	movw	r26, r24
    1e12:	cb 01       	movw	r24, r22
    1e14:	9c 8b       	std	Y+20, r25	; 0x14
    1e16:	8b 8b       	std	Y+19, r24	; 0x13
    1e18:	8b 89       	ldd	r24, Y+19	; 0x13
    1e1a:	9c 89       	ldd	r25, Y+20	; 0x14
    1e1c:	98 8b       	std	Y+16, r25	; 0x10
    1e1e:	8f 87       	std	Y+15, r24	; 0x0f
    1e20:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e22:	98 89       	ldd	r25, Y+16	; 0x10
    1e24:	01 97       	sbiw	r24, 0x01	; 1
    1e26:	f1 f7       	brne	.-4      	; 0x1e24 <STEPPER_u8Rotate+0xa14>
    1e28:	98 8b       	std	Y+16, r25	; 0x10
    1e2a:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(10);
					//Step_4
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN0,DIO_u8_HIGH);
    1e2c:	80 e0       	ldi	r24, 0x00	; 0
    1e2e:	60 e0       	ldi	r22, 0x00	; 0
    1e30:	41 e0       	ldi	r20, 0x01	; 1
    1e32:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN1,DIO_u8_LOW);
    1e36:	80 e0       	ldi	r24, 0x00	; 0
    1e38:	61 e0       	ldi	r22, 0x01	; 1
    1e3a:	40 e0       	ldi	r20, 0x00	; 0
    1e3c:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN2,DIO_u8_LOW);
    1e40:	80 e0       	ldi	r24, 0x00	; 0
    1e42:	62 e0       	ldi	r22, 0x02	; 2
    1e44:	40 e0       	ldi	r20, 0x00	; 0
    1e46:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
    1e4a:	80 e0       	ldi	r24, 0x00	; 0
    1e4c:	63 e0       	ldi	r22, 0x03	; 3
    1e4e:	40 e0       	ldi	r20, 0x00	; 0
    1e50:	0e 94 e5 06 	call	0xdca	; 0xdca <DIO_u8SetPinValue>
    1e54:	80 e0       	ldi	r24, 0x00	; 0
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	a0 e2       	ldi	r26, 0x20	; 32
    1e5a:	b1 e4       	ldi	r27, 0x41	; 65
    1e5c:	8b 87       	std	Y+11, r24	; 0x0b
    1e5e:	9c 87       	std	Y+12, r25	; 0x0c
    1e60:	ad 87       	std	Y+13, r26	; 0x0d
    1e62:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e64:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e66:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e68:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e6a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e6c:	20 e0       	ldi	r18, 0x00	; 0
    1e6e:	30 e0       	ldi	r19, 0x00	; 0
    1e70:	4a ef       	ldi	r20, 0xFA	; 250
    1e72:	54 e4       	ldi	r21, 0x44	; 68
    1e74:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e78:	dc 01       	movw	r26, r24
    1e7a:	cb 01       	movw	r24, r22
    1e7c:	8f 83       	std	Y+7, r24	; 0x07
    1e7e:	98 87       	std	Y+8, r25	; 0x08
    1e80:	a9 87       	std	Y+9, r26	; 0x09
    1e82:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e84:	6f 81       	ldd	r22, Y+7	; 0x07
    1e86:	78 85       	ldd	r23, Y+8	; 0x08
    1e88:	89 85       	ldd	r24, Y+9	; 0x09
    1e8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e8c:	20 e0       	ldi	r18, 0x00	; 0
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	40 e8       	ldi	r20, 0x80	; 128
    1e92:	5f e3       	ldi	r21, 0x3F	; 63
    1e94:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e98:	88 23       	and	r24, r24
    1e9a:	2c f4       	brge	.+10     	; 0x1ea6 <STEPPER_u8Rotate+0xa96>
		__ticks = 1;
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	9e 83       	std	Y+6, r25	; 0x06
    1ea2:	8d 83       	std	Y+5, r24	; 0x05
    1ea4:	3f c0       	rjmp	.+126    	; 0x1f24 <STEPPER_u8Rotate+0xb14>
	else if (__tmp > 65535)
    1ea6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ea8:	78 85       	ldd	r23, Y+8	; 0x08
    1eaa:	89 85       	ldd	r24, Y+9	; 0x09
    1eac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eae:	20 e0       	ldi	r18, 0x00	; 0
    1eb0:	3f ef       	ldi	r19, 0xFF	; 255
    1eb2:	4f e7       	ldi	r20, 0x7F	; 127
    1eb4:	57 e4       	ldi	r21, 0x47	; 71
    1eb6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1eba:	18 16       	cp	r1, r24
    1ebc:	4c f5       	brge	.+82     	; 0x1f10 <STEPPER_u8Rotate+0xb00>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ebe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ec0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ec2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ec4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ec6:	20 e0       	ldi	r18, 0x00	; 0
    1ec8:	30 e0       	ldi	r19, 0x00	; 0
    1eca:	40 e2       	ldi	r20, 0x20	; 32
    1ecc:	51 e4       	ldi	r21, 0x41	; 65
    1ece:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ed2:	dc 01       	movw	r26, r24
    1ed4:	cb 01       	movw	r24, r22
    1ed6:	bc 01       	movw	r22, r24
    1ed8:	cd 01       	movw	r24, r26
    1eda:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ede:	dc 01       	movw	r26, r24
    1ee0:	cb 01       	movw	r24, r22
    1ee2:	9e 83       	std	Y+6, r25	; 0x06
    1ee4:	8d 83       	std	Y+5, r24	; 0x05
    1ee6:	0f c0       	rjmp	.+30     	; 0x1f06 <STEPPER_u8Rotate+0xaf6>
    1ee8:	88 ec       	ldi	r24, 0xC8	; 200
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	9c 83       	std	Y+4, r25	; 0x04
    1eee:	8b 83       	std	Y+3, r24	; 0x03
    1ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef4:	01 97       	sbiw	r24, 0x01	; 1
    1ef6:	f1 f7       	brne	.-4      	; 0x1ef4 <STEPPER_u8Rotate+0xae4>
    1ef8:	9c 83       	std	Y+4, r25	; 0x04
    1efa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1efc:	8d 81       	ldd	r24, Y+5	; 0x05
    1efe:	9e 81       	ldd	r25, Y+6	; 0x06
    1f00:	01 97       	sbiw	r24, 0x01	; 1
    1f02:	9e 83       	std	Y+6, r25	; 0x06
    1f04:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f06:	8d 81       	ldd	r24, Y+5	; 0x05
    1f08:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0a:	00 97       	sbiw	r24, 0x00	; 0
    1f0c:	69 f7       	brne	.-38     	; 0x1ee8 <STEPPER_u8Rotate+0xad8>
    1f0e:	14 c0       	rjmp	.+40     	; 0x1f38 <STEPPER_u8Rotate+0xb28>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f10:	6f 81       	ldd	r22, Y+7	; 0x07
    1f12:	78 85       	ldd	r23, Y+8	; 0x08
    1f14:	89 85       	ldd	r24, Y+9	; 0x09
    1f16:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f18:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	9e 83       	std	Y+6, r25	; 0x06
    1f22:	8d 83       	std	Y+5, r24	; 0x05
    1f24:	8d 81       	ldd	r24, Y+5	; 0x05
    1f26:	9e 81       	ldd	r25, Y+6	; 0x06
    1f28:	9a 83       	std	Y+2, r25	; 0x02
    1f2a:	89 83       	std	Y+1, r24	; 0x01
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f30:	01 97       	sbiw	r24, 0x01	; 1
    1f32:	f1 f7       	brne	.-4      	; 0x1f30 <STEPPER_u8Rotate+0xb20>
    1f34:	9a 83       	std	Y+2, r25	; 0x02
    1f36:	89 83       	std	Y+1, r24	; 0x01
			}
			break;
			
			case CLOCKWISE_DIRECTION:
			{
				for(int i=0;i<(Local_u16Steps/4);i++)
    1f38:	de 01       	movw	r26, r28
    1f3a:	af 58       	subi	r26, 0x8F	; 143
    1f3c:	bf 4f       	sbci	r27, 0xFF	; 255
    1f3e:	fe 01       	movw	r30, r28
    1f40:	ef 58       	subi	r30, 0x8F	; 143
    1f42:	ff 4f       	sbci	r31, 0xFF	; 255
    1f44:	80 81       	ld	r24, Z
    1f46:	91 81       	ldd	r25, Z+1	; 0x01
    1f48:	01 96       	adiw	r24, 0x01	; 1
    1f4a:	11 96       	adiw	r26, 0x01	; 1
    1f4c:	9c 93       	st	X, r25
    1f4e:	8e 93       	st	-X, r24
    1f50:	fe 01       	movw	r30, r28
    1f52:	ef 58       	subi	r30, 0x8F	; 143
    1f54:	ff 4f       	sbci	r31, 0xFF	; 255
    1f56:	20 81       	ld	r18, Z
    1f58:	31 81       	ldd	r19, Z+1	; 0x01
    1f5a:	fe 01       	movw	r30, r28
    1f5c:	eb 58       	subi	r30, 0x8B	; 139
    1f5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f60:	80 81       	ld	r24, Z
    1f62:	91 81       	ldd	r25, Z+1	; 0x01
    1f64:	96 95       	lsr	r25
    1f66:	87 95       	ror	r24
    1f68:	96 95       	lsr	r25
    1f6a:	87 95       	ror	r24
    1f6c:	28 17       	cp	r18, r24
    1f6e:	39 07       	cpc	r19, r25
    1f70:	08 f4       	brcc	.+2      	; 0x1f74 <STEPPER_u8Rotate+0xb64>
    1f72:	ca cd       	rjmp	.-1132   	; 0x1b08 <STEPPER_u8Rotate+0x6f8>
    1f74:	04 c0       	rjmp	.+8      	; 0x1f7e <STEPPER_u8Rotate+0xb6e>
					DIO_u8SetPinValue(STEPPER_u8_PORT,DIO_u8_PIN3,DIO_u8_LOW);
					_delay_ms(10);
				}
			}
			break;
			default:Local_u8ErrorState = STD_TYPES_NOK;
    1f76:	fe 01       	movw	r30, r28
    1f78:	e9 58       	subi	r30, 0x89	; 137
    1f7a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f7c:	10 82       	st	Z, r1
		}
	}
	
	return Local_u8ErrorState;
    1f7e:	fe 01       	movw	r30, r28
    1f80:	e9 58       	subi	r30, 0x89	; 137
    1f82:	ff 4f       	sbci	r31, 0xFF	; 255
    1f84:	80 81       	ld	r24, Z
}
    1f86:	c4 58       	subi	r28, 0x84	; 132
    1f88:	df 4f       	sbci	r29, 0xFF	; 255
    1f8a:	0f b6       	in	r0, 0x3f	; 63
    1f8c:	f8 94       	cli
    1f8e:	de bf       	out	0x3e, r29	; 62
    1f90:	0f be       	out	0x3f, r0	; 63
    1f92:	cd bf       	out	0x3d, r28	; 61
    1f94:	cf 91       	pop	r28
    1f96:	df 91       	pop	r29
    1f98:	1f 91       	pop	r17
    1f9a:	0f 91       	pop	r16
    1f9c:	08 95       	ret

00001f9e <main>:
#define F_CPU 8000000UL
#include <util/delay.h>
#include "DIO_interface.h"
#include "STEPPER_interface.h"
int main(void)
{
    1f9e:	df 93       	push	r29
    1fa0:	cf 93       	push	r28
    1fa2:	00 d0       	rcall	.+0      	; 0x1fa4 <main+0x6>
    1fa4:	cd b7       	in	r28, 0x3d	; 61
    1fa6:	de b7       	in	r29, 0x3e	; 62

	u16 Local_u16_Degree=270;
    1fa8:	8e e0       	ldi	r24, 0x0E	; 14
    1faa:	91 e0       	ldi	r25, 0x01	; 1
    1fac:	9a 83       	std	Y+2, r25	; 0x02
    1fae:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidInit();
    1fb0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_voidInit>
	STEPPER_u8Rotate(Local_u16_Degree,COUNTER_CLOCKWISE_DIRECTION);
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb8:	60 e0       	ldi	r22, 0x00	; 0
    1fba:	0e 94 08 0a 	call	0x1410	; 0x1410 <STEPPER_u8Rotate>

	return 0;
    1fbe:	80 e0       	ldi	r24, 0x00	; 0
    1fc0:	90 e0       	ldi	r25, 0x00	; 0
}
    1fc2:	0f 90       	pop	r0
    1fc4:	0f 90       	pop	r0
    1fc6:	cf 91       	pop	r28
    1fc8:	df 91       	pop	r29
    1fca:	08 95       	ret

00001fcc <__udivmodsi4>:
    1fcc:	a1 e2       	ldi	r26, 0x21	; 33
    1fce:	1a 2e       	mov	r1, r26
    1fd0:	aa 1b       	sub	r26, r26
    1fd2:	bb 1b       	sub	r27, r27
    1fd4:	fd 01       	movw	r30, r26
    1fd6:	0d c0       	rjmp	.+26     	; 0x1ff2 <__udivmodsi4_ep>

00001fd8 <__udivmodsi4_loop>:
    1fd8:	aa 1f       	adc	r26, r26
    1fda:	bb 1f       	adc	r27, r27
    1fdc:	ee 1f       	adc	r30, r30
    1fde:	ff 1f       	adc	r31, r31
    1fe0:	a2 17       	cp	r26, r18
    1fe2:	b3 07       	cpc	r27, r19
    1fe4:	e4 07       	cpc	r30, r20
    1fe6:	f5 07       	cpc	r31, r21
    1fe8:	20 f0       	brcs	.+8      	; 0x1ff2 <__udivmodsi4_ep>
    1fea:	a2 1b       	sub	r26, r18
    1fec:	b3 0b       	sbc	r27, r19
    1fee:	e4 0b       	sbc	r30, r20
    1ff0:	f5 0b       	sbc	r31, r21

00001ff2 <__udivmodsi4_ep>:
    1ff2:	66 1f       	adc	r22, r22
    1ff4:	77 1f       	adc	r23, r23
    1ff6:	88 1f       	adc	r24, r24
    1ff8:	99 1f       	adc	r25, r25
    1ffa:	1a 94       	dec	r1
    1ffc:	69 f7       	brne	.-38     	; 0x1fd8 <__udivmodsi4_loop>
    1ffe:	60 95       	com	r22
    2000:	70 95       	com	r23
    2002:	80 95       	com	r24
    2004:	90 95       	com	r25
    2006:	9b 01       	movw	r18, r22
    2008:	ac 01       	movw	r20, r24
    200a:	bd 01       	movw	r22, r26
    200c:	cf 01       	movw	r24, r30
    200e:	08 95       	ret

00002010 <__prologue_saves__>:
    2010:	2f 92       	push	r2
    2012:	3f 92       	push	r3
    2014:	4f 92       	push	r4
    2016:	5f 92       	push	r5
    2018:	6f 92       	push	r6
    201a:	7f 92       	push	r7
    201c:	8f 92       	push	r8
    201e:	9f 92       	push	r9
    2020:	af 92       	push	r10
    2022:	bf 92       	push	r11
    2024:	cf 92       	push	r12
    2026:	df 92       	push	r13
    2028:	ef 92       	push	r14
    202a:	ff 92       	push	r15
    202c:	0f 93       	push	r16
    202e:	1f 93       	push	r17
    2030:	cf 93       	push	r28
    2032:	df 93       	push	r29
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
    2038:	ca 1b       	sub	r28, r26
    203a:	db 0b       	sbc	r29, r27
    203c:	0f b6       	in	r0, 0x3f	; 63
    203e:	f8 94       	cli
    2040:	de bf       	out	0x3e, r29	; 62
    2042:	0f be       	out	0x3f, r0	; 63
    2044:	cd bf       	out	0x3d, r28	; 61
    2046:	09 94       	ijmp

00002048 <__epilogue_restores__>:
    2048:	2a 88       	ldd	r2, Y+18	; 0x12
    204a:	39 88       	ldd	r3, Y+17	; 0x11
    204c:	48 88       	ldd	r4, Y+16	; 0x10
    204e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2050:	6e 84       	ldd	r6, Y+14	; 0x0e
    2052:	7d 84       	ldd	r7, Y+13	; 0x0d
    2054:	8c 84       	ldd	r8, Y+12	; 0x0c
    2056:	9b 84       	ldd	r9, Y+11	; 0x0b
    2058:	aa 84       	ldd	r10, Y+10	; 0x0a
    205a:	b9 84       	ldd	r11, Y+9	; 0x09
    205c:	c8 84       	ldd	r12, Y+8	; 0x08
    205e:	df 80       	ldd	r13, Y+7	; 0x07
    2060:	ee 80       	ldd	r14, Y+6	; 0x06
    2062:	fd 80       	ldd	r15, Y+5	; 0x05
    2064:	0c 81       	ldd	r16, Y+4	; 0x04
    2066:	1b 81       	ldd	r17, Y+3	; 0x03
    2068:	aa 81       	ldd	r26, Y+2	; 0x02
    206a:	b9 81       	ldd	r27, Y+1	; 0x01
    206c:	ce 0f       	add	r28, r30
    206e:	d1 1d       	adc	r29, r1
    2070:	0f b6       	in	r0, 0x3f	; 63
    2072:	f8 94       	cli
    2074:	de bf       	out	0x3e, r29	; 62
    2076:	0f be       	out	0x3f, r0	; 63
    2078:	cd bf       	out	0x3d, r28	; 61
    207a:	ed 01       	movw	r28, r26
    207c:	08 95       	ret

0000207e <_exit>:
    207e:	f8 94       	cli

00002080 <__stop_program>:
    2080:	ff cf       	rjmp	.-2      	; 0x2080 <__stop_program>
