+incdir+../../../../../../../rtl/pu/riscv/verilog/wb/pkg

../../../../../../../rtl/pu/riscv/verilog/peripheral/wb/peripheral_dbg_pu_riscv_jsp_biu_wb.sv
../../../../../../../rtl/pu/riscv/verilog/peripheral/wb/peripheral_dbg_pu_riscv_jsp_module_wb.sv
../../../../../../../rtl/pu/riscv/verilog/peripheral/wb/peripheral_dbg_pu_riscv_top_wb.sv
../../../../../../../rtl/pu/riscv/verilog/peripheral/wb/peripheral_dbg_pu_riscv_biu_wb.sv
../../../../../../../rtl/pu/riscv/verilog/peripheral/wb/peripheral_dbg_pu_riscv_module_wb.sv

../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_bus_module_core.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_bytefifo.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_crc32.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_jsp_module_core.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_biu.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_module.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_status_reg.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_syncflop.sv
../../../../../../../rtl/pu/riscv/verilog/core/peripheral_dbg_pu_riscv_syncreg.sv

../../../../../../../bench/pu/riscv/verilog/tests/wb/peripheral_dbg_pu_riscv_testbench.sv
