INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/adder_8bit/adder_8bit.srcs/sim_1/new/tb_adder_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adder_8bit'
