Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Aug  5 18:48:14 2023
| Host              : ubuntu-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file reports/post_route_preopt_timing_summary.rpt
| Design            : alsaqr_xilinx
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (376)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (376)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 376 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.084        0.000                      0               366720       -0.314       -1.073                      4               366306        0.231        0.000                       0                132170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
alsaqr_clk_manager/inst/clk_in1                                                                      {0.000 2.000}          4.000           250.000         
  clk_out1_xilinx_clk_mngr                                                                           {0.000 10.000}         20.000          50.000          
    SDIO_CLK_0                                                                                       {0.000 40.000}         80.000          12.500          
    SPIM_CLK_0                                                                                       {0.000 40.000}         80.000          12.500          
    clk_sck                                                                                          {20.000 40.000}        40.000          25.000          
c0_sys_clk_p                                                                                         {0.000 2.000}          4.000           250.000         
  mmcm_clkout0                                                                                       {0.000 3.200}          6.400           156.250         
    pll_clk                                                                                          {0.000 0.400}          0.800           1250.000        
      pll_clk_DIV                                                                                    {0.000 3.200}          6.400           156.250         
    pll_clk[1]                                                                                       {0.000 0.400}          0.800           1250.000        
      pll_clk[1]_DIV                                                                                 {0.000 3.200}          6.400           156.250         
  mmcm_clkout5                                                                                       {0.000 12.800}         25.600          39.063          
  mmcm_clkout6                                                                                       {0.000 6.400}          12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
tck                                                                                                  {0.000 50.000}         100.000         10.000          
u_ddr4_0/c0_ddr4_ui_clk                                                                              {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
alsaqr_clk_manager/inst/clk_in1                                                                                                                                                                                                                        1.550        0.000                       0                     1  
  clk_out1_xilinx_clk_mngr                                                                                 1.237        0.000                      0               233880       -0.314       -1.073                      4               233880        9.300        0.000                       0                117068  
    SDIO_CLK_0                                                                                            33.805        0.000                      0                 1039        0.021        0.000                      0                 1039       39.468        0.000                       0                   540  
    SPIM_CLK_0                                                                                            36.389        0.000                      0                 1823        0.017        0.000                      0                 1823       39.725        0.000                       0                   816  
c0_sys_clk_p                                                                                               2.443        0.000                      0                   23        0.044        0.000                      0                   23        1.550        0.000                       0                    20  
  mmcm_clkout0                                                                                             1.842        0.000                      0                19670        0.010        0.000                      0                19670        2.438        0.000                       0                  9585  
    pll_clk                                                                                                                                                                                                                                            0.231        0.000                       0                     7  
      pll_clk_DIV                                                                                                                                                                                                                                      2.000        0.000                       0                    25  
    pll_clk[1]                                                                                                                                                                                                                                         0.231        0.000                       0                     5  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   2.000        0.000                       0                    20  
  mmcm_clkout5                                                                                            22.259        0.000                      0                  827        0.016        0.000                      0                  827       12.268        0.000                       0                   570  
  mmcm_clkout6                                                                                             7.963        0.000                      0                 5174        0.010        0.000                      0                 4954        1.861        0.000                       0                  1572  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.280        0.000                      0                  992        0.016        0.000                      0                  992       24.468        0.000                       0                   479  
tck                                                                                                        3.915        0.000                      0                  456        0.023        0.000                      0                  456       49.725        0.000                       0                   261  
u_ddr4_0/c0_ddr4_ui_clk                                                                                    1.084        0.000                      0                 2101        0.040        0.000                      0                 2101        2.925        0.000                       0                  1741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.282        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.844        0.000                      0                  105                                                                        
mmcm_clkout0                                                                                         pll_clk_DIV                                                                                                2.579        0.000                      0                  216        1.302        0.000                      0                  216  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             3.215        0.000                      0                  176        1.276        0.000                      0                  176  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.351        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.678        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               4.435        0.000                      0                   36        0.180        0.000                      0                    1  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       25.219        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_xilinx_clk_mngr                                                                             clk_out1_xilinx_clk_mngr                                                                                   5.189        0.000                      0               100542        0.032        0.000                      0               100542  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.114        0.000                      0                  100        0.143        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              24.527        0.000                      0                  105        0.119        0.000                      0                  105  
**async_default**                                                                                    u_ddr4_0/c0_ddr4_ui_clk                                                                              u_ddr4_0/c0_ddr4_ui_clk                                                                                    3.103        0.000                      0                  443        0.143        0.000                      0                  443  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  alsaqr_clk_manager/inst/clk_in1
  To Clock:  alsaqr_clk_manager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         alsaqr_clk_manager/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { alsaqr_clk_manager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X0Y9  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.314ns,  Total Violation       -1.073ns
PW    :            0  Failing Endpoints,  Worst Slack        9.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_clk_mngr rise@20.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        18.590ns  (logic 3.137ns (16.875%)  route 15.453ns (83.125%))
  Logic Levels:           49  (CARRY8=2 LUT2=5 LUT3=5 LUT4=4 LUT5=8 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 24.793 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.499ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.456ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.094     4.373    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/clk_out1
    SLICE_X78Y496        FDCE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y496        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.449 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q_reg/Q
                         net (fo=123, routed)         0.419     4.868    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/ack_dst_q
    SLICE_X83Y478        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.903 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___6_i_3/O
                         net (fo=112, routed)         0.467     5.370    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___6_i_3_n_0
    SLICE_X81Y488        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.460 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/addr_q[40]_i_2/O
                         net (fo=51, routed)          0.539     5.999    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/data_dst_q_reg[tag][1]_35
    SLICE_X84Y482        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     6.123 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___4_i_110__1/O
                         net (fo=1, routed)           0.014     6.137    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___4_i_6_1[4]
    SLICE_X84Y482        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     6.293 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___4_i_52/CO[7]
                         net (fo=1, routed)           0.026     6.319    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___4_i_52_n_0
    SLICE_X84Y483        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.341 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_aw_decode/i___4_i_6/CO[7]
                         net (fo=3, routed)           0.360     6.701    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i___111_10[0]
    SLICE_X82Y488        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     6.736 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i__i_8__5/O
                         net (fo=1, routed)           0.299     7.035    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i__i_8__5_n_0
    SLICE_X84Y491        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     7.125 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i__i_1__8/O
                         net (fo=4, routed)           0.294     7.419    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i__i_8__5_0
    SLICE_X81Y493        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     7.470 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][1]_i_2/O
                         net (fo=18, routed)          0.317     7.787    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/i_xbar/i_xbar/gen_slv_port_demux[3].dec_aw[1]
    SLICE_X83Y494        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     7.877 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_in/i_dst/gen_counters[31].mst_select_q[31][1]_i_1/O
                         net (fo=41, routed)          0.275     8.152    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_2__2[1]
    SLICE_X83Y494        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     8.275 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[7].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_6__1/O
                         net (fo=1, routed)           0.048     8.323    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/gen_demux.lock_aw_valid_q_reg_5
    SLICE_X83Y494        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     8.447 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/gen_demux.lock_aw_valid_q_i_2__2/O
                         net (fo=4, routed)           0.236     8.683    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[31].i_in_flight_cnt/gen_demux.w_select_q_reg[0]_1
    SLICE_X84Y486        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     8.720 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[31].i_in_flight_cnt/gen_demux.w_select_q[3]_i_1__0/O
                         net (fo=40, routed)          0.223     8.943    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/E[0]
    SLICE_X86Y483        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     8.992 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_15__1/O
                         net (fo=4, routed)           0.138     9.130    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_15__1_n_0
    SLICE_X86Y482        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     9.180 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_5__13/O
                         net (fo=5, routed)           0.161     9.341    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/counter_q[3]_i_5__13_n_0
    SLICE_X87Y477        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     9.378 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_counter_open_w/i_counter/status_cnt_q[2]_i_11__6/O
                         net (fo=1, routed)           0.464     9.842    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_mst_port_mux[11].i_axi_mux/gen_mux.i_w_fifo/mst_reqs[11][3][w_valid]
    SLICE_X96Y473        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     9.878 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_mst_port_mux[11].i_axi_mux/gen_mux.i_w_fifo/status_cnt_q[2]_i_4__12/O
                         net (fo=6, routed)           0.502    10.380    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/host_lite_bus\\.w_valid
    SLICE_X105Y464       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    10.430 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/counter_q[0]_i_4__3/O
                         net (fo=40, routed)          0.556    10.986    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/mst_req[w_valid]
    SLICE_X108Y445       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    11.108 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i___50_i_6/O
                         net (fo=6, routed)           0.919    12.027    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/w_req_q_reg[aw_valid]_1
    SLICE_X118Y428       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    12.126 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/gen_rw_regs[244].reg_q[244][7]_i_8/O
                         net (fo=41, routed)          0.065    12.191    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/axi_pmu_cfg_req[w][strb][0]
    SLICE_X118Y428       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    12.339 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/reg_wr_r[counter][3]_i_5/O
                         net (fo=72, routed)          0.524    12.863    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/nolabel_line339/i_axi_lite_regs/p_1_out
    SLICE_X125Y425       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    12.961 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_rw_regs[244].reg_q[244][7]_i_9/O
                         net (fo=108, routed)         0.222    13.183    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_rw_regs[244].reg_q[244][7]_i_9_n_0
    SLICE_X126Y421       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    13.234 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2__42/O
                         net (fo=14, routed)          0.231    13.465    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_mst_port_mux[4].i_axi_lite_mux/gen_mux.i_b_fifo/axi_pmu_cfg_res[w_ready]
    SLICE_X127Y421       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052    13.517 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_mst_port_mux[4].i_axi_lite_mux/gen_mux.i_b_fifo/i___332_i_4/O
                         net (fo=1, routed)           0.045    13.562    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/slv_resps[0][4][w_ready]
    SLICE_X127Y421       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    13.660 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/i___332_i_2/O
                         net (fo=8, routed)           0.146    13.806    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/status_cnt_q_reg[1]_0
    SLICE_X125Y422       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    13.857 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_w_fifo/i___332_i_1/O
                         net (fo=1, routed)           0.636    14.493    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/host_axi_lite_xbar_master\\.w_ready
    SLICE_X119Y462       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037    14.530 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___332/O
                         net (fo=3, routed)           0.339    14.869    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/filtered_resp[w_ready]
    SLICE_X112Y463       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    14.904 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_10__0/O
                         net (fo=1, routed)           0.395    15.299    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_10__0_n_0
    SLICE_X110Y464       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    15.336 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i_axi_atop_filter/i___493_i_4__0/O
                         net (fo=3, routed)           0.231    15.567    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_demux/gen_demux.i_counter_open_w/i_counter/host_axi_lite_32\\.w_ready
    SLICE_X106Y464       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    15.602 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_demux/gen_demux.i_counter_open_w/i_counter/i___493_i_1__0/O
                         net (fo=8, routed)           0.404    16.006    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer_n_988
    SLICE_X105Y465       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    16.056 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___493/O
                         net (fo=6, routed)           0.206    16.262    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___493_n_0
    SLICE_X101Y466       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    16.311 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/i___490/O
                         net (fo=4, routed)           0.471    16.782    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_err_slv/i_atop_filter/host_lite_bus\\.b_valid
    SLICE_X94Y476        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    16.817 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_axi_err_slv/i_atop_filter/gen_arbiter.gen_int_rr.gen_lock.req_q[11]_i_1__5/O
                         net (fo=4, routed)           0.367    17.184    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/mst_resps[11][3][b_valid]
    SLICE_X88Y486        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    17.282 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_30/O
                         net (fo=1, routed)           0.207    17.489    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/p_23_in
    SLICE_X87Y490        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    17.528 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_13__3/O
                         net (fo=2, routed)           0.152    17.680    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/p_26_in
    SLICE_X87Y494        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098    17.778 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q[3]_i_4__5/O
                         net (fo=4, routed)           0.229    18.007    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.req_nodes_2
    SLICE_X85Y495        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    18.042 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__12/O
                         net (fo=4, routed)           0.268    18.310    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/ddr_1_out_rsp[b_valid]
    SLICE_X81Y496        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    18.347 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__49/O
                         net (fo=3, routed)           0.091    18.438    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__49_n_0
    SLICE_X81Y496        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037    18.475 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/pop_i0_i_7__0/O
                         net (fo=112, routed)         0.120    18.595    i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_out/i_src/mst_state_q_reg[0]_0
    SLICE_X81Y494        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    18.632 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_serial_link_1/i_cdc_out/i_src/pop_i0_i_3/O
                         net (fo=18, routed)          0.438    19.070    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_r_mux/ddr_1_out_req[r_ready]
    SLICE_X90Y484        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037    19.107 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_r_mux/gen_read_downsizer[0].r_req_q[r_valid]_i_15/O
                         net (fo=1, routed)           0.455    19.562    i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/mst_reqs[11][3][r_ready]
    SLICE_X96Y479        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    19.612 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/gen_read_downsizer[0].r_req_q[r_valid]_i_8/O
                         net (fo=1, routed)           0.010    19.622    i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_read_downsizer[0].r_req_q_reg[r][resp][0]_0
    SLICE_X96Y479        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    19.686 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_read_downsizer[0].r_req_q_reg[r_valid]_i_5/O
                         net (fo=13, routed)          0.536    20.222    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/host_lite_bus\\.r_ready
    SLICE_X104Y470       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037    20.259 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/i___127_i_2__0/O
                         net (fo=8, routed)           0.367    20.626    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/gen_read_downsizer[0].r_req_q_reg[ar_valid]_1
    SLICE_X111Y469       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    20.723 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_dwc_host/i_axi_dw_converter/gen_dw_downsize.i_axi_dw_downsizer/i_read_id_queue/i___242_i_1__2/O
                         net (fo=10, routed)          0.577    21.300    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/host_axi_lite_32\\.r_ready
    SLICE_X115Y467       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035    21.335 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___269/O
                         net (fo=4, routed)           0.167    21.502    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___269_n_0
    SLICE_X116Y463       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    21.554 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_to_axi_lite_host/i_axi_to_axi_lite/i___241/O
                         net (fo=3, routed)           0.174    21.728    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/host_lite_req[r_ready]
    SLICE_X116Y457       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    21.765 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___25_i_3__11/O
                         net (fo=5, routed)           0.385    22.150    i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___25_i_3__11_n_0
    SLICE_X113Y449       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    22.189 f  i_alsaqr/i_host_domain/i_axi_lite_subsystem/i_axi_lite_xbar/gen_slv_port_demux[0].i_axi_lite_demux/gen_demux.i_r_fifo/i___7_i_1__21/O
                         net (fo=3, routed)           0.476    22.665    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/gen_spill_reg.b_full_q_reg_1
    SLICE_X111Y447       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    22.701 r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/gen_spill_reg.b_data_q[data][31]_i_1/O
                         net (fo=33, routed)          0.262    22.963    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[resp][1]_2[0]
    SLICE_X111Y449       FDCE                                         r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    20.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924    21.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.001    24.793    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/clk_out1
    SLICE_X111Y449       FDCE                                         r  i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][20]/C
                         clock pessimism             -0.449    24.344    
                         clock uncertainty           -0.084    24.260    
    SLICE_X111Y449       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    24.200    i_alsaqr/i_host_domain/i_axi_lite_subsystem/pulpmailbox/i_slv_port_0/i_r_chan_outp/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                         -22.963    
  -------------------------------------------------------------------
                         slack                                  1.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.314ns  (arrival time - required time)
  Source:                 alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_xilinx_clk_mngr'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_clk_mngr
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.059ns (2.420%)  route 2.379ns (97.580%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        2.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Net Delay (Source):      1.924ns (routing 0.299ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.499ns, distribution 1.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=3, routed)           1.924     1.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      2.130     4.922    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/clk_out1
    SLICE_X117Y331       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     4.957 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]_xlnx_opt/O
                         net (fo=1, routed)           0.035     4.992    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]_xlnx_opt_1
    SLICE_X117Y331       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.420     4.699    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/clk_out1
    SLICE_X117Y331       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.547     5.246    
    SLICE_X117Y331       FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.306    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_adv_timer0/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.306    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                 -0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_mngr
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         20.000      18.000     URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         10.000      9.300      URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         10.000      9.300      URAM288_X3Y128  i_alsaqr/i_host_domain/i_axi_llc/i_llc_ways/gen_data_ways[0].i_data_way/i_data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SDIO_CLK_0
  To Clock:  SDIO_CLK_0

Setup :            0  Failing Endpoints,  Worst Slack       33.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.805ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SDIO_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SDIO_CLK_0 fall@40.000ns - SDIO_CLK_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 0.325ns (5.524%)  route 5.558ns (94.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.236ns = ( 47.236 - 40.000 ) 
    Source Clock Delay      (SCD):    7.457ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.749ns (routing 0.712ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.650ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      2.144     4.423    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.502 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.456     4.958    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.107 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, routed)           0.573     5.680    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.708 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, routed)         1.749     7.457    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X107Y461       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y461       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     7.535 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/FSM_sequential_r_state_reg[3]/Q
                         net (fo=61, routed)          3.690    11.225    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_sddata_reg[0][3]
    SLICE_X69Y310        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    11.349 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0_i_5/O
                         net (fo=6, routed)           0.148    11.497    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_sddata_reg[2]
    SLICE_X68Y309        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    11.620 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_sddata[2]_i_2/O
                         net (fo=4, routed)           1.720    13.340    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_sddata[2]
    SLICE_X114Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SDIO_CLK_0 fall edge)
                                                     40.000    40.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    40.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924    41.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    42.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    42.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.908    44.700    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    44.758 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.320    45.078    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.095    45.173 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, routed)           0.405    45.578    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    45.602 f  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, routed)         1.634    47.236    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X114Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.168    47.404    
                         clock uncertainty           -0.284    47.120    
    SLICE_X114Y359       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    47.145    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[2]
  -------------------------------------------------------------------
                         required time                         47.145    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                 33.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by SDIO_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SDIO_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SDIO_CLK_0 rise@0.000ns - SDIO_CLK_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.039ns (routing 0.385ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.425ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.175     1.175    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.405 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.550    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.567 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.178     2.745    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.784 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.239     3.023    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.083 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, routed)           0.295     3.378    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.395 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, routed)         1.039     4.434    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/s_clk_sdio
    SLICE_X69Y379        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y379        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.473 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[63]/Q
                         net (fo=2, routed)           0.035     4.508    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[127]_0[63]
    SLICE_X69Y379        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock SDIO_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.306     1.306    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.011 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.176    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.195 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.327     2.522    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X71Y380        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.053     2.575 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.307     2.882    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.094     2.976 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, routed)           0.395     3.371    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.390 r  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, routed)         1.167     4.557    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/s_clk_sdio
    SLICE_X69Y379        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[64]/C
                         clock pessimism             -0.117     4.440    
    SLICE_X69Y379        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     4.487    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_cmd_if/r_rsp_reg[64]
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SDIO_CLK_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_X0Y165  FSM_sequential_r_state_reg[3]_i_3/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         40.000      39.468     SLICE_X70Y306  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         40.000      39.468     SLICE_X70Y306  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc_reg[13]_srl2_i_alsaqr_i_host_domain_i_apb_subsystem_i_udma_subsystem_i_sdio_gen_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SPIM_CLK_0
  To Clock:  SPIM_CLK_0

Setup :            0  Failing Endpoints,  Worst Slack       36.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/r_is_replay_reg/C
                            (rising edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
                            (falling edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SPIM_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SPIM_CLK_0 fall@40.000ns - SPIM_CLK_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.790ns (24.107%)  route 2.487ns (75.893%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.851ns = ( 47.851 - 40.000 ) 
    Source Clock Delay      (SCD):    8.454ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.904ns (routing 1.071ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.974ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      2.153     4.432    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.511 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.219     4.730    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.853 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, routed)           1.669     6.522    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.550 r  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, routed)         1.904     8.454    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/s_clk_spi
    SLICE_X65Y331        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/r_is_replay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y331        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     8.533 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/r_is_replay_reg/Q
                         net (fo=47, routed)          0.518     9.051    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/r_is_replay
    SLICE_X69Y334        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     9.174 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/i___6_i_3__2/O
                         net (fo=1, routed)           0.194     9.368    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer_reg[0][29]_1
    SLICE_X69Y334        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     9.419 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___6_i_1__5/O
                         net (fo=34, routed)          0.447     9.866    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/s_replay_buffer_in[29]
    SLICE_X68Y329        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     9.978 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___71_i_1__4/O
                         net (fo=2, routed)           0.210    10.188    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_out_reg[2]_1
    SLICE_X67Y330        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.224 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_3__3/O
                         net (fo=1, routed)           0.102    10.326    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_3__3_n_0
    SLICE_X67Y330        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    10.487 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/i___7_i_1__7/O
                         net (fo=9, routed)           0.175    10.662    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_tx_qpi
    SLICE_X67Y329        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141    10.803 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_12/O
                         net (fo=1, routed)           0.471    11.274    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_12_n_0
    SLICE_X64Y326        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037    11.311 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_4/O
                         net (fo=1, routed)           0.321    11.632    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_4_n_0
    SLICE_X65Y326        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050    11.682 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_i_1/O
                         net (fo=1, routed)           0.049    11.731    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_spi_sdo04_out
    SLICE_X65Y326        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPIM_CLK_0 fall edge)
                                                     40.000    40.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000    40.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924    41.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    42.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    42.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.929    44.721    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    44.780 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.151    44.931    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082    45.013 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, routed)           1.118    46.131    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    46.155 f  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, routed)         1.696    47.851    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/s_clk_spi
    SLICE_X65Y326        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.528    48.379    
                         clock uncertainty           -0.284    48.095    
    SLICE_X65Y326        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    48.120    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_txrx/spi_sdo0_o_reg
  -------------------------------------------------------------------
                         required time                         48.120    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 36.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SPIM_CLK_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SPIM_CLK_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPIM_CLK_0 rise@0.000ns - SPIM_CLK_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.058ns (49.573%)  route 0.059ns (50.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.478ns
    Source Clock Delay      (SCD):    7.850ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.695ns (routing 0.974ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.071ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924     1.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.929     4.721    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.780 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.151     4.931    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082     5.013 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, routed)           1.118     6.131    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.155 r  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, routed)         1.695     7.850    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/s_clk_spi
    SLICE_X69Y335        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y335        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     7.908 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[7]/Q
                         net (fo=2, routed)           0.059     7.967    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q[7]
    SLICE_X69Y335        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPIM_CLK_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      2.153     4.432    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X65Y318        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.511 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q
                         net (fo=3, routed)           0.219     4.730    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/s_clk_out_div
    SLICE_X65Y326        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.853 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/pointer_in[2]_i_5/O
                         net (fo=2, routed)           1.669     6.522    i_alsaqr_n_2310
    BUFGCE_X0Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.550 r  pointer_in_reg[2]_i_3/O
    X2Y5 (CLOCK_ROOT)    net (fo=814, routed)         1.928     8.478    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/s_clk_spi
    SLICE_X69Y335        FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]/C
                         clock pessimism             -0.588     7.890    
    SLICE_X69Y335        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     7.950    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.950    
                         arrival time                           7.967    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPIM_CLK_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         80.000      78.710     BUFGCE_X0Y185  pointer_in_reg[2]_i_3/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         40.000      39.725     SLICE_X70Y336  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         40.000      39.725     SLICE_X70Y336  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.226ns (17.291%)  route 1.081ns (82.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 9.477 - 4.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.868ns (routing 1.990ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.806ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.227     3.315    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.343 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          2.868     6.211    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X112Y767       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y767       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     6.292 r  u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.722     7.014    u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X138Y767       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.159 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.359     7.518    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X138Y766       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     4.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.020     6.945    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.969 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          2.508     9.477    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X138Y766       FDRE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.593    10.070    
                         clock uncertainty           -0.035    10.034    
    SLICE_X138Y766       FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     9.960    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  2.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Net Delay (Source):      1.543ns (routing 1.088ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.747ns (routing 1.222ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.340     0.340 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.380    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.530    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.547 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.225     1.772    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.789 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.543     3.332    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X138Y767       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y767       FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.371 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.031     3.402    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X138Y767       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     3.423 r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.006     3.429    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X138Y767       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.446 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.679    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.370     2.068    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    SLR Crossing[2->1]   
    BUFGCE_X1Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.087 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.747     3.834    u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLR Crossing[1->2]   
    SLICE_X138Y767       FDSE                                         r  u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.495     3.338    
    SLICE_X138Y767       FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.385    u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.385    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { c0_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         4.000       2.710      BUFGCE_X1Y288  c0_sys_clk_s_BUFGCE_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12     u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (mmcm_clkout0 rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.301ns (7.011%)  route 3.992ns (92.989%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 11.771 - 6.400 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 1.036ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.940ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.303     5.230    u_ddr4_0/inst/u_ddr_axi/axi_w_channel_0/c0_ddr4_ui_clk
    SLICE_X113Y756       FDRE                                         r  u_ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y756       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     5.307 r  u_ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg/Q
                         net (fo=326, routed)         1.085     6.392    u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wready_d3
    SLICE_X118Y819       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.516 r  u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_3/O
                         net (fo=37, routed)          1.327     7.843    u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X117Y759       LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     7.943 r  u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1/O
                         net (fo=144, routed)         1.580     9.523    u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q
    SLICE_X122Y820       FDRE                                         r  u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      6.400     6.400 r  
    E12                                               0.000     6.400 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     7.301    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.325 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     8.853    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.483 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.698    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.722 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.049    11.771    u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/c0_ddr4_ui_clk
    SLICE_X122Y820       FDRE                                         r  u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[81]/C
                         clock pessimism             -0.274    11.498    
                         clock uncertainty           -0.059    11.439    
    SLICE_X122Y820       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.365    u_ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[81]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.092ns (51.111%)  route 0.088ns (48.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      2.062ns (routing 0.940ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.341ns (routing 1.036ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     2.453    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.083 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.298    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.062     5.384    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/sel_reg[0]
    SLICE_X127Y785       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y785       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.442 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[2]/Q
                         net (fo=7, routed)           0.078     5.520    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[2]
    SLICE_X125Y785       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.034     5.554 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops[3]_i_1/O
                         net (fo=1, routed)           0.010     5.564    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/p_0_in__1[3]
    SLICE_X125Y785       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.341     5.268    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/sel_reg[0]
    SLICE_X125Y785       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[3]/C
                         clock pessimism              0.224     5.492    
    SLICE_X125Y785       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     5.554    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_loops_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.564    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         6.400       4.706      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        6.400       7.886      PLL_X1Y25              u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         3.200       2.438      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         3.200       2.438      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk
  To Clock:  pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.800       0.425      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.400       0.231      BITSLICE_CONTROL_X1Y98  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_DIV
  To Clock:  pll_clk_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y638  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.400 }
Period(ns):         0.800
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.800       0.425      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.400       0.231      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.400       0.231      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -2.069      1.769      BITSLICE_CONTROL_X1Y108  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         6.400       3.733      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.200       2.000      BITSLICE_RX_TX_X1Y689  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       22.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (mmcm_clkout5 rise@25.600ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.379ns (12.471%)  route 2.660ns (87.529%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 30.702 - 25.600 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.143ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.102ns
    Common Clock Delay      (CCD):    4.150ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.986ns (routing 0.921ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.836ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.890    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.918 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.986     4.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X120Y596       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y596       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/Q
                         net (fo=17, routed)          1.765     6.748    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[7]
    SLR Crossing[1->2]   
    SLICE_X119Y737       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     6.907 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3/O
                         net (fo=6, routed)           0.219     7.126    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3_n_0
    SLICE_X119Y736       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     7.216 f  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6/O
                         net (fo=7, routed)           0.604     7.820    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
    SLICE_X121Y738       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     7.871 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[4]_i_1/O
                         net (fo=1, routed)           0.072     7.943    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[4]
    SLICE_X121Y738       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     25.600    25.600 r  
    E12                                               0.000    25.600 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.600    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    26.164 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    26.204    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.204 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    26.501    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.525 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528    28.053    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    28.683 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    28.890    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.914 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.788    30.702    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X121Y738       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism             -0.312    30.391    
                         inter-SLR compensation      -0.143    30.248    
                         clock uncertainty           -0.071    30.177    
    SLICE_X121Y738       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    30.202    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                         30.202    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 22.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.060ns (28.708%)  route 0.149ns (71.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.765ns (routing 0.836ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.921ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     2.453    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     3.083 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207     3.290    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.314 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.765     5.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[2->1]   
    SLICE_X120Y598       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y598       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.149     5.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X121Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.890    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.918 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         2.020     4.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLR Crossing[2->1]   
    SLICE_X121Y598       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.256     5.194    
    SLICE_X121Y598       RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           5.288    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         25.600      24.310     BUFGCE_X1Y289   u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         12.800      12.268     SLICE_X121Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         12.800      12.268     SLICE_X121Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        7.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (mmcm_clkout6 rise@12.800ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.552ns (12.763%)  route 3.773ns (87.237%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 18.245 - 12.800 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.050ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.952ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.262     2.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, routed)        2.341     5.285    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/LMB_Clk
    SLICE_X137Y783       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y783       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.364 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.172     5.536    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/lmb_as
    SLICE_X137Y783       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     5.675 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.862     6.537    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[1]
    SLICE_X129Y770       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     6.672 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          0.792     7.464    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IReady
    SLICE_X136Y781       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     7.612 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.385     7.997    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb
    SLICE_X137Y770       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     8.048 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          1.562     9.610    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X8Y149        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     12.800    12.800 r  
    E12                                               0.000    12.800 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.800    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    13.364 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.404    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.404 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    13.701    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.725 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528    15.253    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630    15.883 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.227    16.110    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.134 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, routed)        2.111    18.245    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y149        RAMB36E2                                     r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.267    17.979    
                         clock uncertainty           -0.064    17.914    
    RAMB36_X8Y149        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    17.572    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         17.572    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  7.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      2.080ns (routing 0.952ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.050ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     2.453    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     3.083 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.227     3.310    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.334 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, routed)        2.080     5.414    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X126Y780       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y780       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.475 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=42, routed)          0.062     5.537    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/out[21]
    SLICE_X124Y780       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.572 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub[24]_i_1/O
                         net (fo=1, routed)           0.022     5.594    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_mux[24]
    SLICE_X124Y780       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.262     2.916    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.944 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, routed)        2.363     5.307    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X124Y780       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[24]/C
                         clock pessimism              0.217     5.524    
    SLICE_X124Y780       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.584    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.584    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         12.800      8.954      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         6.400       4.669      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         6.400       4.669      BITSLICE_CONTROL_X1Y98   u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  3.518         1.657       1.861      BITSLICE_CONTROL_X1Y106  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.320ns (8.197%)  route 3.584ns (91.803%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.963ns (routing 0.691ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.290     5.590    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         1.963     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X128Y588       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y588       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     7.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           2.221     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X155Y362       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     9.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.545    10.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X157Y363       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    10.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.818    11.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 13.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.658ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    4.403ns
  Clock Net Delay (Source):      1.798ns (routing 0.630ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.691ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.910     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         1.798     3.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y597       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y597       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.070     3.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X117Y596       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.290     5.590    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         2.040     7.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X117Y596       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.403     3.255    
    SLICE_X117Y596       RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y167   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X117Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X117Y598  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        3.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.062ns  (logic 1.086ns (35.460%)  route 1.976ns (64.540%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.701ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.300ns (routing 1.491ns, distribution 0.809ns)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    AV15                                              0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 f  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 f  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           4.305     4.930    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/pad_jtag_tck_IBUF
    BUFGCTRL_X0Y76       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.022 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX/O
    X4Y8 (CLOCK_ROOT)    net (fo=1, routed)           2.300     7.322    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X129Y503       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y503       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     7.401 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.976     9.377    pad_jtag_tdo_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.007    10.384 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    10.384    pad_jtag_tdo
    AW15                                                              r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.701    19.299    
                         output delay                -5.000    14.299    
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  3.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.128ns
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    1.752ns
  Clock Net Delay (Source):      1.991ns (routing 1.267ns, distribution 0.724ns)
  Clock Net Delay (Destination): 2.247ns (routing 1.390ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    AV15                                              0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.890     3.264    pad_jtag_tck_IBUF
    BUFGCE_X0Y223        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.288 r  pad_jtag_tck_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=257, routed)         1.991     5.279    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/pad_jtag_tck_IBUF_BUFG
    SLICE_X130Y504       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y504       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.338 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          0.076     5.414    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X132Y504       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     5.436 r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[9]_i_1/O
                         net (fo=1, routed)           0.023     5.459    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[9]
    SLICE_X132Y504       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    AV15                                              0.000     0.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck_IBUF_inst/I
    AV15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  pad_jtag_tck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    pad_jtag_tck_IBUF_inst/OUT
    AV15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  pad_jtag_tck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           4.228     4.853    pad_jtag_tck_IBUF
    BUFGCE_X0Y223        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.881 r  pad_jtag_tck_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=257, routed)         2.247     7.128    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/pad_jtag_tck_IBUF_BUFG
    SLICE_X132Y504       FDRE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/C
                         clock pessimism             -1.752     5.376    
    SLICE_X132Y504       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.436    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.459    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pad_jtag_tck }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         100.000     98.710     BUFGCE_X0Y223   pad_jtag_tck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X127Y495  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         50.000      49.725     SLICE_X127Y495  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_ddr4_0/c0_ddr4_ui_clk
  To Clock:  u_ddr4_0/c0_ddr4_ui_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/CE
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             u_ddr4_0/c0_ddr4_ui_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (u_ddr4_0/c0_ddr4_ui_clk rise@6.400ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.202ns (4.168%)  route 4.644ns (95.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 8.569 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.184ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.169ns
    Common Clock Delay      (CCD):    0.940ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.432ns (routing 1.036ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.940ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.432     2.432    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/CLK
    SLICE_X111Y733       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y733       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.511 f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=59, routed)          3.157     5.668    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/gen_sync[2].i_sync/gen_spill_reg.b_full_q
    SLR Crossing[2->1]   
    SLICE_X95Y583        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.791 r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/gen_sync[2].i_sync/rptr_q[4]_i_1__1/O
                         net (fo=59, routed)          1.487     7.278    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/E[0]
    SLICE_X109Y520       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      6.400     6.400 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     6.400 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.169     8.569    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X109Y520       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/C
                         clock pessimism              0.096     8.665    
                         inter-SLR compensation      -0.184     8.481    
                         clock uncertainty           -0.059     8.422    
    SLICE_X109Y520       FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.362    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_ar/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][34]/C
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][34]/D
                            (rising edge-triggered cell FDCE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             u_ddr4_0/c0_ddr4_ui_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.248ns (routing 0.571ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.639ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.248     1.248    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X134Y596       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y596       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.287 r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][34]/Q
                         net (fo=2, routed)           0.054     1.341    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][34]
    SLICE_X134Y596       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.405     1.405    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X134Y596       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][34]/C
                         clock pessimism             -0.151     1.254    
    SLICE_X134Y596       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.301    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][34]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ddr4_0/c0_ddr4_ui_clk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { u_ddr4_0/c0_ddr4_ui_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         6.400       5.850      SLICE_X103Y599  c0_ddr4_aresetn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.200       2.925      SLICE_X103Y599  c0_ddr4_aresetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.200       2.925      SLICE_X103Y599  c0_ddr4_aresetn_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.743ns  (logic 0.079ns (10.633%)  route 0.664ns (89.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y748                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X115Y748       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.664     0.743    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X116Y758       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y758       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  2.282    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.181ns  (logic 0.080ns (6.774%)  route 1.101ns (93.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y780                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X126Y780       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=42, routed)          1.101     1.181    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X122Y782       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X122Y782       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  1.844    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk_DIV

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (pll_clk_DIV rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.079ns (3.634%)  route 2.095ns (96.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 10.567 - 6.400 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.323ns (routing 1.036ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.940ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.323     5.250    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X112Y775       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y775       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.329 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           2.095     7.424    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      6.400     6.400 r  
    E12                                               0.000     6.400 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     7.301    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.325 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     8.853    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.483 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.698    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.722 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.924    11.646    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.356    10.290 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.096    10.386    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106    10.492 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075    10.567 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.232    10.335    
                         clock uncertainty           -0.164    10.171    
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168    10.003    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.061ns (19.304%)  route 0.255ns (80.696%))
  Logic Levels:           0  
  Clock Path Skew:        -1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.062ns (routing 0.940ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     2.453    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.083 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.298    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.062     5.384    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X112Y765       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.445 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][96]/Q
                         net (fo=1, routed)           0.255     5.700    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[0]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11324, routed)       2.141     5.068    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.773     3.295 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.140     3.435    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.612 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.721 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.883 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.043     3.926    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.233     4.158    
                         clock uncertainty            0.164     4.322    
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     4.398    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           5.700    
  -------------------------------------------------------------------
                         slack                                  1.302    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        3.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (pll_clk[1]_DIV rise@6.400ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.079ns (4.577%)  route 1.647ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 10.610 - 6.400 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.324ns (routing 1.036ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.940ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.324     5.251    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X128Y796       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y796       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.330 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.647     6.977    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      6.400     6.400 r  
    E12                                               0.000     6.400 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.400    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     6.964 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.004    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.004 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     7.301    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.325 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     8.853    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.483 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.698    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.722 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.942    11.664    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.356    10.308 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, routed)           0.094    10.402    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126    10.528 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082    10.610 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.228    10.382    
                         clock uncertainty           -0.164    10.218    
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.026    10.192    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.058ns (19.595%)  route 0.238ns (80.405%))
  Logic Levels:           0  
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.115ns
  Clock Net Delay (Source):      2.081ns (routing 0.940ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.036ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564     0.564 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.604    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.901    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.925 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528     2.453    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.083 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.298    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.081     5.403    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X114Y812       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y812       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.461 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.238     5.699    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL                             r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.899    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.927 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.163     5.090    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.773     3.317 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, routed)           0.132     3.449    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.642 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.761 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.229     3.989    
                         clock uncertainty            0.164     4.153    
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.423    u_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.423    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  1.276    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.351ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.674ns  (logic 0.081ns (12.018%)  route 0.593ns (87.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y761                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X115Y761       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.593     0.674    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X115Y747       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X115Y747       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 11.351    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.347ns  (logic 0.079ns (22.767%)  route 0.268ns (77.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y593                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X117Y593       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X117Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X117Y591       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 49.678    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.076ns (12.881%)  route 0.514ns (87.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y781                                    0.000     0.000 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X121Y781       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, routed)           0.514     0.590    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X122Y776       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X122Y776       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    u_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.039ns (6.373%)  route 0.573ns (93.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.279ns (routing 0.571ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.646ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.340     0.340 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.380    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.530    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.547 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           0.932     1.479    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.709 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.855    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y300        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.872 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.279     3.151    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X133Y804       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y804       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.190 r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.573     3.763    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X131Y790       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.446 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.679    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.028     1.726    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.431 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177     1.608    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y303        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.627 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=1586, routed)        1.448     3.075    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X131Y790       FDRE                                         r  u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.279     3.353    
                         clock uncertainty            0.184     3.537    
    SLICE_X131Y790       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.583    u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.219ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (MaxDelay Path 25.600ns)
  Data Path Delay:        0.406ns  (logic 0.076ns (18.719%)  route 0.330ns (81.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y592                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X117Y592       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.330     0.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X116Y592       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.600    25.600    
    SLICE_X116Y592       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    25.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.625    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 25.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_mngr
  To Clock:  clk_out1_xilinx_clk_mngr

Setup :            0  Failing Endpoints,  Worst Slack        5.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_xilinx_clk_mngr fall@10.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.128ns (2.045%)  route 6.131ns (97.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.716ns = ( 16.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.284ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.207ns (routing 0.499ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.650ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.207     4.486    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X102Y453       FDCE                                         r  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y453       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.564 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=25, routed)          3.287     7.851    i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0
    SLICE_X71Y369        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     7.901 f  i_alsaqr/i_host_domain/i_cva6_subsystem/i_dm_top/i_dm_csrs/gen_rw_regs[252].reg_q[252][7]_i_1__0/O
                         net (fo=75260, routed)       2.844    10.745    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_crc_reg[15]_0
    SLICE_X109Y359       FDCE                                         f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr fall edge)
                                                     10.000    10.000 f  
    BUFGCE_X1Y288        BUFGCE                       0.000    10.000 f  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924    11.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.554 f  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    12.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.792 f  alsaqr_clk_manager/inst/clkout1_buf/O
                         net (fo=111208, routed)      1.936    14.728    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/clk_out1
    SLICE_X56Y384        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022    14.750 f  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/u_clockgen/i_clkdiv_cnt/FSM_sequential_r_state[3]_i_9/O
                         net (fo=1, routed)           0.405    15.155    i_alsaqr_n_2313
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.179 f  FSM_sequential_r_state_reg[3]_i_3/O
    X3Y6 (CLOCK_ROOT)    net (fo=539, routed)         1.537    16.716    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/s_clk_sdio
    SLICE_X109Y359       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.432    16.284    
                         clock uncertainty           -0.284    16.000    
    SLICE_X109Y359       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    15.934    i_alsaqr/i_host_domain/i_apb_subsystem/i_udma_subsystem/i_sdio_gen[0].i_sdio/i_sdio_txrx/i_data_if/r_sddata_reg[3]
  -------------------------------------------------------------------
                         required time                         15.934    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/soft_res_q_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/bit_gen[5].reg_present_gen.reg_regular_gen.reg_value_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_mngr  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_mngr rise@0.000ns - clk_out1_xilinx_clk_mngr rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.060ns (7.067%)  route 0.789ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      2.200ns (routing 0.456ns, distribution 1.744ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.499ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.924     1.924    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.554 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.768    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.792 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.200     4.992    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/clk_out1
    SLICE_X134Y334       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/soft_res_q_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y334       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.052 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/soft_res_q_n_reg/Q
                         net (fo=284, routed)         0.789     5.841    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/bit_gen[9].reg_present_gen.reg_regular_gen.reg_value_r_reg[9]_0
    SLICE_X139Y328       FDCE                                         f  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/bit_gen[5].reg_present_gen.reg_regular_gen.reg_value_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_mngr rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y288        BUFGCE                       0.000     0.000 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           2.134     2.134    alsaqr_clk_manager/inst/clk_in1
    SLR Crossing[2->1]   
    MMCM_X0Y9            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.007 r  alsaqr_clk_manager/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.251    alsaqr_clk_manager/inst/clk_out1_xilinx_clk_mngr
    BUFGCE_X0Y236        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.279 r  alsaqr_clk_manager/inst/clkout1_buf/O
    X2Y9 (CLOCK_ROOT)    net (fo=111208, routed)      2.513     4.792    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/clk_gate_control_regs_comp/clk_out1
    SLICE_X130Y322       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.882 r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/clk_gate_control_regs_comp/bit_gen[9].reg_present_gen.reg_regular_gen.reg_value_r[9]_i_3/O
                         net (fo=159, routed)         0.616     5.498    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/clk_control_regs
    SLICE_X139Y328       FDCE                                         r  i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/bit_gen[5].reg_present_gen.reg_regular_gen.reg_value_r_reg[5]/C
                         clock pessimism              0.343     5.841    
    SLICE_X139Y328       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     5.809    i_alsaqr/i_host_domain/i_apb_subsystem/i_apb_to_can/can_inst/memory_registers_inst/control_registers_reg_map_comp/mode_reg_comp/bit_gen[5].reg_present_gen.reg_regular_gen.reg_value_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.809    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.297ns (8.387%)  route 3.244ns (91.613%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 53.150 - 50.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    4.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.691ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.630ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.290     5.590    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         2.056     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X158Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y364       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.210     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X158Y364       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     8.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.548     8.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X156Y364       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     8.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.486    11.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X129Y588       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.910    51.375    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         1.751    53.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y588       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.280    57.430    
                         clock uncertainty           -0.035    57.395    
    SLICE_X129Y588       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    57.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.329    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                 46.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.428ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    4.172ns
  Clock Net Delay (Source):      1.084ns (routing 0.378ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.420ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.670     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         1.084     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y596       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y596       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X125Y597       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.886     5.186    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y7 (CLOCK_ROOT)    net (fo=478, routed)         1.223     6.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X125Y597       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.172     2.256    
    SLICE_X125Y597       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       24.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (mmcm_clkout5 rise@25.600ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.079ns (9.197%)  route 0.780ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 30.708 - 25.600 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.921ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.836ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.675 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.725    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.725 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.060    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.693     2.781    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.654 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     2.890    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.918 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         2.011     4.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X128Y594       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y594       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.780     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X125Y591       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     25.600    25.600 r  
    E12                                               0.000    25.600 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.600    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.564    26.164 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    26.204    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.204 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    26.501    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    26.525 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.528    28.053    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    28.683 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    28.890    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    28.914 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.794    30.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X125Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.257    30.452    
                         clock uncertainty           -0.071    30.381    
    SLICE_X125Y591       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    30.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         30.315    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                 24.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      1.121ns (routing 0.510ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.568ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.340     0.340 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.380    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.530    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.547 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           0.932     1.479    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.709 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     1.849    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.866 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.121     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X123Y593       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y593       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.025 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.075     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X123Y593       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.446 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.679    c0_sys_clk_s
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.698 r  c0_sys_clk_s_BUFGCE_inst/O
                         net (fo=3, routed)           1.028     1.726    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.431 r  u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.159     1.590    u_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y289        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.609 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y10 (CLOCK_ROOT)   net (fo=568, routed)         1.267     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLR Crossing[2->1]   
    SLICE_X123Y593       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.126     3.002    
    SLICE_X123Y593       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ddr4_0/c0_ddr4_ui_clk
  To Clock:  u_ddr4_0/c0_ddr4_ui_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/CLR
                            (recovery check against rising-edge clock u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (u_ddr4_0/c0_ddr4_ui_clk rise@6.400ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.079ns (2.735%)  route 2.809ns (97.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.405 - 6.400 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.036ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.940ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.458     2.458    c0_ddr4_clk
    SLR Crossing[2->1]   
    SLICE_X103Y599       FDRE                                         r  c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y599       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.537 r  c0_ddr4_aresetn_reg/Q
                         net (fo=338, routed)         2.809     5.346    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/c0_ddr4_aresetn
    SLICE_X131Y574       FDCE                                         f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      6.400     6.400 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     6.400 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       2.005     8.405    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X131Y574       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]/C
                         clock pessimism              0.169     8.574    
                         clock uncertainty           -0.059     8.515    
    SLICE_X131Y574       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.449    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_w/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[strb][5]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 c0_ddr4_aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]/CLR
                            (removal check against rising-edge clock u_ddr4_0/c0_ddr4_ui_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns - u_ddr4_0/c0_ddr4_ui_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.354ns (routing 0.571ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.639ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.354     1.354    c0_ddr4_clk
    SLR Crossing[2->1]   
    SLICE_X103Y599       FDRE                                         r  c0_ddr4_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y599       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.393 r  c0_ddr4_aresetn_reg/Q
                         net (fo=338, routed)         0.092     1.485    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][7]_0
    SLICE_X103Y599       FDCE                                         f  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock u_ddr4_0/c0_ddr4_ui_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y300        BUFGCE                       0.000     0.000 r  u_ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y10 (CLOCK_ROOT)   net (fo=11324, routed)       1.518     1.518    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/CLK
    SLR Crossing[2->1]   
    SLICE_X103Y599       FDCE                                         r  axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]/C
                         clock pessimism             -0.156     1.362    
    SLICE_X103Y599       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.342    axiddrcdc/i_axi_cdc/i_axi_cdc_dst/i_cdc_fifo_gray_dst_aw/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.143    





