// Seed: 2376101205
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply1 id_3;
  assign id_3 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 ();
  tri0 id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  id_2(
      .id_0(1), .id_1(""), .id_2(id_3), .id_3(1), .id_4(1), .id_5(id_4), .id_6(id_1 - 1)
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2
);
  wor id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  id_5(
      .id_0(1), .id_1({id_1 - 1, 1 == id_0}), .id_2(), .id_3(1)
  );
endmodule
