// Seed: 637726873
module module_0 (
    input tri0 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  wire id_3;
  wand id_4;
  assign id_4 = 1 ? -1 : 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7,
    output tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output tri0 id_12
    , id_15,
    output logic id_13
);
  always @(posedge id_1 == id_11) begin : LABEL_0
    id_13 <= id_0;
    if (1 && 1) assume (-1);
  end
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign id_7 = -1 ? -id_2 : -1;
  assign id_7 = -1;
  always begin : LABEL_1
    id_7 <= 1;
  end
endmodule
