{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658947895468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658947895468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 27 12:51:35 2022 " "Processing started: Wed Jul 27 12:51:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658947895468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947895468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_13p1_Computer_project -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_13p1_Computer_project -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947895468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658947895920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658947895920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903946 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903948 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903949 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/dflipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903951 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_2ton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903952 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_64x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_64x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_64x8_sync-rom_64x8_sync_arch " "Found design unit 1: rom_64x8_sync-rom_64x8_sync_arch" {  } { { "rom_64x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_64x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903954 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_64x8_sync " "Found entity 1: rom_64x8_sync" {  } { { "rom_64x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_64x8_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_comp_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twos_comp_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twos_comp_decoder-twos_comp_decoder_arch " "Found design unit 1: twos_comp_decoder-twos_comp_decoder_arch" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/twos_comp_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903955 ""} { "Info" "ISGN_ENTITY_NAME" "1 twos_comp_decoder " "Found entity 1: twos_comp_decoder" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/twos_comp_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903957 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_128x8_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903959 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_128x8_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903960 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "data_path.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903962 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903963 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/control_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903966 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903967 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903969 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658947903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947903969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658947904000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_03 top.vhd(97) " "VHDL Signal Declaration warning at top.vhd(97): used implicit default value for signal \"port_in_03\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904001 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_04 top.vhd(98) " "VHDL Signal Declaration warning at top.vhd(98): used implicit default value for signal \"port_in_04\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904001 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_05 top.vhd(99) " "VHDL Signal Declaration warning at top.vhd(99): used implicit default value for signal \"port_in_05\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904001 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_06 top.vhd(100) " "VHDL Signal Declaration warning at top.vhd(100): used implicit default value for signal \"port_in_06\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904001 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_07 top.vhd(101) " "VHDL Signal Declaration warning at top.vhd(101): used implicit default value for signal \"port_in_07\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904001 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_08 top.vhd(102) " "VHDL Signal Declaration warning at top.vhd(102): used implicit default value for signal \"port_in_08\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_09 top.vhd(103) " "VHDL Signal Declaration warning at top.vhd(103): used implicit default value for signal \"port_in_09\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_10 top.vhd(104) " "VHDL Signal Declaration warning at top.vhd(104): used implicit default value for signal \"port_in_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_11 top.vhd(105) " "VHDL Signal Declaration warning at top.vhd(105): used implicit default value for signal \"port_in_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_12 top.vhd(106) " "VHDL Signal Declaration warning at top.vhd(106): used implicit default value for signal \"port_in_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_13 top.vhd(107) " "VHDL Signal Declaration warning at top.vhd(107): used implicit default value for signal \"port_in_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_14 top.vhd(108) " "VHDL Signal Declaration warning at top.vhd(108): used implicit default value for signal \"port_in_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_15 top.vhd(109) " "VHDL Signal Declaration warning at top.vhd(109): used implicit default value for signal \"port_in_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 top.vhd(116) " "Verilog HDL or VHDL warning at top.vhd(116): object \"port_out_06\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 top.vhd(117) " "Verilog HDL or VHDL warning at top.vhd(117): object \"port_out_07\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 top.vhd(118) " "Verilog HDL or VHDL warning at top.vhd(118): object \"port_out_08\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 top.vhd(119) " "Verilog HDL or VHDL warning at top.vhd(119): object \"port_out_09\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_10 top.vhd(120) " "Verilog HDL or VHDL warning at top.vhd(120): object \"port_out_10\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_11 top.vhd(121) " "Verilog HDL or VHDL warning at top.vhd(121): object \"port_out_11\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_12 top.vhd(122) " "Verilog HDL or VHDL warning at top.vhd(122): object \"port_out_12\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_13 top.vhd(123) " "Verilog HDL or VHDL warning at top.vhd(123): object \"port_out_13\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_14 top.vhd(124) " "Verilog HDL or VHDL warning at top.vhd(124): object \"port_out_14\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_15 top.vhd(125) " "Verilog HDL or VHDL warning at top.vhd(125): object \"port_out_15\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658947904003 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:CLOCK_DIVIDER " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:CLOCK_DIVIDER\"" {  } { { "top.vhd" "CLOCK_DIVIDER" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:HEX_DISPLAY_0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:HEX_DISPLAY_0\"" {  } { { "top.vhd" "HEX_DISPLAY_0" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer computer:COMPUTER_COMP " "Elaborating entity \"computer\" for hierarchy \"computer:COMPUTER_COMP\"" {  } { { "top.vhd" "COMPUTER_COMP" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu computer:COMPUTER_COMP\|cpu:CPU_inst " "Elaborating entity \"cpu\" for hierarchy \"computer:COMPUTER_COMP\|cpu:CPU_inst\"" {  } { { "computer.vhd" "CPU_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit computer:COMPUTER_COMP\|cpu:CPU_inst\|control_unit:CTRL_UNT_Inst " "Elaborating entity \"control_unit\" for hierarchy \"computer:COMPUTER_COMP\|cpu:CPU_inst\|control_unit:CTRL_UNT_Inst\"" {  } { { "cpu.vhd" "CTRL_UNT_Inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst " "Elaborating entity \"data_path\" for hierarchy \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\"" {  } { { "cpu.vhd" "DATA_PATH_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst " "Elaborating entity \"alu\" for hierarchy \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\"" {  } { { "data_path.vhd" "ALU_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 "|top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(21) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 "|top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(21) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 "|top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(21) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 "|top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(21) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947904013 "|top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory computer:COMPUTER_COMP\|memory:MEMORY_inst " "Elaborating entity \"memory\" for hierarchy \"computer:COMPUTER_COMP\|memory:MEMORY_inst\"" {  } { { "computer.vhd" "MEMORY_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync computer:COMPUTER_COMP\|memory:MEMORY_inst\|rom_128x8_sync:ROM_inst " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"computer:COMPUTER_COMP\|memory:MEMORY_inst\|rom_128x8_sync:ROM_inst\"" {  } { { "memory.vhd" "ROM_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync computer:COMPUTER_COMP\|memory:MEMORY_inst\|rw_96x8_sync:RW_inst " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"computer:COMPUTER_COMP\|memory:MEMORY_inst\|rw_96x8_sync:RW_inst\"" {  } { { "memory.vhd" "RW_inst" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947904025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[3\] " "LATCH primitive \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1658947904260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[1\] " "LATCH primitive \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1658947904260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[0\] " "LATCH primitive \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1658947904260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[2\] " "LATCH primitive \"computer:COMPUTER_COMP\|cpu:CPU_inst\|data_path:DATA_PATH_inst\|alu:ALU_inst\|NZVC\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1658947904260 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "computer:COMPUTER_COMP\|memory:MEMORY_inst\|rw_96x8_sync:RW_inst\|RW " "RAM logic \"computer:COMPUTER_COMP\|memory:MEMORY_inst\|rw_96x8_sync:RW_inst\|RW\" is uninferred due to asynchronous read logic" {  } { { "rw_96x8_sync.vhd" "RW" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1658947904274 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1658947904274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658947905731 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:CLOCK_DIVIDER\|CNT_int\[31\] Low " "Register clock_div_prec:CLOCK_DIVIDER\|CNT_int\[31\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1658947905816 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:CLOCK_DIVIDER\|CNT_int\[0\] Low " "Register clock_div_prec:CLOCK_DIVIDER\|CNT_int\[0\] will power up to Low" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1658947905816 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1658947905816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658947908410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658947908410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4372 " "Implemented 4372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658947908659 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658947908659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4285 " "Implemented 4285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658947908659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658947908659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658947908678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 27 12:51:48 2022 " "Processing ended: Wed Jul 27 12:51:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658947908678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658947908678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658947908678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658947908678 ""}
