
PB_RTOS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000275e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a6  00800060  0000275e  000027f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000696  00800106  00800106  00002898  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002898  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000028c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000430  00000000  00000000  00002904  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004d8d  00000000  00000000  00002d34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014c6  00000000  00000000  00007ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002c6d  00000000  00000000  00008f87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000be0  00000000  00000000  0000bbf4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000198c  00000000  00000000  0000c7d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003e8f  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003b0  00000000  00000000  00011fef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__ctors_end>
       4:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
       8:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
       c:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      10:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      14:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      18:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      1c:	0c 94 af 07 	jmp	0xf5e	; 0xf5e <__vector_7>
      20:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      24:	0c 94 ef 04 	jmp	0x9de	; 0x9de <__vector_9>
      28:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      2c:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      30:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      34:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      38:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      3c:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      40:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      44:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      48:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      4c:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      50:	0c 94 05 01 	jmp	0x20a	; 0x20a <__bad_interrupt>
      54:	08 00       	.word	0x0008	; ????
      56:	00 00       	nop
      58:	be 92       	st	-X, r11
      5a:	24 49       	sbci	r18, 0x94	; 148
      5c:	12 3e       	cpi	r17, 0xE2	; 226
      5e:	ab aa       	std	Y+51, r10	; 0x33
      60:	aa 2a       	or	r10, r26
      62:	be cd       	rjmp	.-1156   	; 0xfffffbe0 <__eeprom_end+0xff7efbe0>
      64:	cc cc       	rjmp	.-1640   	; 0xfffff9fe <__eeprom_end+0xff7ef9fe>
      66:	4c 3e       	cpi	r20, 0xEC	; 236
      68:	00 00       	nop
      6a:	00 80       	ld	r0, Z
      6c:	be ab       	std	Y+54, r27	; 0x36
      6e:	aa aa       	std	Y+50, r10	; 0x32
      70:	aa 3e       	cpi	r26, 0xEA	; 234
      72:	00 00       	nop
      74:	00 00       	nop
      76:	bf 00       	.word	0x00bf	; ????
      78:	00 00       	nop
      7a:	80 3f       	cpi	r24, 0xF0	; 240
      7c:	00 00       	nop
      7e:	00 00       	nop
      80:	00 08       	sbc	r0, r0
      82:	41 78       	andi	r20, 0x81	; 129
      84:	d3 bb       	out	0x13, r29	; 19
      86:	43 87       	std	Z+11, r20	; 0x0b
      88:	d1 13       	cpse	r29, r17
      8a:	3d 19       	sub	r19, r13
      8c:	0e 3c       	cpi	r16, 0xCE	; 206
      8e:	c3 bd       	out	0x23, r28	; 35
      90:	42 82       	std	Z+2, r4	; 0x02
      92:	ad 2b       	or	r26, r29
      94:	3e 68       	ori	r19, 0x8E	; 142
      96:	ec 82       	std	Y+4, r14	; 0x04
      98:	76 be       	out	0x36, r7	; 54
      9a:	d9 8f       	std	Y+25, r29	; 0x19
      9c:	e1 a9       	ldd	r30, Z+49	; 0x31
      9e:	3e 4c       	sbci	r19, 0xCE	; 206
      a0:	80 ef       	ldi	r24, 0xF0	; 240
      a2:	ff be       	out	0x3f, r15	; 63
      a4:	01 c4       	rjmp	.+2050   	; 0x8a8 <vMotor_LED_Task+0x28>
      a6:	ff 7f       	andi	r31, 0xFF	; 255
      a8:	3f 00       	.word	0x003f	; ????
      aa:	00 00       	nop
      ac:	00 00       	nop
      ae:	07 63       	ori	r16, 0x37	; 55
      b0:	42 36       	cpi	r20, 0x62	; 98
      b2:	b7 9b       	sbis	0x16, 7	; 22
      b4:	d8 a7       	std	Y+40, r29	; 0x28
      b6:	1a 39       	cpi	r17, 0x9A	; 154
      b8:	68 56       	subi	r22, 0x68	; 104
      ba:	18 ae       	std	Y+56, r1	; 0x38
      bc:	ba ab       	std	Y+50, r27	; 0x32
      be:	55 8c       	ldd	r5, Z+29	; 0x1d
      c0:	1d 3c       	cpi	r17, 0xCD	; 205
      c2:	b7 cc       	rjmp	.-1682   	; 0xfffffa32 <__eeprom_end+0xff7efa32>
      c4:	57 63       	ori	r21, 0x37	; 55
      c6:	bd 6d       	ori	r27, 0xDD	; 221
      c8:	ed fd       	.word	0xfded	; ????
      ca:	75 3e       	cpi	r23, 0xE5	; 229
      cc:	f6 17       	cp	r31, r22
      ce:	72 31       	cpi	r23, 0x12	; 18
      d0:	bf 00       	.word	0x00bf	; ????
      d2:	00 00       	nop
      d4:	80 3f       	cpi	r24, 0xF0	; 240

000000d6 <__trampolines_end>:
      d6:	00 40       	sbci	r16, 0x00	; 0
      d8:	7a 10       	cpse	r7, r10
      da:	f3 5a       	subi	r31, 0xA3	; 163
      dc:	00 a0       	ldd	r0, Z+32	; 0x20
      de:	72 4e       	sbci	r23, 0xE2	; 226
      e0:	18 09       	sbc	r17, r8
      e2:	00 10       	cpse	r0, r0
      e4:	a5 d4       	rcall	.+2378   	; 0xa30 <ADC_init+0x1a>
      e6:	e8 00       	.word	0x00e8	; ????
      e8:	00 e8       	ldi	r16, 0x80	; 128
      ea:	76 48       	sbci	r23, 0x86	; 134
      ec:	17 00       	.word	0x0017	; ????
      ee:	00 e4       	ldi	r16, 0x40	; 64
      f0:	0b 54       	subi	r16, 0x4B	; 75
      f2:	02 00       	.word	0x0002	; ????
      f4:	00 ca       	rjmp	.-3072   	; 0xfffff4f6 <__eeprom_end+0xff7ef4f6>
      f6:	9a 3b       	cpi	r25, 0xBA	; 186
      f8:	00 00       	nop
      fa:	00 e1       	ldi	r16, 0x10	; 16
      fc:	f5 05       	cpc	r31, r5
      fe:	00 00       	nop
     100:	80 96       	adiw	r24, 0x20	; 32
     102:	98 00       	.word	0x0098	; ????
     104:	00 00       	nop
     106:	40 42       	sbci	r20, 0x20	; 32
     108:	0f 00       	.word	0x000f	; ????
     10a:	00 00       	nop
     10c:	a0 86       	std	Z+8, r10	; 0x08
     10e:	01 00       	.word	0x0001	; ????
     110:	00 00       	nop
     112:	10 27       	eor	r17, r16
     114:	00 00       	nop
     116:	00 00       	nop
     118:	e8 03       	fmulsu	r22, r16
     11a:	00 00       	nop
     11c:	00 00       	nop
     11e:	64 00       	.word	0x0064	; ????
     120:	00 00       	nop
     122:	00 00       	nop
     124:	0a 00       	.word	0x000a	; ????
     126:	00 00       	nop
     128:	00 00       	nop
     12a:	01 00       	.word	0x0001	; ????
     12c:	00 00       	nop
     12e:	00 00       	nop
     130:	2c 76       	andi	r18, 0x6C	; 108
     132:	d8 88       	ldd	r13, Y+16	; 0x10
     134:	dc 67       	ori	r29, 0x7C	; 124
     136:	4f 08       	sbc	r4, r15
     138:	23 df       	rcall	.-442    	; 0xffffff80 <__eeprom_end+0xff7eff80>
     13a:	c1 df       	rcall	.-126    	; 0xbe <__SREG__+0x7f>
     13c:	ae 59       	subi	r26, 0x9E	; 158
     13e:	e1 b1       	in	r30, 0x01	; 1
     140:	b7 96       	adiw	r30, 0x27	; 39
     142:	e5 e3       	ldi	r30, 0x35	; 53
     144:	e4 53       	subi	r30, 0x34	; 52
     146:	c6 3a       	cpi	r28, 0xA6	; 166
     148:	e6 51       	subi	r30, 0x16	; 22
     14a:	99 76       	andi	r25, 0x69	; 105
     14c:	96 e8       	ldi	r25, 0x86	; 134
     14e:	e6 c2       	rjmp	.+1484   	; 0x71c <vLcd_Task+0x2>
     150:	84 26       	eor	r8, r20
     152:	eb 89       	ldd	r30, Y+19	; 0x13
     154:	8c 9b       	sbis	0x11, 4	; 17
     156:	62 ed       	ldi	r22, 0xD2	; 210
     158:	40 7c       	andi	r20, 0xC0	; 192
     15a:	6f fc       	.word	0xfc6f	; ????
     15c:	ef bc       	out	0x2f, r14	; 47
     15e:	9c 9f       	mul	r25, r28
     160:	40 f2       	brcs	.-112    	; 0xf2 <__trampolines_end+0x1c>
     162:	ba a5       	ldd	r27, Y+42	; 0x2a
     164:	6f a5       	ldd	r22, Y+47	; 0x2f
     166:	f4 90       	lpm	r15, Z
     168:	05 5a       	subi	r16, 0xA5	; 165
     16a:	2a f7       	brpl	.-54     	; 0x136 <__trampolines_end+0x60>
     16c:	5c 93       	st	X, r21
     16e:	6b 6c       	ori	r22, 0xCB	; 203
     170:	f9 67       	ori	r31, 0x79	; 121
     172:	6d c1       	rjmp	.+730    	; 0x44e <LM35_getTemperature+0xc>
     174:	1b fc       	.word	0xfc1b	; ????
     176:	e0 e4       	ldi	r30, 0x40	; 64
     178:	0d 47       	sbci	r16, 0x7D	; 125
     17a:	fe f5       	brtc	.+126    	; 0x1fa <.do_clear_bss_loop>
     17c:	20 e6       	ldi	r18, 0x60	; 96
     17e:	b5 00       	.word	0x00b5	; ????
     180:	d0 ed       	ldi	r29, 0xD0	; 208
     182:	90 2e       	mov	r9, r16
     184:	03 00       	.word	0x0003	; ????
     186:	94 35       	cpi	r25, 0x54	; 84
     188:	77 05       	cpc	r23, r7
     18a:	00 80       	ld	r0, Z
     18c:	84 1e       	adc	r8, r20
     18e:	08 00       	.word	0x0008	; ????
     190:	00 20       	and	r0, r0
     192:	4e 0a       	sbc	r4, r30
     194:	00 00       	nop
     196:	00 c8       	rjmp	.-4096   	; 0xfffff198 <__eeprom_end+0xff7ef198>
     198:	0c 33       	cpi	r16, 0x3C	; 60
     19a:	33 33       	cpi	r19, 0x33	; 51
     19c:	33 0f       	add	r19, r19
     19e:	98 6e       	ori	r25, 0xE8	; 232
     1a0:	12 83       	std	Z+2, r17	; 0x02
     1a2:	11 41       	sbci	r17, 0x11	; 17
     1a4:	ef 8d       	ldd	r30, Y+31	; 0x1f
     1a6:	21 14       	cp	r2, r1
     1a8:	89 3b       	cpi	r24, 0xB9	; 185
     1aa:	e6 55       	subi	r30, 0x56	; 86
     1ac:	16 cf       	rjmp	.-468    	; 0xffffffda <__eeprom_end+0xff7effda>
     1ae:	fe e6       	ldi	r31, 0x6E	; 110
     1b0:	db 18       	sub	r13, r11
     1b2:	d1 84       	ldd	r13, Z+9	; 0x09
     1b4:	4b 38       	cpi	r20, 0x8B	; 139
     1b6:	1b f7       	brvc	.-58     	; 0x17e <__trampolines_end+0xa8>
     1b8:	7c 1d       	adc	r23, r12
     1ba:	90 1d       	adc	r25, r0
     1bc:	a4 bb       	out	0x14, r26	; 20
     1be:	e4 24       	eor	r14, r4
     1c0:	20 32       	cpi	r18, 0x20	; 32
     1c2:	84 72       	andi	r24, 0x24	; 36
     1c4:	5e 22       	and	r5, r30
     1c6:	81 00       	.word	0x0081	; ????
     1c8:	c9 f1       	breq	.+114    	; 0x23c <DcMotor_Rotate+0x4>
     1ca:	24 ec       	ldi	r18, 0xC4	; 196
     1cc:	a1 e5       	ldi	r26, 0x51	; 81
     1ce:	3d 27       	eor	r19, r29

000001d0 <__ctors_end>:
     1d0:	11 24       	eor	r1, r1
     1d2:	1f be       	out	0x3f, r1	; 63
     1d4:	cf e5       	ldi	r28, 0x5F	; 95
     1d6:	d8 e0       	ldi	r29, 0x08	; 8
     1d8:	de bf       	out	0x3e, r29	; 62
     1da:	cd bf       	out	0x3d, r28	; 61

000001dc <__do_copy_data>:
     1dc:	11 e0       	ldi	r17, 0x01	; 1
     1de:	a0 e6       	ldi	r26, 0x60	; 96
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	ee e5       	ldi	r30, 0x5E	; 94
     1e4:	f7 e2       	ldi	r31, 0x27	; 39
     1e6:	02 c0       	rjmp	.+4      	; 0x1ec <__do_copy_data+0x10>
     1e8:	05 90       	lpm	r0, Z+
     1ea:	0d 92       	st	X+, r0
     1ec:	a6 30       	cpi	r26, 0x06	; 6
     1ee:	b1 07       	cpc	r27, r17
     1f0:	d9 f7       	brne	.-10     	; 0x1e8 <__do_copy_data+0xc>

000001f2 <__do_clear_bss>:
     1f2:	27 e0       	ldi	r18, 0x07	; 7
     1f4:	a6 e0       	ldi	r26, 0x06	; 6
     1f6:	b1 e0       	ldi	r27, 0x01	; 1
     1f8:	01 c0       	rjmp	.+2      	; 0x1fc <.do_clear_bss_start>

000001fa <.do_clear_bss_loop>:
     1fa:	1d 92       	st	X+, r1

000001fc <.do_clear_bss_start>:
     1fc:	ac 39       	cpi	r26, 0x9C	; 156
     1fe:	b2 07       	cpc	r27, r18
     200:	e1 f7       	brne	.-8      	; 0x1fa <.do_clear_bss_loop>
     202:	0e 94 0f 03 	call	0x61e	; 0x61e <main>
     206:	0c 94 ad 13 	jmp	0x275a	; 0x275a <_exit>

0000020a <__bad_interrupt>:
     20a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000020e <DcMotor_Init>:
 * 2. Stop the motor at the beginning
 */
void DcMotor_Init(void)
{
	/* Setup the two motor pins as output pins */
	GPIO_setupPinDirection(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,PIN_OUTPUT);
     20e:	41 e0       	ldi	r20, 0x01	; 1
     210:	60 e0       	ldi	r22, 0x00	; 0
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,PIN_OUTPUT);
     218:	41 e0       	ldi	r20, 0x01	; 1
     21a:	61 e0       	ldi	r22, 0x01	; 1
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>

	/* Motor is stopped at the beginning */
	GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
     222:	40 e0       	ldi	r20, 0x00	; 0
     224:	60 e0       	ldi	r22, 0x00	; 0
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
     22c:	40 e0       	ldi	r20, 0x00	; 0
     22e:	61 e0       	ldi	r22, 0x01	; 1
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     236:	08 95       	ret

00000238 <DcMotor_Rotate>:
 * Description :
 * 1. Rotate  or Stop the motor according to the state input variable.
 * 2. Control the motor speed 0 --> 100% from its maximum speed by sending to PWM driver.
 */
void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
     238:	cf 93       	push	r28
     23a:	c6 2f       	mov	r28, r22
	if(state == DC_MOTOR_CW)
     23c:	81 30       	cpi	r24, 0x01	; 1
     23e:	69 f4       	brne	.+26     	; 0x25a <DcMotor_Rotate+0x22>
	{
		/* Rotates the Motor CW */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
     240:	40 e0       	ldi	r20, 0x00	; 0
     242:	60 e0       	ldi	r22, 0x00	; 0
     244:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_HIGH);
     248:	41 e0       	ldi	r20, 0x01	; 1
     24a:	61 e0       	ldi	r22, 0x01	; 1
     24c:	81 e0       	ldi	r24, 0x01	; 1
     24e:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		PWM_Timer0_Start(speed);
     252:	8c 2f       	mov	r24, r28
     254:	0e 94 38 06 	call	0xc70	; 0xc70 <PWM_Timer0_Start>
     258:	1f c0       	rjmp	.+62     	; 0x298 <DcMotor_Rotate+0x60>
	}
	else if(state == DC_MOTOR_ACW)
     25a:	82 30       	cpi	r24, 0x02	; 2
     25c:	71 f4       	brne	.+28     	; 0x27a <DcMotor_Rotate+0x42>
	{
		/* Rotates the Motor A-CW */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_HIGH);
     25e:	41 e0       	ldi	r20, 0x01	; 1
     260:	60 e0       	ldi	r22, 0x00	; 0
     262:	81 e0       	ldi	r24, 0x01	; 1
     264:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
     268:	40 e0       	ldi	r20, 0x00	; 0
     26a:	61 e0       	ldi	r22, 0x01	; 1
     26c:	81 e0       	ldi	r24, 0x01	; 1
     26e:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		PWM_Timer0_Start(speed);
     272:	8c 2f       	mov	r24, r28
     274:	0e 94 38 06 	call	0xc70	; 0xc70 <PWM_Timer0_Start>
     278:	0f c0       	rjmp	.+30     	; 0x298 <DcMotor_Rotate+0x60>
	}
	else if(state == DC_MOTOR_STOP)
     27a:	81 11       	cpse	r24, r1
     27c:	0d c0       	rjmp	.+26     	; 0x298 <DcMotor_Rotate+0x60>
	{
		/* Stop the Motor */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
     27e:	40 e0       	ldi	r20, 0x00	; 0
     280:	60 e0       	ldi	r22, 0x00	; 0
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
     288:	40 e0       	ldi	r20, 0x00	; 0
     28a:	61 e0       	ldi	r22, 0x01	; 1
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		PWM_Timer0_Start(speed);
     292:	8c 2f       	mov	r24, r28
     294:	0e 94 38 06 	call	0xc70	; 0xc70 <PWM_Timer0_Start>
	}
	else
	{
		/* Invalid Input State - Do Nothing */
	}
}
     298:	cf 91       	pop	r28
     29a:	08 95       	ret

0000029c <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command)
{
     29c:	cf 93       	push	r28
     29e:	c8 2f       	mov	r28, r24
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
     2a0:	40 e0       	ldi	r20, 0x00	; 0
     2a2:	67 e0       	ldi	r22, 0x07	; 7
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2aa:	89 ef       	ldi	r24, 0xF9	; 249
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	01 97       	sbiw	r24, 0x01	; 1
     2b0:	f1 f7       	brne	.-4      	; 0x2ae <LCD_sendCommand+0x12>
     2b2:	00 c0       	rjmp	.+0      	; 0x2b4 <LCD_sendCommand+0x18>
     2b4:	00 00       	nop
	_delay_ms(1); /* delay for processing Tas = 50ns */


	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
     2b6:	41 e0       	ldi	r20, 0x01	; 1
     2b8:	66 e0       	ldi	r22, 0x06	; 6
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     2c0:	89 ef       	ldi	r24, 0xF9	; 249
     2c2:	90 e0       	ldi	r25, 0x00	; 0
     2c4:	01 97       	sbiw	r24, 0x01	; 1
     2c6:	f1 f7       	brne	.-4      	; 0x2c4 <LCD_sendCommand+0x28>
     2c8:	00 c0       	rjmp	.+0      	; 0x2ca <LCD_sendCommand+0x2e>
     2ca:	00 00       	nop
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
     2cc:	6c 2f       	mov	r22, r28
     2ce:	83 e0       	ldi	r24, 0x03	; 3
     2d0:	0e 94 26 06 	call	0xc4c	; 0xc4c <GPIO_writePort>
     2d4:	89 ef       	ldi	r24, 0xF9	; 249
     2d6:	90 e0       	ldi	r25, 0x00	; 0
     2d8:	01 97       	sbiw	r24, 0x01	; 1
     2da:	f1 f7       	brne	.-4      	; 0x2d8 <LCD_sendCommand+0x3c>
     2dc:	00 c0       	rjmp	.+0      	; 0x2de <LCD_sendCommand+0x42>
     2de:	00 00       	nop
	_delay_ms(1); /* delay for processing Tdsw = 100ns */

	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
     2e0:	40 e0       	ldi	r20, 0x00	; 0
     2e2:	66 e0       	ldi	r22, 0x06	; 6
     2e4:	81 e0       	ldi	r24, 0x01	; 1
     2e6:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     2ea:	89 ef       	ldi	r24, 0xF9	; 249
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	01 97       	sbiw	r24, 0x01	; 1
     2f0:	f1 f7       	brne	.-4      	; 0x2ee <LCD_sendCommand+0x52>
     2f2:	00 c0       	rjmp	.+0      	; 0x2f4 <LCD_sendCommand+0x58>
     2f4:	00 00       	nop
	_delay_ms(1); /* delay for processing Th = 13ns */

#endif
}
     2f6:	cf 91       	pop	r28
     2f8:	08 95       	ret

000002fa <LCD_init>:
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
	/* Configure the direction for RS and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
     2fa:	41 e0       	ldi	r20, 0x01	; 1
     2fc:	67 e0       	ldi	r22, 0x07	; 7
     2fe:	81 e0       	ldi	r24, 0x01	; 1
     300:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
     304:	41 e0       	ldi	r20, 0x01	; 1
     306:	66 e0       	ldi	r22, 0x06	; 6
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
     30e:	87 e8       	ldi	r24, 0x87	; 135
     310:	93 e1       	ldi	r25, 0x13	; 19
     312:	01 97       	sbiw	r24, 0x01	; 1
     314:	f1 f7       	brne	.-4      	; 0x312 <LCD_init+0x18>
     316:	00 c0       	rjmp	.+0      	; 0x318 <LCD_init+0x1e>
     318:	00 00       	nop
	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);

#elif(LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
     31a:	6f ef       	ldi	r22, 0xFF	; 255
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	0e 94 14 06 	call	0xc28	; 0xc28 <GPIO_setupPortDirection>

	/* use 2-lines LCD + 8-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE);
     322:	88 e3       	ldi	r24, 0x38	; 56
     324:	0e 94 4e 01 	call	0x29c	; 0x29c <LCD_sendCommand>

#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
     328:	8c e0       	ldi	r24, 0x0C	; 12
     32a:	0e 94 4e 01 	call	0x29c	; 0x29c <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	0e 94 4e 01 	call	0x29c	; 0x29c <LCD_sendCommand>
     334:	08 95       	ret

00000336 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data)
{
     336:	cf 93       	push	r28
     338:	c8 2f       	mov	r28, r24
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
     33a:	41 e0       	ldi	r20, 0x01	; 1
     33c:	67 e0       	ldi	r22, 0x07	; 7
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     344:	89 ef       	ldi	r24, 0xF9	; 249
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	01 97       	sbiw	r24, 0x01	; 1
     34a:	f1 f7       	brne	.-4      	; 0x348 <LCD_displayCharacter+0x12>
     34c:	00 c0       	rjmp	.+0      	; 0x34e <LCD_displayCharacter+0x18>
     34e:	00 00       	nop
	_delay_ms(1); /* delay for processing Tas = 50ns */

	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
     350:	41 e0       	ldi	r20, 0x01	; 1
     352:	66 e0       	ldi	r22, 0x06	; 6
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     35a:	89 ef       	ldi	r24, 0xF9	; 249
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	01 97       	sbiw	r24, 0x01	; 1
     360:	f1 f7       	brne	.-4      	; 0x35e <LCD_displayCharacter+0x28>
     362:	00 c0       	rjmp	.+0      	; 0x364 <LCD_displayCharacter+0x2e>
     364:	00 00       	nop
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif(LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
     366:	6c 2f       	mov	r22, r28
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	0e 94 26 06 	call	0xc4c	; 0xc4c <GPIO_writePort>
     36e:	89 ef       	ldi	r24, 0xF9	; 249
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	01 97       	sbiw	r24, 0x01	; 1
     374:	f1 f7       	brne	.-4      	; 0x372 <LCD_displayCharacter+0x3c>
     376:	00 c0       	rjmp	.+0      	; 0x378 <LCD_displayCharacter+0x42>
     378:	00 00       	nop
	_delay_ms(1); /* delay for processing Tdsw = 100ns */

	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
     37a:	40 e0       	ldi	r20, 0x00	; 0
     37c:	66 e0       	ldi	r22, 0x06	; 6
     37e:	81 e0       	ldi	r24, 0x01	; 1
     380:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
     384:	89 ef       	ldi	r24, 0xF9	; 249
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	01 97       	sbiw	r24, 0x01	; 1
     38a:	f1 f7       	brne	.-4      	; 0x388 <LCD_displayCharacter+0x52>
     38c:	00 c0       	rjmp	.+0      	; 0x38e <LCD_displayCharacter+0x58>
     38e:	00 00       	nop
	_delay_ms(1); /* delay for processing Th = 13ns */

#endif
}
     390:	cf 91       	pop	r28
     392:	08 95       	ret

00000394 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
     394:	0f 93       	push	r16
     396:	1f 93       	push	r17
     398:	cf 93       	push	r28
     39a:	8c 01       	movw	r16, r24
	uint8 i = 0;
     39c:	c0 e0       	ldi	r28, 0x00	; 0
	while(Str[i] != '\0')
     39e:	03 c0       	rjmp	.+6      	; 0x3a6 <LCD_displayString+0x12>
	{
		LCD_displayCharacter(Str[i]);
     3a0:	0e 94 9b 01 	call	0x336	; 0x336 <LCD_displayCharacter>
		i++;
     3a4:	cf 5f       	subi	r28, 0xFF	; 255
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
     3a6:	f8 01       	movw	r30, r16
     3a8:	ec 0f       	add	r30, r28
     3aa:	f1 1d       	adc	r31, r1
     3ac:	80 81       	ld	r24, Z
     3ae:	81 11       	cpse	r24, r1
     3b0:	f7 cf       	rjmp	.-18     	; 0x3a0 <LCD_displayString+0xc>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
     3b2:	cf 91       	pop	r28
     3b4:	1f 91       	pop	r17
     3b6:	0f 91       	pop	r16
     3b8:	08 95       	ret

000003ba <LCD_moveCursor>:
void LCD_moveCursor(uint8 row,uint8 col)
{
	uint8 lcd_memory_address;
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
     3ba:	81 30       	cpi	r24, 0x01	; 1
     3bc:	31 f0       	breq	.+12     	; 0x3ca <LCD_moveCursor+0x10>
     3be:	70 f0       	brcs	.+28     	; 0x3dc <LCD_moveCursor+0x22>
     3c0:	82 30       	cpi	r24, 0x02	; 2
     3c2:	31 f0       	breq	.+12     	; 0x3d0 <LCD_moveCursor+0x16>
     3c4:	83 30       	cpi	r24, 0x03	; 3
     3c6:	39 f0       	breq	.+14     	; 0x3d6 <LCD_moveCursor+0x1c>
     3c8:	0a c0       	rjmp	.+20     	; 0x3de <LCD_moveCursor+0x24>
	{
		case 0:
			lcd_memory_address=col;
				break;
		case 1:
			lcd_memory_address=col+0x40;
     3ca:	90 e4       	ldi	r25, 0x40	; 64
     3cc:	96 0f       	add	r25, r22
				break;
     3ce:	07 c0       	rjmp	.+14     	; 0x3de <LCD_moveCursor+0x24>
		case 2:
			lcd_memory_address=col+0x14;
     3d0:	94 e1       	ldi	r25, 0x14	; 20
     3d2:	96 0f       	add	r25, r22
				break;
     3d4:	04 c0       	rjmp	.+8      	; 0x3de <LCD_moveCursor+0x24>
		case 3:
			lcd_memory_address=col+0x54;
     3d6:	94 e5       	ldi	r25, 0x54	; 84
     3d8:	96 0f       	add	r25, r22
				break;
     3da:	01 c0       	rjmp	.+2      	; 0x3de <LCD_moveCursor+0x24>
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
	{
		case 0:
			lcd_memory_address=col;
     3dc:	96 2f       	mov	r25, r22
		case 3:
			lcd_memory_address=col+0x54;
				break;
	}					
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
     3de:	89 2f       	mov	r24, r25
     3e0:	80 68       	ori	r24, 0x80	; 128
     3e2:	0e 94 4e 01 	call	0x29c	; 0x29c <LCD_sendCommand>
     3e6:	08 95       	ret

000003e8 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	ea 01       	movw	r28, r20
	LCD_moveCursor(row,col); /* go to to the required LCD position */
     3ee:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
     3f2:	ce 01       	movw	r24, r28
     3f4:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>
}
     3f8:	df 91       	pop	r29
     3fa:	cf 91       	pop	r28
     3fc:	08 95       	ret

000003fe <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
     3fe:	cf 93       	push	r28
     400:	df 93       	push	r29
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
     406:	60 97       	sbiw	r28, 0x10	; 16
     408:	0f b6       	in	r0, 0x3f	; 63
     40a:	f8 94       	cli
     40c:	de bf       	out	0x3e, r29	; 62
     40e:	0f be       	out	0x3f, r0	; 63
     410:	cd bf       	out	0x3d, r28	; 61
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
     412:	4a e0       	ldi	r20, 0x0A	; 10
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	be 01       	movw	r22, r28
     418:	6f 5f       	subi	r22, 0xFF	; 255
     41a:	7f 4f       	sbci	r23, 0xFF	; 255
     41c:	0e 94 04 11 	call	0x2208	; 0x2208 <itoa>
   LCD_displayString(buff); /* Display the string */
     420:	ce 01       	movw	r24, r28
     422:	01 96       	adiw	r24, 0x01	; 1
     424:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>
}
     428:	60 96       	adiw	r28, 0x10	; 16
     42a:	0f b6       	in	r0, 0x3f	; 63
     42c:	f8 94       	cli
     42e:	de bf       	out	0x3e, r29	; 62
     430:	0f be       	out	0x3f, r0	; 63
     432:	cd bf       	out	0x3d, r28	; 61
     434:	df 91       	pop	r29
     436:	cf 91       	pop	r28
     438:	08 95       	ret

0000043a <LCD_clearScreen>:
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
     43a:	81 e0       	ldi	r24, 0x01	; 1
     43c:	0e 94 4e 01 	call	0x29c	; 0x29c <LCD_sendCommand>
     440:	08 95       	ret

00000442 <LM35_getTemperature>:
	uint8 temp_value = 0;

	uint16 adc_value = 0;

	/* Read ADC channel where the temperature sensor is connected */
	adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
     442:	82 e0       	ldi	r24, 0x02	; 2
     444:	0e 94 1c 05 	call	0xa38	; 0xa38 <ADC_readChannel>

	/* Calculate the temperature from the ADC value*/
	temp_value = (uint8)(((uint32)adc_value*SENSOR_MAX_TEMPERATURE*ADC_REF_VOLT_VALUE)/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE));
     448:	9c 01       	movw	r18, r24
     44a:	a6 e9       	ldi	r26, 0x96	; 150
     44c:	b0 e0       	ldi	r27, 0x00	; 0
     44e:	0e 94 ce 10 	call	0x219c	; 0x219c <__umulhisi3>
     452:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__floatunsisf>
     456:	2a e0       	ldi	r18, 0x0A	; 10
     458:	37 ed       	ldi	r19, 0xD7	; 215
     45a:	43 e2       	ldi	r20, 0x23	; 35
     45c:	50 e4       	ldi	r21, 0x40	; 64
     45e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__mulsf3>
     462:	20 e0       	ldi	r18, 0x00	; 0
     464:	30 ed       	ldi	r19, 0xD0	; 208
     466:	4f eb       	ldi	r20, 0xBF	; 191
     468:	54 e4       	ldi	r21, 0x44	; 68
     46a:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
     46e:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__fixunssfsi>
     472:	86 2f       	mov	r24, r22

	return temp_value;
}
     474:	08 95       	ret

00000476 <ResistanceCalculation>:

// sensor and load resistor forms a voltage divider. so using analog value and load value
// we will find sensor resistor.

float32 ResistanceCalculation(uint16 raw_adc)
{
     476:	cf 92       	push	r12
     478:	df 92       	push	r13
     47a:	ef 92       	push	r14
     47c:	ff 92       	push	r15
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	ec 01       	movw	r28, r24
  return ( ((float32)RL_VALUE*(ADC_MAXIMUM_VALUE-raw_adc)/raw_adc));   // we will find sensor resistor.
     484:	6f ef       	ldi	r22, 0xFF	; 255
     486:	73 e0       	ldi	r23, 0x03	; 3
     488:	68 1b       	sub	r22, r24
     48a:	79 0b       	sbc	r23, r25
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__floatunsisf>
     494:	20 e0       	ldi	r18, 0x00	; 0
     496:	30 e0       	ldi	r19, 0x00	; 0
     498:	40 e2       	ldi	r20, 0x20	; 32
     49a:	51 e4       	ldi	r21, 0x41	; 65
     49c:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__mulsf3>
     4a0:	6b 01       	movw	r12, r22
     4a2:	7c 01       	movw	r14, r24
     4a4:	be 01       	movw	r22, r28
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__floatunsisf>
     4ae:	9b 01       	movw	r18, r22
     4b0:	ac 01       	movw	r20, r24
     4b2:	c7 01       	movw	r24, r14
     4b4:	b6 01       	movw	r22, r12
     4b6:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
}
     4ba:	df 91       	pop	r29
     4bc:	cf 91       	pop	r28
     4be:	ff 90       	pop	r15
     4c0:	ef 90       	pop	r14
     4c2:	df 90       	pop	r13
     4c4:	cf 90       	pop	r12
     4c6:	08 95       	ret

000004c8 <SensorCalibration>:

float32 SensorCalibration()
{
     4c8:	cf 92       	push	r12
     4ca:	df 92       	push	r13
     4cc:	ef 92       	push	r14
     4ce:	ff 92       	push	r15
     4d0:	cf 93       	push	r28
  uint8 i;                                   // This function assumes that sensor is in clean air.
  float32 val=0;
     4d2:	c1 2c       	mov	r12, r1
     4d4:	d1 2c       	mov	r13, r1
     4d6:	76 01       	movw	r14, r12

  for (i=0;i<15;i++)
     4d8:	c0 e0       	ldi	r28, 0x00	; 0
     4da:	14 c0       	rjmp	.+40     	; 0x504 <SensorCalibration+0x3c>
  {                   //take multiple samples and calculate the average value
    val += ResistanceCalculation(ADC_readChannel(0));
     4dc:	80 e0       	ldi	r24, 0x00	; 0
     4de:	0e 94 1c 05 	call	0xa38	; 0xa38 <ADC_readChannel>
     4e2:	0e 94 3b 02 	call	0x476	; 0x476 <ResistanceCalculation>
     4e6:	9b 01       	movw	r18, r22
     4e8:	ac 01       	movw	r20, r24
     4ea:	c7 01       	movw	r24, r14
     4ec:	b6 01       	movw	r22, r12
     4ee:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__addsf3>
     4f2:	6b 01       	movw	r12, r22
     4f4:	7c 01       	movw	r14, r24
     4f6:	8f e4       	ldi	r24, 0x4F	; 79
     4f8:	93 ec       	ldi	r25, 0xC3	; 195
     4fa:	01 97       	sbiw	r24, 0x01	; 1
     4fc:	f1 f7       	brne	.-4      	; 0x4fa <SensorCalibration+0x32>
     4fe:	00 c0       	rjmp	.+0      	; 0x500 <SensorCalibration+0x38>
     500:	00 00       	nop
float32 SensorCalibration()
{
  uint8 i;                                   // This function assumes that sensor is in clean air.
  float32 val=0;

  for (i=0;i<15;i++)
     502:	cf 5f       	subi	r28, 0xFF	; 255
     504:	cf 30       	cpi	r28, 0x0F	; 15
     506:	50 f3       	brcs	.-44     	; 0x4dc <SensorCalibration+0x14>
  {                   //take multiple samples and calculate the average value
    val += ResistanceCalculation(ADC_readChannel(0));
    _delay_ms(200);
  }

  val = val/15;
     508:	20 e0       	ldi	r18, 0x00	; 0
     50a:	30 e0       	ldi	r19, 0x00	; 0
     50c:	40 e7       	ldi	r20, 0x70	; 112
     50e:	51 e4       	ldi	r21, 0x41	; 65
     510:	c7 01       	movw	r24, r14
     512:	b6 01       	movw	r22, r12
     514:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
  val = val/RO_CLEAN_AIR_FACTOR;           //divided by RO_CLEAN_AIR_FACTOR yields the Ro according to the chart in the datasheet
     518:	2e ea       	ldi	r18, 0xAE	; 174
     51a:	37 e4       	ldi	r19, 0x47	; 71
     51c:	4d e1       	ldi	r20, 0x1D	; 29
     51e:	51 e4       	ldi	r21, 0x41	; 65
     520:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>

  return val;
}
     524:	cf 91       	pop	r28
     526:	ff 90       	pop	r15
     528:	ef 90       	pop	r14
     52a:	df 90       	pop	r13
     52c:	cf 90       	pop	r12
     52e:	08 95       	ret

00000530 <ReadSensor>:

float32 ReadSensor()
{
     530:	cf 92       	push	r12
     532:	df 92       	push	r13
     534:	ef 92       	push	r14
     536:	ff 92       	push	r15
     538:	cf 93       	push	r28
  uint8 i;
  float32 rs=0;
     53a:	c1 2c       	mov	r12, r1
     53c:	d1 2c       	mov	r13, r1
     53e:	76 01       	movw	r14, r12

  for (i=0;i<5;i++)
     540:	c0 e0       	ldi	r28, 0x00	; 0
     542:	14 c0       	rjmp	.+40     	; 0x56c <ReadSensor+0x3c>
  {                                 // take multiple readings and average it.
    rs += ResistanceCalculation(ADC_readChannel(0));   // rs changes according to gas concentration.
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	0e 94 1c 05 	call	0xa38	; 0xa38 <ADC_readChannel>
     54a:	0e 94 3b 02 	call	0x476	; 0x476 <ResistanceCalculation>
     54e:	9b 01       	movw	r18, r22
     550:	ac 01       	movw	r20, r24
     552:	c7 01       	movw	r24, r14
     554:	b6 01       	movw	r22, r12
     556:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__addsf3>
     55a:	6b 01       	movw	r12, r22
     55c:	7c 01       	movw	r14, r24
     55e:	83 ed       	ldi	r24, 0xD3	; 211
     560:	90 e3       	ldi	r25, 0x30	; 48
     562:	01 97       	sbiw	r24, 0x01	; 1
     564:	f1 f7       	brne	.-4      	; 0x562 <ReadSensor+0x32>
     566:	00 c0       	rjmp	.+0      	; 0x568 <ReadSensor+0x38>
     568:	00 00       	nop
float32 ReadSensor()
{
  uint8 i;
  float32 rs=0;

  for (i=0;i<5;i++)
     56a:	cf 5f       	subi	r28, 0xFF	; 255
     56c:	c5 30       	cpi	r28, 0x05	; 5
     56e:	50 f3       	brcs	.-44     	; 0x544 <ReadSensor+0x14>
  {                                 // take multiple readings and average it.
    rs += ResistanceCalculation(ADC_readChannel(0));   // rs changes according to gas concentration.
    _delay_ms(50);
  }

  rs = rs/5;
     570:	20 e0       	ldi	r18, 0x00	; 0
     572:	30 e0       	ldi	r19, 0x00	; 0
     574:	40 ea       	ldi	r20, 0xA0	; 160
     576:	50 e4       	ldi	r21, 0x40	; 64
     578:	c7 01       	movw	r24, r14
     57a:	b6 01       	movw	r22, r12
     57c:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
  return rs;
}
     580:	cf 91       	pop	r28
     582:	ff 90       	pop	r15
     584:	ef 90       	pop	r14
     586:	df 90       	pop	r13
     588:	cf 90       	pop	r12
     58a:	08 95       	ret

0000058c <GetPercentage>:
//Using slope,ratio(y2) and another point(x1,y1) on line we will find
// gas concentration(x2) using x2 = [((y2-y1)/slope)+x1]
// as in curves are on logarithmic coordinate, power of 10 is taken to convert result to non-logarithmic.

uint16  GetPercentage(float32 rs_ro_ratio, float32 *curve)
{
     58c:	cf 93       	push	r28
     58e:	df 93       	push	r29
     590:	ea 01       	movw	r28, r20
	uint8 x=0;
	x = ( ((log(rs_ro_ratio) - curve[1]) /curve[2]) + curve[0] );
     592:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <log>
     596:	2c 81       	ldd	r18, Y+4	; 0x04
     598:	3d 81       	ldd	r19, Y+5	; 0x05
     59a:	4e 81       	ldd	r20, Y+6	; 0x06
     59c:	5f 81       	ldd	r21, Y+7	; 0x07
     59e:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__subsf3>
     5a2:	28 85       	ldd	r18, Y+8	; 0x08
     5a4:	39 85       	ldd	r19, Y+9	; 0x09
     5a6:	4a 85       	ldd	r20, Y+10	; 0x0a
     5a8:	5b 85       	ldd	r21, Y+11	; 0x0b
     5aa:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
     5ae:	28 81       	ld	r18, Y
     5b0:	39 81       	ldd	r19, Y+1	; 0x01
     5b2:	4a 81       	ldd	r20, Y+2	; 0x02
     5b4:	5b 81       	ldd	r21, Y+3	; 0x03
     5b6:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__addsf3>
     5ba:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__fixunssfsi>

	return pow(10,x);
     5be:	70 e0       	ldi	r23, 0x00	; 0
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__floatunsisf>
     5c8:	9b 01       	movw	r18, r22
     5ca:	ac 01       	movw	r20, r24
     5cc:	60 e0       	ldi	r22, 0x00	; 0
     5ce:	70 e0       	ldi	r23, 0x00	; 0
     5d0:	80 e2       	ldi	r24, 0x20	; 32
     5d2:	91 e4       	ldi	r25, 0x41	; 65
     5d4:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <pow>
     5d8:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__fixunssfsi>
}
     5dc:	cb 01       	movw	r24, r22
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <GetGasPercentage>:
  return rs;
}

uint16 GetGasPercentage(float32 rs_ro_ratio, uint16 gas_id)
{
  if ( gas_id == LPG ) {
     5e4:	41 15       	cp	r20, r1
     5e6:	51 05       	cpc	r21, r1
     5e8:	29 f4       	brne	.+10     	; 0x5f4 <GetGasPercentage+0x10>
     return GetPercentage(rs_ro_ratio,LPGCurve);
     5ea:	4c e6       	ldi	r20, 0x6C	; 108
     5ec:	50 e0       	ldi	r21, 0x00	; 0
     5ee:	0e 94 c6 02 	call	0x58c	; 0x58c <GetPercentage>
     5f2:	08 95       	ret
  }
  else if( gas_id == SMOKE ) {
     5f4:	41 30       	cpi	r20, 0x01	; 1
     5f6:	51 05       	cpc	r21, r1
     5f8:	29 f4       	brne	.+10     	; 0x604 <GetGasPercentage+0x20>
     return GetPercentage(rs_ro_ratio,SmokeCurve);
     5fa:	40 e6       	ldi	r20, 0x60	; 96
     5fc:	50 e0       	ldi	r21, 0x00	; 0
     5fe:	0e 94 c6 02 	call	0x58c	; 0x58c <GetPercentage>
     602:	08 95       	ret
  }
  return 0;
     604:	80 e0       	ldi	r24, 0x00	; 0
     606:	90 e0       	ldi	r25, 0x00	; 0
}
     608:	08 95       	ret

0000060a <Timer_Init>:
 
 

void Timer_Init(void)
{
	TCCR1A = 0;
     60a:	1f bc       	out	0x2f, r1	; 47
	
	TCCR1B  |= ( 1<< CS10);
     60c:	8e b5       	in	r24, 0x2e	; 46
     60e:	81 60       	ori	r24, 0x01	; 1
     610:	8e bd       	out	0x2e, r24	; 46
	TIMSK |= (1 << TOIE1);
     612:	89 b7       	in	r24, 0x39	; 57
     614:	84 60       	ori	r24, 0x04	; 4
     616:	89 bf       	out	0x39, r24	; 57
	TCNT1= 0;
     618:	1d bc       	out	0x2d, r1	; 45
     61a:	1c bc       	out	0x2c, r1	; 44
     61c:	08 95       	ret

0000061e <main>:

Fan_State Fan = FAN_OFF;


void main(void)
{
     61e:	ef 92       	push	r14
     620:	ff 92       	push	r15
     622:	0f 93       	push	r16
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
     628:	00 d0       	rcall	.+0      	; 0x62a <main+0xc>
     62a:	cd b7       	in	r28, 0x3d	; 61
     62c:	de b7       	in	r29, 0x3e	; 62
	
	g_counter=0;
     62e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_counter+0x1>
     632:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_counter>
	Timer_Init();
     636:	0e 94 05 03 	call	0x60a	; 0x60a <Timer_Init>
		
	BaseType_t status;

	ADC_ConfigType ADC_Configurations = {INTERNAL_VOLT,F_CPU_8};
     63a:	83 e0       	ldi	r24, 0x03	; 3
     63c:	89 83       	std	Y+1, r24	; 0x01
     63e:	8a 83       	std	Y+2, r24	; 0x02

	LCD_init();  									/* Initialize LCD */
     640:	0e 94 7d 01 	call	0x2fa	; 0x2fa <LCD_init>
	DcMotor_Init();									/* Initialize DC Motor */
     644:	0e 94 07 01 	call	0x20e	; 0x20e <DcMotor_Init>
	ADC_init(&ADC_Configurations);					/* Initialize ADC driver */
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	0e 94 0b 05 	call	0xa16	; 0xa16 <ADC_init>

	/* Enable interrupts by setting I-bit */
	SREG  |= (1<<7);
     650:	8f b7       	in	r24, 0x3f	; 63
     652:	80 68       	ori	r24, 0x80	; 128
     654:	8f bf       	out	0x3f, r24	; 63
	

 	GPIO_setupPinDirection(PORTC_ID,PIN4_ID,PIN_OUTPUT);			// for Proteus config only
     656:	41 e0       	ldi	r20, 0x01	; 1
     658:	64 e0       	ldi	r22, 0x04	; 4
     65a:	82 e0       	ldi	r24, 0x02	; 2
     65c:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
 	GPIO_setupPinDirection(PORTC_ID,PIN5_ID,PIN_OUTPUT);			// for Proteus config only
     660:	41 e0       	ldi	r20, 0x01	; 1
     662:	65 e0       	ldi	r22, 0x05	; 5
     664:	82 e0       	ldi	r24, 0x02	; 2
     666:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
    GPIO_setupPinDirection(PORTC_ID,PIN6_ID,PIN_OUTPUT);			// for Proteus config only
     66a:	41 e0       	ldi	r20, 0x01	; 1
     66c:	66 e0       	ldi	r22, 0x06	; 6
     66e:	82 e0       	ldi	r24, 0x02	; 2
     670:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
 	GPIO_setupPinDirection(PORTC_ID,PIN7_ID,PIN_OUTPUT);			// for Proteus config only
     674:	41 e0       	ldi	r20, 0x01	; 1
     676:	67 e0       	ldi	r22, 0x07	; 7
     678:	82 e0       	ldi	r24, 0x02	; 2
     67a:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>


	status = xTaskCreate(vLcd_Task, "Lcd_Task", 100, NULL, LCD_Priority, &Lcd_Handler); //180
     67e:	0f 2e       	mov	r0, r31
     680:	fa e9       	ldi	r31, 0x9A	; 154
     682:	ef 2e       	mov	r14, r31
     684:	f7 e0       	ldi	r31, 0x07	; 7
     686:	ff 2e       	mov	r15, r31
     688:	f0 2d       	mov	r31, r0
     68a:	01 e0       	ldi	r16, 0x01	; 1
     68c:	20 e0       	ldi	r18, 0x00	; 0
     68e:	30 e0       	ldi	r19, 0x00	; 0
     690:	44 e6       	ldi	r20, 0x64	; 100
     692:	50 e0       	ldi	r21, 0x00	; 0
     694:	69 e7       	ldi	r22, 0x79	; 121
     696:	70 e0       	ldi	r23, 0x00	; 0
     698:	8d e8       	ldi	r24, 0x8D	; 141
     69a:	93 e0       	ldi	r25, 0x03	; 3
     69c:	0e 94 29 0b 	call	0x1652	; 0x1652 <xTaskCreate>
	configASSERT(status == pdPASS);								// if status=0 enter infinity loop

	status = xTaskCreate(vTemp_Task, "Temp_Task", 100, NULL, TEMP_Priority, &Temp_Sensor_Handeler);
     6a0:	0f 2e       	mov	r0, r31
     6a2:	f4 e9       	ldi	r31, 0x94	; 148
     6a4:	ef 2e       	mov	r14, r31
     6a6:	f7 e0       	ldi	r31, 0x07	; 7
     6a8:	ff 2e       	mov	r15, r31
     6aa:	f0 2d       	mov	r31, r0
     6ac:	03 e0       	ldi	r16, 0x03	; 3
     6ae:	20 e0       	ldi	r18, 0x00	; 0
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	44 e6       	ldi	r20, 0x64	; 100
     6b4:	50 e0       	ldi	r21, 0x00	; 0
     6b6:	62 e8       	ldi	r22, 0x82	; 130
     6b8:	70 e0       	ldi	r23, 0x00	; 0
     6ba:	8f e0       	ldi	r24, 0x0F	; 15
     6bc:	94 e0       	ldi	r25, 0x04	; 4
     6be:	0e 94 29 0b 	call	0x1652	; 0x1652 <xTaskCreate>
	configASSERT(status == pdPASS);								// if status=0 enter infinity loop

	status = xTaskCreate(vMotor_LED_Task, "Motor_LED_Task", 100, NULL,MOTOR_LED_Priority, &Dc_motor_Handler);
     6c2:	0f 2e       	mov	r0, r31
     6c4:	f6 e9       	ldi	r31, 0x96	; 150
     6c6:	ef 2e       	mov	r14, r31
     6c8:	f7 e0       	ldi	r31, 0x07	; 7
     6ca:	ff 2e       	mov	r15, r31
     6cc:	f0 2d       	mov	r31, r0
     6ce:	02 e0       	ldi	r16, 0x02	; 2
     6d0:	20 e0       	ldi	r18, 0x00	; 0
     6d2:	30 e0       	ldi	r19, 0x00	; 0
     6d4:	44 e6       	ldi	r20, 0x64	; 100
     6d6:	50 e0       	ldi	r21, 0x00	; 0
     6d8:	6c e8       	ldi	r22, 0x8C	; 140
     6da:	70 e0       	ldi	r23, 0x00	; 0
     6dc:	80 e4       	ldi	r24, 0x40	; 64
     6de:	94 e0       	ldi	r25, 0x04	; 4
     6e0:	0e 94 29 0b 	call	0x1652	; 0x1652 <xTaskCreate>
	configASSERT(status == pdPASS); 							// if status=0 enter infinity loop


	status = xTaskCreate(vGas_Task, "Gas_Task", 100, NULL, Gas_Priority, &Gas_Sensor_Handeler);
     6e4:	0f 2e       	mov	r0, r31
     6e6:	f8 e9       	ldi	r31, 0x98	; 152
     6e8:	ef 2e       	mov	r14, r31
     6ea:	f7 e0       	ldi	r31, 0x07	; 7
     6ec:	ff 2e       	mov	r15, r31
     6ee:	f0 2d       	mov	r31, r0
     6f0:	04 e0       	ldi	r16, 0x04	; 4
     6f2:	20 e0       	ldi	r18, 0x00	; 0
     6f4:	30 e0       	ldi	r19, 0x00	; 0
     6f6:	44 e6       	ldi	r20, 0x64	; 100
     6f8:	50 e0       	ldi	r21, 0x00	; 0
     6fa:	6b e9       	ldi	r22, 0x9B	; 155
     6fc:	70 e0       	ldi	r23, 0x00	; 0
     6fe:	8d e8       	ldi	r24, 0x8D	; 141
     700:	94 e0       	ldi	r25, 0x04	; 4
     702:	0e 94 29 0b 	call	0x1652	; 0x1652 <xTaskCreate>
	configASSERT(status == pdPASS);								// if status=0 enter infinity loop

	vTaskStartScheduler();
     706:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <vTaskStartScheduler>

}
     70a:	0f 90       	pop	r0
     70c:	0f 90       	pop	r0
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	0f 91       	pop	r16
     714:	ff 90       	pop	r15
     716:	ef 90       	pop	r14
     718:	08 95       	ret

0000071a <vLcd_Task>:

void vLcd_Task(void *pvparamters)
{
	
	GPIO_writePin(PORTC_ID, PIN4_ID , LOGIC_HIGH);			// for Proteus config only
     71a:	41 e0       	ldi	r20, 0x01	; 1
     71c:	64 e0       	ldi	r22, 0x04	; 4
     71e:	82 e0       	ldi	r24, 0x02	; 2
     720:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
	
	
	LCD_clearScreen();
     724:	0e 94 1d 02 	call	0x43a	; 0x43a <LCD_clearScreen>

	while(1)
	{
		g_start_t1 = xTaskGetTickCount();
     728:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     72c:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <g_start_t1+0x1>
     730:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <g_start_t1>
		
		 
		g_counter=0;
     734:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_counter+0x1>
     738:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_counter>
		Timer_Init();
     73c:	0e 94 05 03 	call	0x60a	; 0x60a <Timer_Init>
		
		 
		if(Fan == FAN_OFF)
     740:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
     744:	81 11       	cpse	r24, r1
     746:	08 c0       	rjmp	.+16     	; 0x758 <vLcd_Task+0x3e>
		{
			LCD_moveCursor(0,0);
     748:	60 e0       	ldi	r22, 0x00	; 0
     74a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
			LCD_displayString("FAN is OFF");
     74e:	84 ea       	ldi	r24, 0xA4	; 164
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>
     756:	13 c0       	rjmp	.+38     	; 0x77e <vLcd_Task+0x64>
		}
		else if(Fan == FAN_ON_CLK)
     758:	81 30       	cpi	r24, 0x01	; 1
     75a:	49 f4       	brne	.+18     	; 0x76e <vLcd_Task+0x54>
		{
			LCD_moveCursor(0,0);
     75c:	60 e0       	ldi	r22, 0x00	; 0
     75e:	80 e0       	ldi	r24, 0x00	; 0
     760:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
			LCD_displayString("FAN is ON (CLK) ");
     764:	8f ea       	ldi	r24, 0xAF	; 175
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>
     76c:	08 c0       	rjmp	.+16     	; 0x77e <vLcd_Task+0x64>
		}
		else
		{
			LCD_moveCursor(0,0);
     76e:	60 e0       	ldi	r22, 0x00	; 0
     770:	80 e0       	ldi	r24, 0x00	; 0
     772:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
			LCD_displayString("FAN is ON (ACLK) ");		 
     776:	80 ec       	ldi	r24, 0xC0	; 192
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>
		}

		LCD_moveCursor(1,0);
     77e:	60 e0       	ldi	r22, 0x00	; 0
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
		LCD_displayString("Temp =    C");
     786:	82 ed       	ldi	r24, 0xD2	; 210
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>

		LCD_moveCursor(1,7);
     78e:	67 e0       	ldi	r22, 0x07	; 7
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
		if(G_temp >= 100)
     796:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <G_temp>
     79a:	84 36       	cpi	r24, 0x64	; 100
     79c:	20 f0       	brcs	.+8      	; 0x7a6 <vLcd_Task+0x8c>
		{
			LCD_intgerToString(G_temp);
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	0e 94 ff 01 	call	0x3fe	; 0x3fe <LCD_intgerToString>
     7a4:	06 c0       	rjmp	.+12     	; 0x7b2 <vLcd_Task+0x98>
		}
		else
		{
			LCD_intgerToString(G_temp);
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	0e 94 ff 01 	call	0x3fe	; 0x3fe <LCD_intgerToString>
			/* In case the digital value is two or one digits print space in the next digit place */
			LCD_displayCharacter(' ');
     7ac:	80 e2       	ldi	r24, 0x20	; 32
     7ae:	0e 94 9b 01 	call	0x336	; 0x336 <LCD_displayCharacter>

		}
		
		LCD_displayStringRowColumn(2,0,"LPG:         ppm");
     7b2:	4e ed       	ldi	r20, 0xDE	; 222
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	60 e0       	ldi	r22, 0x00	; 0
     7b8:	82 e0       	ldi	r24, 0x02	; 2
     7ba:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <LCD_displayStringRowColumn>
		LCD_moveCursor(2,5);
     7be:	65 e0       	ldi	r22, 0x05	; 5
     7c0:	82 e0       	ldi	r24, 0x02	; 2
     7c2:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
		LCD_displayString(G_lpg);
     7c6:	87 e1       	ldi	r24, 0x17	; 23
     7c8:	91 e0       	ldi	r25, 0x01	; 1
     7ca:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>

		LCD_displayStringRowColumn(3,0,"SMOKE:       ppm");
     7ce:	4f ee       	ldi	r20, 0xEF	; 239
     7d0:	50 e0       	ldi	r21, 0x00	; 0
     7d2:	60 e0       	ldi	r22, 0x00	; 0
     7d4:	83 e0       	ldi	r24, 0x03	; 3
     7d6:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <LCD_displayStringRowColumn>
		LCD_moveCursor(3,7);
     7da:	67 e0       	ldi	r22, 0x07	; 7
     7dc:	83 e0       	ldi	r24, 0x03	; 3
     7de:	0e 94 dd 01 	call	0x3ba	; 0x3ba <LCD_moveCursor>
		LCD_displayString(G_smoke);
     7e2:	87 e0       	ldi	r24, 0x07	; 7
     7e4:	91 e0       	ldi	r25, 0x01	; 1
     7e6:	0e 94 ca 01 	call	0x394	; 0x394 <LCD_displayString>

		GPIO_writePin(PORTC_ID, PIN4_ID , LOGIC_LOW);					// for Proteus config only
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	64 e0       	ldi	r22, 0x04	; 4
     7ee:	82 e0       	ldi	r24, 0x02	; 2
     7f0:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		g_end_t1 = xTaskGetTickCount();
     7f4:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     7f8:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <g_end_t1+0x1>
     7fc:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <g_end_t1>
		
		g_Task1_duartion = g_end_t1 - g_start_t1 ;
     800:	20 91 36 01 	lds	r18, 0x0136	; 0x800136 <g_start_t1>
     804:	30 91 37 01 	lds	r19, 0x0137	; 0x800137 <g_start_t1+0x1>
     808:	82 1b       	sub	r24, r18
     80a:	93 0b       	sbc	r25, r19
     80c:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <g_Task1_duartion+0x1>
     810:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <g_Task1_duartion>

		vTaskDelay(pdMS_TO_TICKS(2000));
     814:	81 e2       	ldi	r24, 0x21	; 33
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <vTaskDelay>
	}
     81c:	85 cf       	rjmp	.-246    	; 0x728 <vLcd_Task+0xe>

0000081e <vTemp_Task>:
	
	*/

	while(1)
	{
		g_start_t2 = xTaskGetTickCount();
     81e:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     822:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <g_start_t2+0x1>
     826:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <g_start_t2>
		
		g_counter=0;
     82a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_counter+0x1>
     82e:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_counter>
		Timer_Init();
     832:	0e 94 05 03 	call	0x60a	; 0x60a <Timer_Init>
		
		GPIO_writePin(PORTC_ID, PIN5_ID , LOGIC_HIGH);					// for Proteus config only
     836:	41 e0       	ldi	r20, 0x01	; 1
     838:	65 e0       	ldi	r22, 0x05	; 5
     83a:	82 e0       	ldi	r24, 0x02	; 2
     83c:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		G_temp = 0 ;
     840:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <G_temp>
		G_temp = LM35_getTemperature();
     844:	0e 94 21 02 	call	0x442	; 0x442 <LM35_getTemperature>
     848:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <G_temp>


		GPIO_writePin(PORTC_ID, PIN5_ID , LOGIC_LOW);					// for Proteus config only
     84c:	40 e0       	ldi	r20, 0x00	; 0
     84e:	65 e0       	ldi	r22, 0x05	; 5
     850:	82 e0       	ldi	r24, 0x02	; 2
     852:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		g_end_t2 = xTaskGetTickCount();
     856:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     85a:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <g_end_t2+0x1>
     85e:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <g_end_t2>

		g_Task2_duartion = g_end_t2 - g_start_t2 ;		
     862:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <g_start_t2>
     866:	30 91 33 01 	lds	r19, 0x0133	; 0x800133 <g_start_t2+0x1>
     86a:	82 1b       	sub	r24, r18
     86c:	93 0b       	sbc	r25, r19
     86e:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <g_Task2_duartion+0x1>
     872:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <g_Task2_duartion>

		vTaskDelay(pdMS_TO_TICKS(1000));
     876:	80 e1       	ldi	r24, 0x10	; 16
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <vTaskDelay>
     87e:	cf cf       	rjmp	.-98     	; 0x81e <vTemp_Task>

00000880 <vMotor_LED_Task>:

	*/
	
	while(1)
	{
		g_start_t3 = xTaskGetTickCount();
     880:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     884:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <g_start_t3+0x1>
     888:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <g_start_t3>
		
		g_counter=0;
     88c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_counter+0x1>
     890:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_counter>
		Timer_Init();
     894:	0e 94 05 03 	call	0x60a	; 0x60a <Timer_Init>
		
		GPIO_writePin(PORTC_ID, PIN6_ID , LOGIC_HIGH);					// for Proteus config only
     898:	41 e0       	ldi	r20, 0x01	; 1
     89a:	66 e0       	ldi	r22, 0x06	; 6
     89c:	82 e0       	ldi	r24, 0x02	; 2
     89e:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
		
		if(G_lpg >= 2000 || G_smoke >= 400)
     8a2:	87 e1       	ldi	r24, 0x17	; 23
     8a4:	91 e0       	ldi	r25, 0x01	; 1
     8a6:	80 3d       	cpi	r24, 0xD0	; 208
     8a8:	97 40       	sbci	r25, 0x07	; 7
     8aa:	28 f4       	brcc	.+10     	; 0x8b6 <vMotor_LED_Task+0x36>
     8ac:	87 e0       	ldi	r24, 0x07	; 7
     8ae:	91 e0       	ldi	r25, 0x01	; 1
     8b0:	80 39       	cpi	r24, 0x90	; 144
     8b2:	91 40       	sbci	r25, 0x01	; 1
     8b4:	38 f0       	brcs	.+14     	; 0x8c4 <vMotor_LED_Task+0x44>
		{
			Fan = FAN_ON_ACLK;
     8b6:	82 e0       	ldi	r24, 0x02	; 2
     8b8:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
			DcMotor_Rotate(DC_MOTOR_ACW,50); /* Rotates the motor with 50% from its speed */
     8bc:	62 e3       	ldi	r22, 0x32	; 50
     8be:	0e 94 1c 01 	call	0x238	; 0x238 <DcMotor_Rotate>
		g_Task3_duartion = g_end_t3 - g_start_t3 ;

		vTaskDelay(pdMS_TO_TICKS(250));

	}
}
     8c2:	08 95       	ret
		{
			Fan = FAN_ON_ACLK;
			DcMotor_Rotate(DC_MOTOR_ACW,50); /* Rotates the motor with 50% from its speed */
			break;
		}
		else if(G_temp >= 30)
     8c4:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <G_temp>
     8c8:	8e 31       	cpi	r24, 0x1E	; 30
     8ca:	38 f0       	brcs	.+14     	; 0x8da <vMotor_LED_Task+0x5a>
		{
			Fan = FAN_ON_CLK;
     8cc:	81 e0       	ldi	r24, 0x01	; 1
     8ce:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
			DcMotor_Rotate(DC_MOTOR_CW,50); /* Rotates the motor with 50% from its speed */
     8d2:	62 e3       	ldi	r22, 0x32	; 50
     8d4:	0e 94 1c 01 	call	0x238	; 0x238 <DcMotor_Rotate>
     8d8:	06 c0       	rjmp	.+12     	; 0x8e6 <vMotor_LED_Task+0x66>
		}
		else
		{
			Fan = FAN_OFF;
     8da:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <__data_end>
			DcMotor_Rotate(DC_MOTOR_STOP,0); /* Stop the motor */
     8de:	60 e0       	ldi	r22, 0x00	; 0
     8e0:	80 e0       	ldi	r24, 0x00	; 0
     8e2:	0e 94 1c 01 	call	0x238	; 0x238 <DcMotor_Rotate>
		}
		
		
		GPIO_writePin(PORTC_ID, PIN6_ID, LOGIC_LOW);					// for Proteus config only
     8e6:	40 e0       	ldi	r20, 0x00	; 0
     8e8:	66 e0       	ldi	r22, 0x06	; 6
     8ea:	82 e0       	ldi	r24, 0x02	; 2
     8ec:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

	    g_end_t3 = xTaskGetTickCount();
     8f0:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     8f4:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <g_end_t3+0x1>
     8f8:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <g_end_t3>
		
		g_Task3_duartion = g_end_t3 - g_start_t3 ;
     8fc:	20 91 2e 01 	lds	r18, 0x012E	; 0x80012e <g_start_t3>
     900:	30 91 2f 01 	lds	r19, 0x012F	; 0x80012f <g_start_t3+0x1>
     904:	82 1b       	sub	r24, r18
     906:	93 0b       	sbc	r25, r19
     908:	90 93 3b 01 	sts	0x013B, r25	; 0x80013b <g_Task3_duartion+0x1>
     90c:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <g_Task3_duartion>

		vTaskDelay(pdMS_TO_TICKS(250));
     910:	85 e3       	ldi	r24, 0x35	; 53
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <vTaskDelay>

	}
     918:	b3 cf       	rjmp	.-154    	; 0x880 <vMotor_LED_Task>

0000091a <vGas_Task>:
}

void vGas_Task (void *pvparamters)
{
     91a:	cf 93       	push	r28
     91c:	df 93       	push	r29
     91e:	cd b7       	in	r28, 0x3d	; 61
     920:	de b7       	in	r29, 0x3e	; 62
     922:	60 97       	sbiw	r28, 0x10	; 16
     924:	0f b6       	in	r0, 0x3f	; 63
     926:	f8 94       	cli
     928:	de bf       	out	0x3e, r29	; 62
     92a:	0f be       	out	0x3f, r0	; 63
     92c:	cd bf       	out	0x3d, r28	; 61
	
	g_counter=0;
     92e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_counter+0x1>
     932:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_counter>
	Timer_Init();
     936:	0e 94 05 03 	call	0x60a	; 0x60a <Timer_Init>
	
	
	g_start_t4 = xTaskGetTickCount();
     93a:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     93e:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <g_start_t4+0x1>
     942:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <g_start_t4>

	GPIO_writePin(PORTC_ID, PIN7_ID , LOGIC_HIGH);					// for Proteus config only	
     946:	41 e0       	ldi	r20, 0x01	; 1
     948:	67 e0       	ldi	r22, 0x07	; 7
     94a:	82 e0       	ldi	r24, 0x02	; 2
     94c:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>
	uint8 Res[16];
	float32 Ro=10,rs_ro;
	
	Ro = SensorCalibration();                       //Please make sure the sensor is in clean air when you perform the calibration
     950:	0e 94 64 02 	call	0x4c8	; 0x4c8 <SensorCalibration>
     954:	6b 01       	movw	r12, r22
     956:	7c 01       	movw	r14, r24
	//Ro = 500;
	dtostrf(Ro, 6, 2, Res);                         // floating to string(Floating pt value and to be converted,min. width of the output,no.of digits after the pt, store the output string)
     958:	8e 01       	movw	r16, r28
     95a:	0f 5f       	subi	r16, 0xFF	; 255
     95c:	1f 4f       	sbci	r17, 0xFF	; 255
     95e:	22 e0       	ldi	r18, 0x02	; 2
     960:	30 e0       	ldi	r19, 0x00	; 0
     962:	46 e0       	ldi	r20, 0x06	; 6
     964:	50 e0       	ldi	r21, 0x00	; 0
     966:	0e 94 dd 10 	call	0x21ba	; 0x21ba <dtostrf>
	
	
	while(1)
	{
		itoa(GetGasPercentage(ReadSensor()/Ro,LPG), G_lpg, 10);
     96a:	0e 94 98 02 	call	0x530	; 0x530 <ReadSensor>
     96e:	a7 01       	movw	r20, r14
     970:	96 01       	movw	r18, r12
     972:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
     976:	40 e0       	ldi	r20, 0x00	; 0
     978:	50 e0       	ldi	r21, 0x00	; 0
     97a:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <GetGasPercentage>
     97e:	4a e0       	ldi	r20, 0x0A	; 10
     980:	50 e0       	ldi	r21, 0x00	; 0
     982:	67 e1       	ldi	r22, 0x17	; 23
     984:	71 e0       	ldi	r23, 0x01	; 1
     986:	0e 94 04 11 	call	0x2208	; 0x2208 <itoa>
		itoa(GetGasPercentage(ReadSensor()/Ro,SMOKE), G_smoke, 10);
     98a:	0e 94 98 02 	call	0x530	; 0x530 <ReadSensor>
     98e:	a7 01       	movw	r20, r14
     990:	96 01       	movw	r18, r12
     992:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
     996:	41 e0       	ldi	r20, 0x01	; 1
     998:	50 e0       	ldi	r21, 0x00	; 0
     99a:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <GetGasPercentage>
     99e:	4a e0       	ldi	r20, 0x0A	; 10
     9a0:	50 e0       	ldi	r21, 0x00	; 0
     9a2:	67 e0       	ldi	r22, 0x07	; 7
     9a4:	71 e0       	ldi	r23, 0x01	; 1
     9a6:	0e 94 04 11 	call	0x2208	; 0x2208 <itoa>
		
		GPIO_writePin(PORTC_ID, PIN7_ID , LOGIC_LOW);					// for Proteus config only
     9aa:	40 e0       	ldi	r20, 0x00	; 0
     9ac:	67 e0       	ldi	r22, 0x07	; 7
     9ae:	82 e0       	ldi	r24, 0x02	; 2
     9b0:	0e 94 a1 05 	call	0xb42	; 0xb42 <GPIO_writePin>

		g_end_t4 = xTaskGetTickCount();
     9b4:	0e 94 af 0b 	call	0x175e	; 0x175e <xTaskGetTickCount>
     9b8:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <g_end_t4+0x1>
     9bc:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_end_t4>

		g_Task4_duartion = g_end_t4 - g_start_t4 ;
     9c0:	20 91 2a 01 	lds	r18, 0x012A	; 0x80012a <g_start_t4>
     9c4:	30 91 2b 01 	lds	r19, 0x012B	; 0x80012b <g_start_t4+0x1>
     9c8:	82 1b       	sub	r24, r18
     9ca:	93 0b       	sbc	r25, r19
     9cc:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <g_Task4_duartion+0x1>
     9d0:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <g_Task4_duartion>

		vTaskDelay(pdMS_TO_TICKS(500));
     9d4:	89 e2       	ldi	r24, 0x29	; 41
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <vTaskDelay>
     9dc:	c6 cf       	rjmp	.-116    	; 0x96a <vGas_Task+0x50>

000009de <__vector_9>:
	TCNT1= 0;

}

ISR(TIMER1_OVF_vect)
{
     9de:	1f 92       	push	r1
     9e0:	0f 92       	push	r0
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	0f 92       	push	r0
     9e6:	11 24       	eor	r1, r1
     9e8:	8f 93       	push	r24
     9ea:	9f 93       	push	r25
	TCNT1= 0;
     9ec:	1d bc       	out	0x2d, r1	; 45
     9ee:	1c bc       	out	0x2c, r1	; 44
	g_counter += 1;
     9f0:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <g_counter>
     9f4:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <g_counter+0x1>
     9f8:	01 96       	adiw	r24, 0x01	; 1
     9fa:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <g_counter+0x1>
     9fe:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <g_counter>
	TIFR |= (1 << TOV1);
     a02:	88 b7       	in	r24, 0x38	; 56
     a04:	84 60       	ori	r24, 0x04	; 4
     a06:	88 bf       	out	0x38, r24	; 56
}
     a08:	9f 91       	pop	r25
     a0a:	8f 91       	pop	r24
     a0c:	0f 90       	pop	r0
     a0e:	0f be       	out	0x3f, r0	; 63
     a10:	0f 90       	pop	r0
     a12:	1f 90       	pop	r1
     a14:	18 95       	reti

00000a16 <ADC_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void ADC_init(const ADC_ConfigType * Config_Ptr)
{
     a16:	fc 01       	movw	r30, r24
	/* ADMUX Register Bits Description:
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization
	 * REF1:0  = 00 Clear these two bits before setup the required reference voltage value
	 */
	ADMUX = 0;
     a18:	17 b8       	out	0x07, r1	; 7

	/* Setup the reference voltage value inside the REFS1 and REFS0 bits*/
	ADMUX |= (Config_Ptr->ref_volt << 6);
     a1a:	87 b1       	in	r24, 0x07	; 7
     a1c:	90 81       	ld	r25, Z
     a1e:	40 e4       	ldi	r20, 0x40	; 64
     a20:	94 9f       	mul	r25, r20
     a22:	90 01       	movw	r18, r0
     a24:	11 24       	eor	r1, r1
     a26:	28 2b       	or	r18, r24
     a28:	27 b9       	out	0x07, r18	; 7
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 0 Disable ADC Interrupt
	 * ADATE   = 0 Disable the AUTO trigger
	 * ADPS2:0 = 000 Clear these three bits before setup the required prescaler value
	 */
	ADCSRA = (1<<ADEN);
     a2a:	80 e8       	ldi	r24, 0x80	; 128
     a2c:	86 b9       	out	0x06, r24	; 6

	/* Setup the prescaler value inside the ADPS2, ADPS1 and ADPS0 bits*/
	ADCSRA |= Config_Ptr->prescaler;
     a2e:	96 b1       	in	r25, 0x06	; 6
     a30:	81 81       	ldd	r24, Z+1	; 0x01
     a32:	89 2b       	or	r24, r25
     a34:	86 b9       	out	0x06, r24	; 6
     a36:	08 95       	ret

00000a38 <ADC_readChannel>:
}

uint16 ADC_readChannel(uint8 channel_num)
{
	channel_num &= 0x07; /* Input channel number must be from 0 --> 7 */
     a38:	87 70       	andi	r24, 0x07	; 7
	ADMUX &= 0xE0; /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     a3a:	97 b1       	in	r25, 0x07	; 7
     a3c:	90 7e       	andi	r25, 0xE0	; 224
     a3e:	97 b9       	out	0x07, r25	; 7
	ADMUX = ADMUX | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     a40:	97 b1       	in	r25, 0x07	; 7
     a42:	89 2b       	or	r24, r25
     a44:	87 b9       	out	0x07, r24	; 7
	SET_BIT(ADCSRA,ADSC); /* Start conversion write '1' to ADSC */
     a46:	86 b1       	in	r24, 0x06	; 6
     a48:	80 64       	ori	r24, 0x40	; 64
     a4a:	86 b9       	out	0x06, r24	; 6
	while(BIT_IS_CLEAR(ADCSRA,ADIF)); /* Wait for conversion to complete, ADIF becomes '1' */
     a4c:	34 9b       	sbis	0x06, 4	; 6
     a4e:	fe cf       	rjmp	.-4      	; 0xa4c <ADC_readChannel+0x14>
	SET_BIT(ADCSRA,ADIF); /* Clear ADIF by write '1' to it :) */
     a50:	86 b1       	in	r24, 0x06	; 6
     a52:	80 61       	ori	r24, 0x10	; 16
     a54:	86 b9       	out	0x06, r24	; 6
	return ADC; /* Read the digital value from the data register */
     a56:	84 b1       	in	r24, 0x04	; 4
     a58:	95 b1       	in	r25, 0x05	; 5
}
     a5a:	08 95       	ret

00000a5c <GPIO_setupPinDirection>:
			break;
		}
	}

	return pin_value;
}
     a5c:	68 30       	cpi	r22, 0x08	; 8
     a5e:	08 f0       	brcs	.+2      	; 0xa62 <GPIO_setupPinDirection+0x6>
     a60:	6f c0       	rjmp	.+222    	; 0xb40 <GPIO_setupPinDirection+0xe4>
     a62:	84 30       	cpi	r24, 0x04	; 4
     a64:	08 f0       	brcs	.+2      	; 0xa68 <GPIO_setupPinDirection+0xc>
     a66:	6c c0       	rjmp	.+216    	; 0xb40 <GPIO_setupPinDirection+0xe4>
     a68:	81 30       	cpi	r24, 0x01	; 1
     a6a:	01 f1       	breq	.+64     	; 0xaac <GPIO_setupPinDirection+0x50>
     a6c:	30 f0       	brcs	.+12     	; 0xa7a <GPIO_setupPinDirection+0x1e>
     a6e:	82 30       	cpi	r24, 0x02	; 2
     a70:	b1 f1       	breq	.+108    	; 0xade <GPIO_setupPinDirection+0x82>
     a72:	83 30       	cpi	r24, 0x03	; 3
     a74:	09 f4       	brne	.+2      	; 0xa78 <GPIO_setupPinDirection+0x1c>
     a76:	4c c0       	rjmp	.+152    	; 0xb10 <GPIO_setupPinDirection+0xb4>
     a78:	08 95       	ret
     a7a:	41 30       	cpi	r20, 0x01	; 1
     a7c:	59 f4       	brne	.+22     	; 0xa94 <GPIO_setupPinDirection+0x38>
     a7e:	2a b3       	in	r18, 0x1a	; 26
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	02 c0       	rjmp	.+4      	; 0xa8a <GPIO_setupPinDirection+0x2e>
     a86:	88 0f       	add	r24, r24
     a88:	99 1f       	adc	r25, r25
     a8a:	6a 95       	dec	r22
     a8c:	e2 f7       	brpl	.-8      	; 0xa86 <GPIO_setupPinDirection+0x2a>
     a8e:	82 2b       	or	r24, r18
     a90:	8a bb       	out	0x1a, r24	; 26
     a92:	08 95       	ret
     a94:	2a b3       	in	r18, 0x1a	; 26
     a96:	81 e0       	ldi	r24, 0x01	; 1
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <GPIO_setupPinDirection+0x44>
     a9c:	88 0f       	add	r24, r24
     a9e:	99 1f       	adc	r25, r25
     aa0:	6a 95       	dec	r22
     aa2:	e2 f7       	brpl	.-8      	; 0xa9c <GPIO_setupPinDirection+0x40>
     aa4:	80 95       	com	r24
     aa6:	82 23       	and	r24, r18
     aa8:	8a bb       	out	0x1a, r24	; 26
     aaa:	08 95       	ret
     aac:	41 30       	cpi	r20, 0x01	; 1
     aae:	59 f4       	brne	.+22     	; 0xac6 <GPIO_setupPinDirection+0x6a>
     ab0:	27 b3       	in	r18, 0x17	; 23
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	02 c0       	rjmp	.+4      	; 0xabc <GPIO_setupPinDirection+0x60>
     ab8:	88 0f       	add	r24, r24
     aba:	99 1f       	adc	r25, r25
     abc:	6a 95       	dec	r22
     abe:	e2 f7       	brpl	.-8      	; 0xab8 <GPIO_setupPinDirection+0x5c>
     ac0:	82 2b       	or	r24, r18
     ac2:	87 bb       	out	0x17, r24	; 23
     ac4:	08 95       	ret
     ac6:	27 b3       	in	r18, 0x17	; 23
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <GPIO_setupPinDirection+0x76>
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	6a 95       	dec	r22
     ad4:	e2 f7       	brpl	.-8      	; 0xace <GPIO_setupPinDirection+0x72>
     ad6:	80 95       	com	r24
     ad8:	82 23       	and	r24, r18
     ada:	87 bb       	out	0x17, r24	; 23
     adc:	08 95       	ret
     ade:	41 30       	cpi	r20, 0x01	; 1
     ae0:	59 f4       	brne	.+22     	; 0xaf8 <GPIO_setupPinDirection+0x9c>
     ae2:	24 b3       	in	r18, 0x14	; 20
     ae4:	81 e0       	ldi	r24, 0x01	; 1
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	02 c0       	rjmp	.+4      	; 0xaee <GPIO_setupPinDirection+0x92>
     aea:	88 0f       	add	r24, r24
     aec:	99 1f       	adc	r25, r25
     aee:	6a 95       	dec	r22
     af0:	e2 f7       	brpl	.-8      	; 0xaea <GPIO_setupPinDirection+0x8e>
     af2:	82 2b       	or	r24, r18
     af4:	84 bb       	out	0x14, r24	; 20
     af6:	08 95       	ret
     af8:	24 b3       	in	r18, 0x14	; 20
     afa:	81 e0       	ldi	r24, 0x01	; 1
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	02 c0       	rjmp	.+4      	; 0xb04 <GPIO_setupPinDirection+0xa8>
     b00:	88 0f       	add	r24, r24
     b02:	99 1f       	adc	r25, r25
     b04:	6a 95       	dec	r22
     b06:	e2 f7       	brpl	.-8      	; 0xb00 <GPIO_setupPinDirection+0xa4>
     b08:	80 95       	com	r24
     b0a:	82 23       	and	r24, r18
     b0c:	84 bb       	out	0x14, r24	; 20
     b0e:	08 95       	ret
     b10:	41 30       	cpi	r20, 0x01	; 1
     b12:	59 f4       	brne	.+22     	; 0xb2a <GPIO_setupPinDirection+0xce>
     b14:	21 b3       	in	r18, 0x11	; 17
     b16:	81 e0       	ldi	r24, 0x01	; 1
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	02 c0       	rjmp	.+4      	; 0xb20 <GPIO_setupPinDirection+0xc4>
     b1c:	88 0f       	add	r24, r24
     b1e:	99 1f       	adc	r25, r25
     b20:	6a 95       	dec	r22
     b22:	e2 f7       	brpl	.-8      	; 0xb1c <GPIO_setupPinDirection+0xc0>
     b24:	82 2b       	or	r24, r18
     b26:	81 bb       	out	0x11, r24	; 17
     b28:	08 95       	ret
     b2a:	21 b3       	in	r18, 0x11	; 17
     b2c:	81 e0       	ldi	r24, 0x01	; 1
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <GPIO_setupPinDirection+0xda>
     b32:	88 0f       	add	r24, r24
     b34:	99 1f       	adc	r25, r25
     b36:	6a 95       	dec	r22
     b38:	e2 f7       	brpl	.-8      	; 0xb32 <GPIO_setupPinDirection+0xd6>
     b3a:	80 95       	com	r24
     b3c:	82 23       	and	r24, r18
     b3e:	81 bb       	out	0x11, r24	; 17
     b40:	08 95       	ret

00000b42 <GPIO_writePin>:
     b42:	68 30       	cpi	r22, 0x08	; 8
     b44:	08 f0       	brcs	.+2      	; 0xb48 <GPIO_writePin+0x6>
     b46:	6f c0       	rjmp	.+222    	; 0xc26 <GPIO_writePin+0xe4>
     b48:	84 30       	cpi	r24, 0x04	; 4
     b4a:	08 f0       	brcs	.+2      	; 0xb4e <GPIO_writePin+0xc>
     b4c:	6c c0       	rjmp	.+216    	; 0xc26 <GPIO_writePin+0xe4>
     b4e:	81 30       	cpi	r24, 0x01	; 1
     b50:	01 f1       	breq	.+64     	; 0xb92 <GPIO_writePin+0x50>
     b52:	30 f0       	brcs	.+12     	; 0xb60 <GPIO_writePin+0x1e>
     b54:	82 30       	cpi	r24, 0x02	; 2
     b56:	b1 f1       	breq	.+108    	; 0xbc4 <GPIO_writePin+0x82>
     b58:	83 30       	cpi	r24, 0x03	; 3
     b5a:	09 f4       	brne	.+2      	; 0xb5e <GPIO_writePin+0x1c>
     b5c:	4c c0       	rjmp	.+152    	; 0xbf6 <GPIO_writePin+0xb4>
     b5e:	08 95       	ret
     b60:	41 30       	cpi	r20, 0x01	; 1
     b62:	59 f4       	brne	.+22     	; 0xb7a <GPIO_writePin+0x38>
     b64:	2b b3       	in	r18, 0x1b	; 27
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	02 c0       	rjmp	.+4      	; 0xb70 <GPIO_writePin+0x2e>
     b6c:	88 0f       	add	r24, r24
     b6e:	99 1f       	adc	r25, r25
     b70:	6a 95       	dec	r22
     b72:	e2 f7       	brpl	.-8      	; 0xb6c <GPIO_writePin+0x2a>
     b74:	82 2b       	or	r24, r18
     b76:	8b bb       	out	0x1b, r24	; 27
     b78:	08 95       	ret
     b7a:	2b b3       	in	r18, 0x1b	; 27
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	02 c0       	rjmp	.+4      	; 0xb86 <GPIO_writePin+0x44>
     b82:	88 0f       	add	r24, r24
     b84:	99 1f       	adc	r25, r25
     b86:	6a 95       	dec	r22
     b88:	e2 f7       	brpl	.-8      	; 0xb82 <GPIO_writePin+0x40>
     b8a:	80 95       	com	r24
     b8c:	82 23       	and	r24, r18
     b8e:	8b bb       	out	0x1b, r24	; 27
     b90:	08 95       	ret
     b92:	41 30       	cpi	r20, 0x01	; 1
     b94:	59 f4       	brne	.+22     	; 0xbac <GPIO_writePin+0x6a>
     b96:	28 b3       	in	r18, 0x18	; 24
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	02 c0       	rjmp	.+4      	; 0xba2 <GPIO_writePin+0x60>
     b9e:	88 0f       	add	r24, r24
     ba0:	99 1f       	adc	r25, r25
     ba2:	6a 95       	dec	r22
     ba4:	e2 f7       	brpl	.-8      	; 0xb9e <GPIO_writePin+0x5c>
     ba6:	82 2b       	or	r24, r18
     ba8:	88 bb       	out	0x18, r24	; 24
     baa:	08 95       	ret
     bac:	28 b3       	in	r18, 0x18	; 24
     bae:	81 e0       	ldi	r24, 0x01	; 1
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <GPIO_writePin+0x76>
     bb4:	88 0f       	add	r24, r24
     bb6:	99 1f       	adc	r25, r25
     bb8:	6a 95       	dec	r22
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <GPIO_writePin+0x72>
     bbc:	80 95       	com	r24
     bbe:	82 23       	and	r24, r18
     bc0:	88 bb       	out	0x18, r24	; 24
     bc2:	08 95       	ret
     bc4:	41 30       	cpi	r20, 0x01	; 1
     bc6:	59 f4       	brne	.+22     	; 0xbde <GPIO_writePin+0x9c>
     bc8:	25 b3       	in	r18, 0x15	; 21
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	02 c0       	rjmp	.+4      	; 0xbd4 <GPIO_writePin+0x92>
     bd0:	88 0f       	add	r24, r24
     bd2:	99 1f       	adc	r25, r25
     bd4:	6a 95       	dec	r22
     bd6:	e2 f7       	brpl	.-8      	; 0xbd0 <GPIO_writePin+0x8e>
     bd8:	82 2b       	or	r24, r18
     bda:	85 bb       	out	0x15, r24	; 21
     bdc:	08 95       	ret
     bde:	25 b3       	in	r18, 0x15	; 21
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	02 c0       	rjmp	.+4      	; 0xbea <GPIO_writePin+0xa8>
     be6:	88 0f       	add	r24, r24
     be8:	99 1f       	adc	r25, r25
     bea:	6a 95       	dec	r22
     bec:	e2 f7       	brpl	.-8      	; 0xbe6 <GPIO_writePin+0xa4>
     bee:	80 95       	com	r24
     bf0:	82 23       	and	r24, r18
     bf2:	85 bb       	out	0x15, r24	; 21
     bf4:	08 95       	ret
     bf6:	41 30       	cpi	r20, 0x01	; 1
     bf8:	59 f4       	brne	.+22     	; 0xc10 <GPIO_writePin+0xce>
     bfa:	22 b3       	in	r18, 0x12	; 18
     bfc:	81 e0       	ldi	r24, 0x01	; 1
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	02 c0       	rjmp	.+4      	; 0xc06 <GPIO_writePin+0xc4>
     c02:	88 0f       	add	r24, r24
     c04:	99 1f       	adc	r25, r25
     c06:	6a 95       	dec	r22
     c08:	e2 f7       	brpl	.-8      	; 0xc02 <GPIO_writePin+0xc0>
     c0a:	82 2b       	or	r24, r18
     c0c:	82 bb       	out	0x12, r24	; 18
     c0e:	08 95       	ret
     c10:	22 b3       	in	r18, 0x12	; 18
     c12:	81 e0       	ldi	r24, 0x01	; 1
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <GPIO_writePin+0xda>
     c18:	88 0f       	add	r24, r24
     c1a:	99 1f       	adc	r25, r25
     c1c:	6a 95       	dec	r22
     c1e:	e2 f7       	brpl	.-8      	; 0xc18 <GPIO_writePin+0xd6>
     c20:	80 95       	com	r24
     c22:	82 23       	and	r24, r18
     c24:	82 bb       	out	0x12, r24	; 18
     c26:	08 95       	ret

00000c28 <GPIO_setupPortDirection>:
{
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
     c28:	84 30       	cpi	r24, 0x04	; 4
     c2a:	78 f4       	brcc	.+30     	; 0xc4a <GPIO_setupPortDirection+0x22>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
     c2c:	81 30       	cpi	r24, 0x01	; 1
     c2e:	41 f0       	breq	.+16     	; 0xc40 <GPIO_setupPortDirection+0x18>
     c30:	28 f0       	brcs	.+10     	; 0xc3c <GPIO_setupPortDirection+0x14>
     c32:	82 30       	cpi	r24, 0x02	; 2
     c34:	39 f0       	breq	.+14     	; 0xc44 <GPIO_setupPortDirection+0x1c>
     c36:	83 30       	cpi	r24, 0x03	; 3
     c38:	39 f0       	breq	.+14     	; 0xc48 <GPIO_setupPortDirection+0x20>
     c3a:	08 95       	ret
		{
		case PORTA_ID:
			DDRA = direction;
     c3c:	6a bb       	out	0x1a, r22	; 26
			break;
     c3e:	08 95       	ret
		case PORTB_ID:
			DDRB = direction;
     c40:	67 bb       	out	0x17, r22	; 23
			break;
     c42:	08 95       	ret
		case PORTC_ID:
			DDRC = direction;
     c44:	64 bb       	out	0x14, r22	; 20
			break;
     c46:	08 95       	ret
		case PORTD_ID:
			DDRD = direction;
     c48:	61 bb       	out	0x11, r22	; 17
     c4a:	08 95       	ret

00000c4c <GPIO_writePort>:
{
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
     c4c:	84 30       	cpi	r24, 0x04	; 4
     c4e:	78 f4       	brcc	.+30     	; 0xc6e <GPIO_writePort+0x22>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
     c50:	81 30       	cpi	r24, 0x01	; 1
     c52:	41 f0       	breq	.+16     	; 0xc64 <GPIO_writePort+0x18>
     c54:	28 f0       	brcs	.+10     	; 0xc60 <GPIO_writePort+0x14>
     c56:	82 30       	cpi	r24, 0x02	; 2
     c58:	39 f0       	breq	.+14     	; 0xc68 <GPIO_writePort+0x1c>
     c5a:	83 30       	cpi	r24, 0x03	; 3
     c5c:	39 f0       	breq	.+14     	; 0xc6c <GPIO_writePort+0x20>
     c5e:	08 95       	ret
		{
		case PORTA_ID:
			PORTA = value;
     c60:	6b bb       	out	0x1b, r22	; 27
			break;
     c62:	08 95       	ret
		case PORTB_ID:
			PORTB = value;
     c64:	68 bb       	out	0x18, r22	; 24
			break;
     c66:	08 95       	ret
		case PORTC_ID:
			PORTC = value;
     c68:	65 bb       	out	0x15, r22	; 21
			break;
     c6a:	08 95       	ret
		case PORTD_ID:
			PORTD = value;
     c6c:	62 bb       	out	0x12, r22	; 18
     c6e:	08 95       	ret

00000c70 <PWM_Timer0_Start>:
 * 4. Setup the compare value based on the required input duty cycle
 * 5. Setup the direction for OC0 as output pin
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
	TCNT0 = 0; /* Timer0 initial value */
     c70:	12 be       	out	0x32, r1	; 50

	OCR0  = ((float)duty_cycle / 100) * 255; /* Set Compare value */
     c72:	68 2f       	mov	r22, r24
     c74:	70 e0       	ldi	r23, 0x00	; 0
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__floatunsisf>
     c7e:	20 e0       	ldi	r18, 0x00	; 0
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	48 ec       	ldi	r20, 0xC8	; 200
     c84:	52 e4       	ldi	r21, 0x42	; 66
     c86:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <__divsf3>
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	4f e7       	ldi	r20, 0x7F	; 127
     c90:	53 e4       	ldi	r21, 0x43	; 67
     c92:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__mulsf3>
     c96:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__fixunssfsi>
     c9a:	6c bf       	out	0x3c, r22	; 60
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
     c9c:	8a e6       	ldi	r24, 0x6A	; 106
     c9e:	83 bf       	out	0x33, r24	; 51

	/* Configure PB3/ OC0 as output pin --> pin where the PWM signal is generated from Timer0 */
	GPIO_setupPinDirection(TIMER0_OCO_PORT_ID,TIMER0_OCO_PIN_ID,PIN_OUTPUT);
     ca0:	41 e0       	ldi	r20, 0x01	; 1
     ca2:	63 e0       	ldi	r22, 0x03	; 3
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	0e 94 2e 05 	call	0xa5c	; 0xa5c <GPIO_setupPinDirection>
     caa:	08 95       	ret

00000cac <prvSetupTimerInterrupt>:
	return pdTRUE;
}
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
     cac:	1b bc       	out	0x2b, r1	; 43
     cae:	8e e0       	ldi	r24, 0x0E	; 14
     cb0:	8a bd       	out	0x2a, r24	; 42
     cb2:	8b e0       	ldi	r24, 0x0B	; 11
     cb4:	8e bd       	out	0x2e, r24	; 46
     cb6:	89 b7       	in	r24, 0x39	; 57
     cb8:	80 61       	ori	r24, 0x10	; 16
     cba:	89 bf       	out	0x39, r24	; 57
     cbc:	08 95       	ret

00000cbe <pxPortInitialiseStack>:
     cbe:	31 e1       	ldi	r19, 0x11	; 17
     cc0:	fc 01       	movw	r30, r24
     cc2:	30 83       	st	Z, r19
     cc4:	31 97       	sbiw	r30, 0x01	; 1
     cc6:	22 e2       	ldi	r18, 0x22	; 34
     cc8:	20 83       	st	Z, r18
     cca:	31 97       	sbiw	r30, 0x01	; 1
     ccc:	a3 e3       	ldi	r26, 0x33	; 51
     cce:	a0 83       	st	Z, r26
     cd0:	31 97       	sbiw	r30, 0x01	; 1
     cd2:	60 83       	st	Z, r22
     cd4:	31 97       	sbiw	r30, 0x01	; 1
     cd6:	70 83       	st	Z, r23
     cd8:	31 97       	sbiw	r30, 0x01	; 1
     cda:	10 82       	st	Z, r1
     cdc:	31 97       	sbiw	r30, 0x01	; 1
     cde:	60 e8       	ldi	r22, 0x80	; 128
     ce0:	60 83       	st	Z, r22
     ce2:	31 97       	sbiw	r30, 0x01	; 1
     ce4:	10 82       	st	Z, r1
     ce6:	31 97       	sbiw	r30, 0x01	; 1
     ce8:	62 e0       	ldi	r22, 0x02	; 2
     cea:	60 83       	st	Z, r22
     cec:	31 97       	sbiw	r30, 0x01	; 1
     cee:	63 e0       	ldi	r22, 0x03	; 3
     cf0:	60 83       	st	Z, r22
     cf2:	31 97       	sbiw	r30, 0x01	; 1
     cf4:	64 e0       	ldi	r22, 0x04	; 4
     cf6:	60 83       	st	Z, r22
     cf8:	31 97       	sbiw	r30, 0x01	; 1
     cfa:	65 e0       	ldi	r22, 0x05	; 5
     cfc:	60 83       	st	Z, r22
     cfe:	31 97       	sbiw	r30, 0x01	; 1
     d00:	66 e0       	ldi	r22, 0x06	; 6
     d02:	60 83       	st	Z, r22
     d04:	31 97       	sbiw	r30, 0x01	; 1
     d06:	67 e0       	ldi	r22, 0x07	; 7
     d08:	60 83       	st	Z, r22
     d0a:	31 97       	sbiw	r30, 0x01	; 1
     d0c:	68 e0       	ldi	r22, 0x08	; 8
     d0e:	60 83       	st	Z, r22
     d10:	31 97       	sbiw	r30, 0x01	; 1
     d12:	69 e0       	ldi	r22, 0x09	; 9
     d14:	60 83       	st	Z, r22
     d16:	31 97       	sbiw	r30, 0x01	; 1
     d18:	60 e1       	ldi	r22, 0x10	; 16
     d1a:	60 83       	st	Z, r22
     d1c:	31 97       	sbiw	r30, 0x01	; 1
     d1e:	30 83       	st	Z, r19
     d20:	31 97       	sbiw	r30, 0x01	; 1
     d22:	32 e1       	ldi	r19, 0x12	; 18
     d24:	30 83       	st	Z, r19
     d26:	31 97       	sbiw	r30, 0x01	; 1
     d28:	33 e1       	ldi	r19, 0x13	; 19
     d2a:	30 83       	st	Z, r19
     d2c:	31 97       	sbiw	r30, 0x01	; 1
     d2e:	34 e1       	ldi	r19, 0x14	; 20
     d30:	30 83       	st	Z, r19
     d32:	31 97       	sbiw	r30, 0x01	; 1
     d34:	35 e1       	ldi	r19, 0x15	; 21
     d36:	30 83       	st	Z, r19
     d38:	31 97       	sbiw	r30, 0x01	; 1
     d3a:	36 e1       	ldi	r19, 0x16	; 22
     d3c:	30 83       	st	Z, r19
     d3e:	31 97       	sbiw	r30, 0x01	; 1
     d40:	37 e1       	ldi	r19, 0x17	; 23
     d42:	30 83       	st	Z, r19
     d44:	31 97       	sbiw	r30, 0x01	; 1
     d46:	38 e1       	ldi	r19, 0x18	; 24
     d48:	30 83       	st	Z, r19
     d4a:	31 97       	sbiw	r30, 0x01	; 1
     d4c:	39 e1       	ldi	r19, 0x19	; 25
     d4e:	30 83       	st	Z, r19
     d50:	31 97       	sbiw	r30, 0x01	; 1
     d52:	30 e2       	ldi	r19, 0x20	; 32
     d54:	30 83       	st	Z, r19
     d56:	31 97       	sbiw	r30, 0x01	; 1
     d58:	31 e2       	ldi	r19, 0x21	; 33
     d5a:	30 83       	st	Z, r19
     d5c:	31 97       	sbiw	r30, 0x01	; 1
     d5e:	20 83       	st	Z, r18
     d60:	31 97       	sbiw	r30, 0x01	; 1
     d62:	23 e2       	ldi	r18, 0x23	; 35
     d64:	20 83       	st	Z, r18
     d66:	31 97       	sbiw	r30, 0x01	; 1
     d68:	40 83       	st	Z, r20
     d6a:	31 97       	sbiw	r30, 0x01	; 1
     d6c:	50 83       	st	Z, r21
     d6e:	31 97       	sbiw	r30, 0x01	; 1
     d70:	26 e2       	ldi	r18, 0x26	; 38
     d72:	20 83       	st	Z, r18
     d74:	31 97       	sbiw	r30, 0x01	; 1
     d76:	27 e2       	ldi	r18, 0x27	; 39
     d78:	20 83       	st	Z, r18
     d7a:	31 97       	sbiw	r30, 0x01	; 1
     d7c:	28 e2       	ldi	r18, 0x28	; 40
     d7e:	20 83       	st	Z, r18
     d80:	31 97       	sbiw	r30, 0x01	; 1
     d82:	29 e2       	ldi	r18, 0x29	; 41
     d84:	20 83       	st	Z, r18
     d86:	31 97       	sbiw	r30, 0x01	; 1
     d88:	20 e3       	ldi	r18, 0x30	; 48
     d8a:	20 83       	st	Z, r18
     d8c:	31 97       	sbiw	r30, 0x01	; 1
     d8e:	21 e3       	ldi	r18, 0x31	; 49
     d90:	20 83       	st	Z, r18
     d92:	86 97       	sbiw	r24, 0x26	; 38
     d94:	08 95       	ret

00000d96 <xPortStartScheduler>:
     d96:	0e 94 56 06 	call	0xcac	; 0xcac <prvSetupTimerInterrupt>
     d9a:	a0 91 92 07 	lds	r26, 0x0792	; 0x800792 <pxCurrentTCB>
     d9e:	b0 91 93 07 	lds	r27, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
     da2:	cd 91       	ld	r28, X+
     da4:	cd bf       	out	0x3d, r28	; 61
     da6:	dd 91       	ld	r29, X+
     da8:	de bf       	out	0x3e, r29	; 62
     daa:	ff 91       	pop	r31
     dac:	ef 91       	pop	r30
     dae:	df 91       	pop	r29
     db0:	cf 91       	pop	r28
     db2:	bf 91       	pop	r27
     db4:	af 91       	pop	r26
     db6:	9f 91       	pop	r25
     db8:	8f 91       	pop	r24
     dba:	7f 91       	pop	r23
     dbc:	6f 91       	pop	r22
     dbe:	5f 91       	pop	r21
     dc0:	4f 91       	pop	r20
     dc2:	3f 91       	pop	r19
     dc4:	2f 91       	pop	r18
     dc6:	1f 91       	pop	r17
     dc8:	0f 91       	pop	r16
     dca:	ff 90       	pop	r15
     dcc:	ef 90       	pop	r14
     dce:	df 90       	pop	r13
     dd0:	cf 90       	pop	r12
     dd2:	bf 90       	pop	r11
     dd4:	af 90       	pop	r10
     dd6:	9f 90       	pop	r9
     dd8:	8f 90       	pop	r8
     dda:	7f 90       	pop	r7
     ddc:	6f 90       	pop	r6
     dde:	5f 90       	pop	r5
     de0:	4f 90       	pop	r4
     de2:	3f 90       	pop	r3
     de4:	2f 90       	pop	r2
     de6:	1f 90       	pop	r1
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	08 95       	ret
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	08 95       	ret

00000df4 <vPortYield>:
 * can use a naked attribute.
 */
void vPortYield( void ) __attribute__ ( ( naked ) );
void vPortYield( void )
{
	portSAVE_CONTEXT();
     df4:	0f 92       	push	r0
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	f8 94       	cli
     dfa:	0f 92       	push	r0
     dfc:	1f 92       	push	r1
     dfe:	11 24       	eor	r1, r1
     e00:	2f 92       	push	r2
     e02:	3f 92       	push	r3
     e04:	4f 92       	push	r4
     e06:	5f 92       	push	r5
     e08:	6f 92       	push	r6
     e0a:	7f 92       	push	r7
     e0c:	8f 92       	push	r8
     e0e:	9f 92       	push	r9
     e10:	af 92       	push	r10
     e12:	bf 92       	push	r11
     e14:	cf 92       	push	r12
     e16:	df 92       	push	r13
     e18:	ef 92       	push	r14
     e1a:	ff 92       	push	r15
     e1c:	0f 93       	push	r16
     e1e:	1f 93       	push	r17
     e20:	2f 93       	push	r18
     e22:	3f 93       	push	r19
     e24:	4f 93       	push	r20
     e26:	5f 93       	push	r21
     e28:	6f 93       	push	r22
     e2a:	7f 93       	push	r23
     e2c:	8f 93       	push	r24
     e2e:	9f 93       	push	r25
     e30:	af 93       	push	r26
     e32:	bf 93       	push	r27
     e34:	cf 93       	push	r28
     e36:	df 93       	push	r29
     e38:	ef 93       	push	r30
     e3a:	ff 93       	push	r31
     e3c:	a0 91 92 07 	lds	r26, 0x0792	; 0x800792 <pxCurrentTCB>
     e40:	b0 91 93 07 	lds	r27, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
     e44:	0d b6       	in	r0, 0x3d	; 61
     e46:	0d 92       	st	X+, r0
     e48:	0e b6       	in	r0, 0x3e	; 62
     e4a:	0d 92       	st	X+, r0
	vTaskSwitchContext();
     e4c:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <vTaskSwitchContext>
	portRESTORE_CONTEXT();
     e50:	a0 91 92 07 	lds	r26, 0x0792	; 0x800792 <pxCurrentTCB>
     e54:	b0 91 93 07 	lds	r27, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
     e58:	cd 91       	ld	r28, X+
     e5a:	cd bf       	out	0x3d, r28	; 61
     e5c:	dd 91       	ld	r29, X+
     e5e:	de bf       	out	0x3e, r29	; 62
     e60:	ff 91       	pop	r31
     e62:	ef 91       	pop	r30
     e64:	df 91       	pop	r29
     e66:	cf 91       	pop	r28
     e68:	bf 91       	pop	r27
     e6a:	af 91       	pop	r26
     e6c:	9f 91       	pop	r25
     e6e:	8f 91       	pop	r24
     e70:	7f 91       	pop	r23
     e72:	6f 91       	pop	r22
     e74:	5f 91       	pop	r21
     e76:	4f 91       	pop	r20
     e78:	3f 91       	pop	r19
     e7a:	2f 91       	pop	r18
     e7c:	1f 91       	pop	r17
     e7e:	0f 91       	pop	r16
     e80:	ff 90       	pop	r15
     e82:	ef 90       	pop	r14
     e84:	df 90       	pop	r13
     e86:	cf 90       	pop	r12
     e88:	bf 90       	pop	r11
     e8a:	af 90       	pop	r10
     e8c:	9f 90       	pop	r9
     e8e:	8f 90       	pop	r8
     e90:	7f 90       	pop	r7
     e92:	6f 90       	pop	r6
     e94:	5f 90       	pop	r5
     e96:	4f 90       	pop	r4
     e98:	3f 90       	pop	r3
     e9a:	2f 90       	pop	r2
     e9c:	1f 90       	pop	r1
     e9e:	0f 90       	pop	r0
     ea0:	0f be       	out	0x3f, r0	; 63
     ea2:	0f 90       	pop	r0

	asm volatile ( "ret" );
     ea4:	08 95       	ret

00000ea6 <vPortYieldFromTick>:
 * call comes from the tick ISR.
 */
void vPortYieldFromTick( void ) __attribute__ ( ( naked ) );
void vPortYieldFromTick( void )
{
	portSAVE_CONTEXT();
     ea6:	0f 92       	push	r0
     ea8:	0f b6       	in	r0, 0x3f	; 63
     eaa:	f8 94       	cli
     eac:	0f 92       	push	r0
     eae:	1f 92       	push	r1
     eb0:	11 24       	eor	r1, r1
     eb2:	2f 92       	push	r2
     eb4:	3f 92       	push	r3
     eb6:	4f 92       	push	r4
     eb8:	5f 92       	push	r5
     eba:	6f 92       	push	r6
     ebc:	7f 92       	push	r7
     ebe:	8f 92       	push	r8
     ec0:	9f 92       	push	r9
     ec2:	af 92       	push	r10
     ec4:	bf 92       	push	r11
     ec6:	cf 92       	push	r12
     ec8:	df 92       	push	r13
     eca:	ef 92       	push	r14
     ecc:	ff 92       	push	r15
     ece:	0f 93       	push	r16
     ed0:	1f 93       	push	r17
     ed2:	2f 93       	push	r18
     ed4:	3f 93       	push	r19
     ed6:	4f 93       	push	r20
     ed8:	5f 93       	push	r21
     eda:	6f 93       	push	r22
     edc:	7f 93       	push	r23
     ede:	8f 93       	push	r24
     ee0:	9f 93       	push	r25
     ee2:	af 93       	push	r26
     ee4:	bf 93       	push	r27
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	ef 93       	push	r30
     eec:	ff 93       	push	r31
     eee:	a0 91 92 07 	lds	r26, 0x0792	; 0x800792 <pxCurrentTCB>
     ef2:	b0 91 93 07 	lds	r27, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
     ef6:	0d b6       	in	r0, 0x3d	; 61
     ef8:	0d 92       	st	X+, r0
     efa:	0e b6       	in	r0, 0x3e	; 62
     efc:	0d 92       	st	X+, r0
	if( xTaskIncrementTick() != pdFALSE )
     efe:	0e 94 b9 0b 	call	0x1772	; 0x1772 <xTaskIncrementTick>
     f02:	81 11       	cpse	r24, r1
	{
		vTaskSwitchContext();
     f04:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <vTaskSwitchContext>
	}
	portRESTORE_CONTEXT();
     f08:	a0 91 92 07 	lds	r26, 0x0792	; 0x800792 <pxCurrentTCB>
     f0c:	b0 91 93 07 	lds	r27, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
     f10:	cd 91       	ld	r28, X+
     f12:	cd bf       	out	0x3d, r28	; 61
     f14:	dd 91       	ld	r29, X+
     f16:	de bf       	out	0x3e, r29	; 62
     f18:	ff 91       	pop	r31
     f1a:	ef 91       	pop	r30
     f1c:	df 91       	pop	r29
     f1e:	cf 91       	pop	r28
     f20:	bf 91       	pop	r27
     f22:	af 91       	pop	r26
     f24:	9f 91       	pop	r25
     f26:	8f 91       	pop	r24
     f28:	7f 91       	pop	r23
     f2a:	6f 91       	pop	r22
     f2c:	5f 91       	pop	r21
     f2e:	4f 91       	pop	r20
     f30:	3f 91       	pop	r19
     f32:	2f 91       	pop	r18
     f34:	1f 91       	pop	r17
     f36:	0f 91       	pop	r16
     f38:	ff 90       	pop	r15
     f3a:	ef 90       	pop	r14
     f3c:	df 90       	pop	r13
     f3e:	cf 90       	pop	r12
     f40:	bf 90       	pop	r11
     f42:	af 90       	pop	r10
     f44:	9f 90       	pop	r9
     f46:	8f 90       	pop	r8
     f48:	7f 90       	pop	r7
     f4a:	6f 90       	pop	r6
     f4c:	5f 90       	pop	r5
     f4e:	4f 90       	pop	r4
     f50:	3f 90       	pop	r3
     f52:	2f 90       	pop	r2
     f54:	1f 90       	pop	r1
     f56:	0f 90       	pop	r0
     f58:	0f be       	out	0x3f, r0	; 63
     f5a:	0f 90       	pop	r0

	asm volatile ( "ret" );
     f5c:	08 95       	ret

00000f5e <__vector_7>:
	 * count is incremented after the context is saved.
	 */
	void TIMER1_COMPA_vect( void ) __attribute__ ( ( signal, naked ) );
	void TIMER1_COMPA_vect( void )
	{
		vPortYieldFromTick();
     f5e:	0e 94 53 07 	call	0xea6	; 0xea6 <vPortYieldFromTick>
		asm volatile ( "reti" );
     f62:	18 95       	reti

00000f64 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
     f64:	fc 01       	movw	r30, r24
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     f66:	03 96       	adiw	r24, 0x03	; 3
     f68:	92 83       	std	Z+2, r25	; 0x02
     f6a:	81 83       	std	Z+1, r24	; 0x01

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
     f6c:	2f ef       	ldi	r18, 0xFF	; 255
     f6e:	3f ef       	ldi	r19, 0xFF	; 255
     f70:	34 83       	std	Z+4, r19	; 0x04
     f72:	23 83       	std	Z+3, r18	; 0x03

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     f74:	96 83       	std	Z+6, r25	; 0x06
     f76:	85 83       	std	Z+5, r24	; 0x05
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     f78:	90 87       	std	Z+8, r25	; 0x08
     f7a:	87 83       	std	Z+7, r24	; 0x07

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
     f7c:	10 82       	st	Z, r1
     f7e:	08 95       	ret

00000f80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
     f80:	fc 01       	movw	r30, r24
     f82:	11 86       	std	Z+9, r1	; 0x09
     f84:	10 86       	std	Z+8, r1	; 0x08
     f86:	08 95       	ret

00000f88 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
     f88:	cf 93       	push	r28
     f8a:	df 93       	push	r29
     f8c:	9c 01       	movw	r18, r24
     f8e:	fb 01       	movw	r30, r22
    ListItem_t * const pxIndex = pxList->pxIndex;
     f90:	dc 01       	movw	r26, r24
     f92:	11 96       	adiw	r26, 0x01	; 1
     f94:	cd 91       	ld	r28, X+
     f96:	dc 91       	ld	r29, X
     f98:	12 97       	sbiw	r26, 0x02	; 2
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
     f9a:	d3 83       	std	Z+3, r29	; 0x03
     f9c:	c2 83       	std	Z+2, r28	; 0x02
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
     f9e:	8c 81       	ldd	r24, Y+4	; 0x04
     fa0:	9d 81       	ldd	r25, Y+5	; 0x05
     fa2:	95 83       	std	Z+5, r25	; 0x05
     fa4:	84 83       	std	Z+4, r24	; 0x04

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
     fa6:	8c 81       	ldd	r24, Y+4	; 0x04
     fa8:	9d 81       	ldd	r25, Y+5	; 0x05
     faa:	dc 01       	movw	r26, r24
     fac:	13 96       	adiw	r26, 0x03	; 3
     fae:	7c 93       	st	X, r23
     fb0:	6e 93       	st	-X, r22
     fb2:	12 97       	sbiw	r26, 0x02	; 2
    pxIndex->pxPrevious = pxNewListItem;
     fb4:	7d 83       	std	Y+5, r23	; 0x05
     fb6:	6c 83       	std	Y+4, r22	; 0x04

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
     fb8:	31 87       	std	Z+9, r19	; 0x09
     fba:	20 87       	std	Z+8, r18	; 0x08

    ( pxList->uxNumberOfItems )++;
     fbc:	f9 01       	movw	r30, r18
     fbe:	80 81       	ld	r24, Z
     fc0:	8f 5f       	subi	r24, 0xFF	; 255
     fc2:	80 83       	st	Z, r24
}
     fc4:	df 91       	pop	r29
     fc6:	cf 91       	pop	r28
     fc8:	08 95       	ret

00000fca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
     fca:	cf 93       	push	r28
     fcc:	df 93       	push	r29
     fce:	eb 01       	movw	r28, r22
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
     fd0:	48 81       	ld	r20, Y
     fd2:	59 81       	ldd	r21, Y+1	; 0x01
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
     fd4:	4f 3f       	cpi	r20, 0xFF	; 255
     fd6:	2f ef       	ldi	r18, 0xFF	; 255
     fd8:	52 07       	cpc	r21, r18
     fda:	21 f4       	brne	.+8      	; 0xfe4 <vListInsert+0x1a>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
     fdc:	fc 01       	movw	r30, r24
     fde:	a7 81       	ldd	r26, Z+7	; 0x07
     fe0:	b0 85       	ldd	r27, Z+8	; 0x08
     fe2:	0d c0       	rjmp	.+26     	; 0xffe <vListInsert+0x34>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
     fe4:	dc 01       	movw	r26, r24
     fe6:	13 96       	adiw	r26, 0x03	; 3
     fe8:	01 c0       	rjmp	.+2      	; 0xfec <vListInsert+0x22>
     fea:	df 01       	movw	r26, r30
     fec:	12 96       	adiw	r26, 0x02	; 2
     fee:	ed 91       	ld	r30, X+
     ff0:	fc 91       	ld	r31, X
     ff2:	13 97       	sbiw	r26, 0x03	; 3
     ff4:	20 81       	ld	r18, Z
     ff6:	31 81       	ldd	r19, Z+1	; 0x01
     ff8:	42 17       	cp	r20, r18
     ffa:	53 07       	cpc	r21, r19
     ffc:	b0 f7       	brcc	.-20     	; 0xfea <vListInsert+0x20>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
     ffe:	12 96       	adiw	r26, 0x02	; 2
    1000:	ed 91       	ld	r30, X+
    1002:	fc 91       	ld	r31, X
    1004:	13 97       	sbiw	r26, 0x03	; 3
    1006:	fb 83       	std	Y+3, r31	; 0x03
    1008:	ea 83       	std	Y+2, r30	; 0x02
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    100a:	d5 83       	std	Z+5, r29	; 0x05
    100c:	c4 83       	std	Z+4, r28	; 0x04
    pxNewListItem->pxPrevious = pxIterator;
    100e:	bd 83       	std	Y+5, r27	; 0x05
    1010:	ac 83       	std	Y+4, r26	; 0x04
    pxIterator->pxNext = pxNewListItem;
    1012:	13 96       	adiw	r26, 0x03	; 3
    1014:	dc 93       	st	X, r29
    1016:	ce 93       	st	-X, r28
    1018:	12 97       	sbiw	r26, 0x02	; 2

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
    101a:	99 87       	std	Y+9, r25	; 0x09
    101c:	88 87       	std	Y+8, r24	; 0x08

    ( pxList->uxNumberOfItems )++;
    101e:	fc 01       	movw	r30, r24
    1020:	20 81       	ld	r18, Z
    1022:	2f 5f       	subi	r18, 0xFF	; 255
    1024:	20 83       	st	Z, r18
}
    1026:	df 91       	pop	r29
    1028:	cf 91       	pop	r28
    102a:	08 95       	ret

0000102c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    102c:	cf 93       	push	r28
    102e:	df 93       	push	r29
    1030:	fc 01       	movw	r30, r24
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
    1032:	a0 85       	ldd	r26, Z+8	; 0x08
    1034:	b1 85       	ldd	r27, Z+9	; 0x09

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1036:	c2 81       	ldd	r28, Z+2	; 0x02
    1038:	d3 81       	ldd	r29, Z+3	; 0x03
    103a:	84 81       	ldd	r24, Z+4	; 0x04
    103c:	95 81       	ldd	r25, Z+5	; 0x05
    103e:	9d 83       	std	Y+5, r25	; 0x05
    1040:	8c 83       	std	Y+4, r24	; 0x04
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1042:	c4 81       	ldd	r28, Z+4	; 0x04
    1044:	d5 81       	ldd	r29, Z+5	; 0x05
    1046:	82 81       	ldd	r24, Z+2	; 0x02
    1048:	93 81       	ldd	r25, Z+3	; 0x03
    104a:	9b 83       	std	Y+3, r25	; 0x03
    104c:	8a 83       	std	Y+2, r24	; 0x02

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
    104e:	11 96       	adiw	r26, 0x01	; 1
    1050:	8d 91       	ld	r24, X+
    1052:	9c 91       	ld	r25, X
    1054:	12 97       	sbiw	r26, 0x02	; 2
    1056:	e8 17       	cp	r30, r24
    1058:	f9 07       	cpc	r31, r25
    105a:	31 f4       	brne	.+12     	; 0x1068 <uxListRemove+0x3c>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
    105c:	84 81       	ldd	r24, Z+4	; 0x04
    105e:	95 81       	ldd	r25, Z+5	; 0x05
    1060:	12 96       	adiw	r26, 0x02	; 2
    1062:	9c 93       	st	X, r25
    1064:	8e 93       	st	-X, r24
    1066:	11 97       	sbiw	r26, 0x01	; 1
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
    1068:	11 86       	std	Z+9, r1	; 0x09
    106a:	10 86       	std	Z+8, r1	; 0x08
    ( pxList->uxNumberOfItems )--;
    106c:	8c 91       	ld	r24, X
    106e:	81 50       	subi	r24, 0x01	; 1
    1070:	8c 93       	st	X, r24

    return pxList->uxNumberOfItems;
    1072:	8c 91       	ld	r24, X
}
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	08 95       	ret

0000107a <prvHeapInit>:

    pucAlignedHeap = ( uint8_t * ) uxAddress;

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    107a:	ee e4       	ldi	r30, 0x4E	; 78
    107c:	f1 e0       	ldi	r31, 0x01	; 1
    107e:	a2 e5       	ldi	r26, 0x52	; 82
    1080:	b1 e0       	ldi	r27, 0x01	; 1
    1082:	b1 83       	std	Z+1, r27	; 0x01
    1084:	a0 83       	st	Z, r26
    xStart.xBlockSize = ( size_t ) 0;
    1086:	13 82       	std	Z+3, r1	; 0x03
    1088:	12 82       	std	Z+2, r1	; 0x02

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
    uxAddress -= xHeapStructSize;
    108a:	ea e2       	ldi	r30, 0x2A	; 42
    108c:	f7 e0       	ldi	r31, 0x07	; 7
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    pxEnd = ( void * ) uxAddress;
    108e:	f0 93 4d 01 	sts	0x014D, r31	; 0x80014d <pxEnd+0x1>
    1092:	e0 93 4c 01 	sts	0x014C, r30	; 0x80014c <pxEnd>
    pxEnd->xBlockSize = 0;
    1096:	13 82       	std	Z+3, r1	; 0x03
    1098:	12 82       	std	Z+2, r1	; 0x02
    pxEnd->pxNextFreeBlock = NULL;
    109a:	11 82       	std	Z+1, r1	; 0x01
    109c:	10 82       	st	Z, r1

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
    109e:	88 ed       	ldi	r24, 0xD8	; 216
    10a0:	95 e0       	ldi	r25, 0x05	; 5
    10a2:	13 96       	adiw	r26, 0x03	; 3
    10a4:	9c 93       	st	X, r25
    10a6:	8e 93       	st	-X, r24
    10a8:	12 97       	sbiw	r26, 0x02	; 2
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    10aa:	ed 93       	st	X+, r30
    10ac:	fc 93       	st	X, r31

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    10ae:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <xMinimumEverFreeBytesRemaining+0x1>
    10b2:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <xMinimumEverFreeBytesRemaining>
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    10b6:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <xFreeBytesRemaining+0x1>
    10ba:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <xFreeBytesRemaining>

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
    10be:	80 e0       	ldi	r24, 0x00	; 0
    10c0:	90 e8       	ldi	r25, 0x80	; 128
    10c2:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <xBlockAllocatedBit+0x1>
    10c6:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <xBlockAllocatedBit>
    10ca:	08 95       	ret

000010cc <prvInsertBlockIntoFreeList>:
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	ec 01       	movw	r28, r24
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    10d2:	ae e4       	ldi	r26, 0x4E	; 78
    10d4:	b1 e0       	ldi	r27, 0x01	; 1
    10d6:	01 c0       	rjmp	.+2      	; 0x10da <prvInsertBlockIntoFreeList+0xe>
    10d8:	df 01       	movw	r26, r30
    10da:	ed 91       	ld	r30, X+
    10dc:	fc 91       	ld	r31, X
    10de:	11 97       	sbiw	r26, 0x01	; 1
    10e0:	ec 17       	cp	r30, r28
    10e2:	fd 07       	cpc	r31, r29
    10e4:	c8 f3       	brcs	.-14     	; 0x10d8 <prvInsertBlockIntoFreeList+0xc>

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
    10e6:	12 96       	adiw	r26, 0x02	; 2
    10e8:	8d 91       	ld	r24, X+
    10ea:	9c 91       	ld	r25, X
    10ec:	13 97       	sbiw	r26, 0x03	; 3
    10ee:	9d 01       	movw	r18, r26
    10f0:	28 0f       	add	r18, r24
    10f2:	39 1f       	adc	r19, r25
    10f4:	c2 17       	cp	r28, r18
    10f6:	d3 07       	cpc	r29, r19
    10f8:	49 f4       	brne	.+18     	; 0x110c <prvInsertBlockIntoFreeList+0x40>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    10fa:	2a 81       	ldd	r18, Y+2	; 0x02
    10fc:	3b 81       	ldd	r19, Y+3	; 0x03
    10fe:	82 0f       	add	r24, r18
    1100:	93 1f       	adc	r25, r19
    1102:	13 96       	adiw	r26, 0x03	; 3
    1104:	9c 93       	st	X, r25
    1106:	8e 93       	st	-X, r24
    1108:	12 97       	sbiw	r26, 0x02	; 2
        pxBlockToInsert = pxIterator;
    110a:	ed 01       	movw	r28, r26

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
    110c:	8a 81       	ldd	r24, Y+2	; 0x02
    110e:	9b 81       	ldd	r25, Y+3	; 0x03
    1110:	9e 01       	movw	r18, r28
    1112:	28 0f       	add	r18, r24
    1114:	39 1f       	adc	r19, r25
    1116:	e2 17       	cp	r30, r18
    1118:	f3 07       	cpc	r31, r19
    111a:	c1 f4       	brne	.+48     	; 0x114c <prvInsertBlockIntoFreeList+0x80>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
    111c:	20 91 4c 01 	lds	r18, 0x014C	; 0x80014c <pxEnd>
    1120:	30 91 4d 01 	lds	r19, 0x014D	; 0x80014d <pxEnd+0x1>
    1124:	e2 17       	cp	r30, r18
    1126:	f3 07       	cpc	r31, r19
    1128:	71 f0       	breq	.+28     	; 0x1146 <prvInsertBlockIntoFreeList+0x7a>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    112a:	22 81       	ldd	r18, Z+2	; 0x02
    112c:	33 81       	ldd	r19, Z+3	; 0x03
    112e:	82 0f       	add	r24, r18
    1130:	93 1f       	adc	r25, r19
    1132:	9b 83       	std	Y+3, r25	; 0x03
    1134:	8a 83       	std	Y+2, r24	; 0x02
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    1136:	ed 91       	ld	r30, X+
    1138:	fc 91       	ld	r31, X
    113a:	11 97       	sbiw	r26, 0x01	; 1
    113c:	80 81       	ld	r24, Z
    113e:	91 81       	ldd	r25, Z+1	; 0x01
    1140:	99 83       	std	Y+1, r25	; 0x01
    1142:	88 83       	st	Y, r24
    1144:	05 c0       	rjmp	.+10     	; 0x1150 <prvInsertBlockIntoFreeList+0x84>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
    1146:	39 83       	std	Y+1, r19	; 0x01
    1148:	28 83       	st	Y, r18
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <prvInsertBlockIntoFreeList+0x84>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    114c:	f9 83       	std	Y+1, r31	; 0x01
    114e:	e8 83       	st	Y, r30

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
    1150:	ca 17       	cp	r28, r26
    1152:	db 07       	cpc	r29, r27
    1154:	11 f0       	breq	.+4      	; 0x115a <prvInsertBlockIntoFreeList+0x8e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
    1156:	cd 93       	st	X+, r28
    1158:	dc 93       	st	X, r29
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
    115a:	df 91       	pop	r29
    115c:	cf 91       	pop	r28
    115e:	08 95       	ret

00001160 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
    1160:	ef 92       	push	r14
    1162:	ff 92       	push	r15
    1164:	0f 93       	push	r16
    1166:	1f 93       	push	r17
    1168:	cf 93       	push	r28
    116a:	df 93       	push	r29
    116c:	8c 01       	movw	r16, r24
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;

    vTaskSuspendAll();
    116e:	0e 94 a9 0b 	call	0x1752	; 0x1752 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
    1172:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <pxEnd>
    1176:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <pxEnd+0x1>
    117a:	89 2b       	or	r24, r25
    117c:	11 f4       	brne	.+4      	; 0x1182 <pvPortMalloc+0x22>
        {
            prvHeapInit();
    117e:	0e 94 3d 08 	call	0x107a	; 0x107a <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
    1182:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <xBlockAllocatedBit>
    1186:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <xBlockAllocatedBit+0x1>
    118a:	80 23       	and	r24, r16
    118c:	91 23       	and	r25, r17
    118e:	89 2b       	or	r24, r25
    1190:	09 f0       	breq	.+2      	; 0x1194 <pvPortMalloc+0x34>
    1192:	77 c0       	rjmp	.+238    	; 0x1282 <pvPortMalloc+0x122>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
    1194:	01 15       	cp	r16, r1
    1196:	11 05       	cpc	r17, r1
    1198:	49 f0       	breq	.+18     	; 0x11ac <pvPortMalloc+0x4c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
    119a:	c8 01       	movw	r24, r16
    119c:	04 96       	adiw	r24, 0x04	; 4
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
    119e:	08 17       	cp	r16, r24
    11a0:	19 07       	cpc	r17, r25
    11a2:	18 f0       	brcs	.+6      	; 0x11aa <pvPortMalloc+0x4a>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
    11a4:	00 e0       	ldi	r16, 0x00	; 0
    11a6:	10 e0       	ldi	r17, 0x00	; 0
    11a8:	01 c0       	rjmp	.+2      	; 0x11ac <pvPortMalloc+0x4c>
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
            {
                xWantedSize += xHeapStructSize;
    11aa:	8c 01       	movw	r16, r24
            else 
            {
                xWantedSize = 0;
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
    11ac:	01 15       	cp	r16, r1
    11ae:	11 05       	cpc	r17, r1
    11b0:	09 f4       	brne	.+2      	; 0x11b4 <pvPortMalloc+0x54>
    11b2:	6a c0       	rjmp	.+212    	; 0x1288 <pvPortMalloc+0x128>
    11b4:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <xFreeBytesRemaining>
    11b8:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <xFreeBytesRemaining+0x1>
    11bc:	80 17       	cp	r24, r16
    11be:	91 07       	cpc	r25, r17
    11c0:	08 f4       	brcc	.+2      	; 0x11c4 <pvPortMalloc+0x64>
    11c2:	65 c0       	rjmp	.+202    	; 0x128e <pvPortMalloc+0x12e>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
                pxBlock = xStart.pxNextFreeBlock;
    11c4:	c0 91 4e 01 	lds	r28, 0x014E	; 0x80014e <xStart>
    11c8:	d0 91 4f 01 	lds	r29, 0x014F	; 0x80014f <xStart+0x1>

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
    11cc:	ee e4       	ldi	r30, 0x4E	; 78
    11ce:	f1 e0       	ldi	r31, 0x01	; 1
                pxBlock = xStart.pxNextFreeBlock;

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    11d0:	02 c0       	rjmp	.+4      	; 0x11d6 <pvPortMalloc+0x76>
                {
                    pxPreviousBlock = pxBlock;
    11d2:	fe 01       	movw	r30, r28
                    pxBlock = pxBlock->pxNextFreeBlock;
    11d4:	ec 01       	movw	r28, r24
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
                pxBlock = xStart.pxNextFreeBlock;

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	9b 81       	ldd	r25, Y+3	; 0x03
    11da:	80 17       	cp	r24, r16
    11dc:	91 07       	cpc	r25, r17
    11de:	20 f4       	brcc	.+8      	; 0x11e8 <pvPortMalloc+0x88>
    11e0:	88 81       	ld	r24, Y
    11e2:	99 81       	ldd	r25, Y+1	; 0x01
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	a9 f7       	brne	.-22     	; 0x11d2 <pvPortMalloc+0x72>
                    pxBlock = pxBlock->pxNextFreeBlock;
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
    11e8:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <pxEnd>
    11ec:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <pxEnd+0x1>
    11f0:	c8 17       	cp	r28, r24
    11f2:	d9 07       	cpc	r29, r25
    11f4:	09 f4       	brne	.+2      	; 0x11f8 <pvPortMalloc+0x98>
    11f6:	4e c0       	rjmp	.+156    	; 0x1294 <pvPortMalloc+0x134>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
    11f8:	e0 80       	ld	r14, Z
    11fa:	f1 80       	ldd	r15, Z+1	; 0x01
    11fc:	84 e0       	ldi	r24, 0x04	; 4
    11fe:	e8 0e       	add	r14, r24
    1200:	f1 1c       	adc	r15, r1

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    1202:	88 81       	ld	r24, Y
    1204:	99 81       	ldd	r25, Y+1	; 0x01
    1206:	91 83       	std	Z+1, r25	; 0x01
    1208:	80 83       	st	Z, r24

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    120a:	2a 81       	ldd	r18, Y+2	; 0x02
    120c:	3b 81       	ldd	r19, Y+3	; 0x03
    120e:	20 1b       	sub	r18, r16
    1210:	31 0b       	sbc	r19, r17
    1212:	29 30       	cpi	r18, 0x09	; 9
    1214:	31 05       	cpc	r19, r1
    1216:	50 f0       	brcs	.+20     	; 0x122c <pvPortMalloc+0xcc>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    1218:	ce 01       	movw	r24, r28
    121a:	80 0f       	add	r24, r16
    121c:	91 1f       	adc	r25, r17
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    121e:	fc 01       	movw	r30, r24
    1220:	33 83       	std	Z+3, r19	; 0x03
    1222:	22 83       	std	Z+2, r18	; 0x02
                        pxBlock->xBlockSize = xWantedSize;
    1224:	1b 83       	std	Y+3, r17	; 0x03
    1226:	0a 83       	std	Y+2, r16	; 0x02

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
    1228:	0e 94 66 08 	call	0x10cc	; 0x10cc <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
    122c:	2a 81       	ldd	r18, Y+2	; 0x02
    122e:	3b 81       	ldd	r19, Y+3	; 0x03
    1230:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <xFreeBytesRemaining>
    1234:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <xFreeBytesRemaining+0x1>
    1238:	82 1b       	sub	r24, r18
    123a:	93 0b       	sbc	r25, r19
    123c:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <xFreeBytesRemaining+0x1>
    1240:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <xFreeBytesRemaining>

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
    1244:	40 91 48 01 	lds	r20, 0x0148	; 0x800148 <xMinimumEverFreeBytesRemaining>
    1248:	50 91 49 01 	lds	r21, 0x0149	; 0x800149 <xMinimumEverFreeBytesRemaining+0x1>
    124c:	84 17       	cp	r24, r20
    124e:	95 07       	cpc	r25, r21
    1250:	20 f4       	brcc	.+8      	; 0x125a <pvPortMalloc+0xfa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
    1252:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <xMinimumEverFreeBytesRemaining+0x1>
    1256:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <xMinimumEverFreeBytesRemaining>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
    125a:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <xBlockAllocatedBit>
    125e:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <xBlockAllocatedBit+0x1>
    1262:	28 2b       	or	r18, r24
    1264:	39 2b       	or	r19, r25
    1266:	3b 83       	std	Y+3, r19	; 0x03
    1268:	2a 83       	std	Y+2, r18	; 0x02
                    pxBlock->pxNextFreeBlock = NULL;
    126a:	19 82       	std	Y+1, r1	; 0x01
    126c:	18 82       	st	Y, r1
                    xNumberOfSuccessfulAllocations++;
    126e:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <xNumberOfSuccessfulAllocations>
    1272:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <xNumberOfSuccessfulAllocations+0x1>
    1276:	01 96       	adiw	r24, 0x01	; 1
    1278:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <xNumberOfSuccessfulAllocations+0x1>
    127c:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <xNumberOfSuccessfulAllocations>
    1280:	0b c0       	rjmp	.+22     	; 0x1298 <pvPortMalloc+0x138>
/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
    1282:	e1 2c       	mov	r14, r1
    1284:	f1 2c       	mov	r15, r1
    1286:	08 c0       	rjmp	.+16     	; 0x1298 <pvPortMalloc+0x138>
    1288:	e1 2c       	mov	r14, r1
    128a:	f1 2c       	mov	r15, r1
    128c:	05 c0       	rjmp	.+10     	; 0x1298 <pvPortMalloc+0x138>
    128e:	e1 2c       	mov	r14, r1
    1290:	f1 2c       	mov	r15, r1
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <pvPortMalloc+0x138>
    1294:	e1 2c       	mov	r14, r1
    1296:	f1 2c       	mov	r15, r1
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
    1298:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <xTaskResumeAll>
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
}
    129c:	c7 01       	movw	r24, r14
    129e:	df 91       	pop	r29
    12a0:	cf 91       	pop	r28
    12a2:	1f 91       	pop	r17
    12a4:	0f 91       	pop	r16
    12a6:	ff 90       	pop	r15
    12a8:	ef 90       	pop	r14
    12aa:	08 95       	ret

000012ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
    12ac:	0f 93       	push	r16
    12ae:	1f 93       	push	r17
    12b0:	cf 93       	push	r28
    12b2:	df 93       	push	r29
    uint8_t * puc = ( uint8_t * ) pv;
    BlockLink_t * pxLink;

    if( pv != NULL )
    12b4:	00 97       	sbiw	r24, 0x00	; 0
    12b6:	99 f1       	breq	.+102    	; 0x131e <vPortFree+0x72>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
    12b8:	ec 01       	movw	r28, r24
    12ba:	24 97       	sbiw	r28, 0x04	; 4

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
    12bc:	4a 81       	ldd	r20, Y+2	; 0x02
    12be:	5b 81       	ldd	r21, Y+3	; 0x03
    12c0:	20 91 42 01 	lds	r18, 0x0142	; 0x800142 <xBlockAllocatedBit>
    12c4:	30 91 43 01 	lds	r19, 0x0143	; 0x800143 <xBlockAllocatedBit+0x1>
    12c8:	ba 01       	movw	r22, r20
    12ca:	62 23       	and	r22, r18
    12cc:	73 23       	and	r23, r19
    12ce:	67 2b       	or	r22, r23
    12d0:	31 f1       	breq	.+76     	; 0x131e <vPortFree+0x72>
        {
            if( pxLink->pxNextFreeBlock == NULL )
    12d2:	68 81       	ld	r22, Y
    12d4:	79 81       	ldd	r23, Y+1	; 0x01
    12d6:	67 2b       	or	r22, r23
    12d8:	11 f5       	brne	.+68     	; 0x131e <vPortFree+0x72>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
    12da:	20 95       	com	r18
    12dc:	30 95       	com	r19
    12de:	24 23       	and	r18, r20
    12e0:	35 23       	and	r19, r21
    12e2:	3b 83       	std	Y+3, r19	; 0x03
    12e4:	2a 83       	std	Y+2, r18	; 0x02

                vTaskSuspendAll();
    12e6:	0e 94 a9 0b 	call	0x1752	; 0x1752 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	9b 81       	ldd	r25, Y+3	; 0x03
    12ee:	20 91 4a 01 	lds	r18, 0x014A	; 0x80014a <xFreeBytesRemaining>
    12f2:	30 91 4b 01 	lds	r19, 0x014B	; 0x80014b <xFreeBytesRemaining+0x1>
    12f6:	82 0f       	add	r24, r18
    12f8:	93 1f       	adc	r25, r19
    12fa:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <xFreeBytesRemaining+0x1>
    12fe:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <xFreeBytesRemaining>
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    1302:	ce 01       	movw	r24, r28
    1304:	0e 94 66 08 	call	0x10cc	; 0x10cc <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
    1308:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <xNumberOfSuccessfulFrees>
    130c:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <xNumberOfSuccessfulFrees+0x1>
    1310:	01 96       	adiw	r24, 0x01	; 1
    1312:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <xNumberOfSuccessfulFrees+0x1>
    1316:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <xNumberOfSuccessfulFrees>
                }
                ( void ) xTaskResumeAll();
    131a:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
    131e:	df 91       	pop	r29
    1320:	cf 91       	pop	r28
    1322:	1f 91       	pop	r17
    1324:	0f 91       	pop	r16
    1326:	08 95       	ret

00001328 <prvResetNextTaskUnblockTime>:
    vTaskSuspendAll();
    xPendedTicks += xTicksToCatchUp;
    xYieldOccurred = xTaskResumeAll();

    return xYieldOccurred;
}
    1328:	e0 91 51 07 	lds	r30, 0x0751	; 0x800751 <pxDelayedTaskList>
    132c:	f0 91 52 07 	lds	r31, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    1330:	80 81       	ld	r24, Z
    1332:	81 11       	cpse	r24, r1
    1334:	07 c0       	rjmp	.+14     	; 0x1344 <prvResetNextTaskUnblockTime+0x1c>
    1336:	8f ef       	ldi	r24, 0xFF	; 255
    1338:	9f ef       	ldi	r25, 0xFF	; 255
    133a:	90 93 32 07 	sts	0x0732, r25	; 0x800732 <xNextTaskUnblockTime+0x1>
    133e:	80 93 31 07 	sts	0x0731, r24	; 0x800731 <xNextTaskUnblockTime>
    1342:	08 95       	ret
    1344:	e0 91 51 07 	lds	r30, 0x0751	; 0x800751 <pxDelayedTaskList>
    1348:	f0 91 52 07 	lds	r31, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    134c:	05 80       	ldd	r0, Z+5	; 0x05
    134e:	f6 81       	ldd	r31, Z+6	; 0x06
    1350:	e0 2d       	mov	r30, r0
    1352:	80 81       	ld	r24, Z
    1354:	91 81       	ldd	r25, Z+1	; 0x01
    1356:	90 93 32 07 	sts	0x0732, r25	; 0x800732 <xNextTaskUnblockTime+0x1>
    135a:	80 93 31 07 	sts	0x0731, r24	; 0x800731 <xNextTaskUnblockTime>
    135e:	08 95       	ret

00001360 <prvInitialiseNewTask>:
    1360:	2f 92       	push	r2
    1362:	3f 92       	push	r3
    1364:	4f 92       	push	r4
    1366:	5f 92       	push	r5
    1368:	6f 92       	push	r6
    136a:	7f 92       	push	r7
    136c:	8f 92       	push	r8
    136e:	9f 92       	push	r9
    1370:	af 92       	push	r10
    1372:	bf 92       	push	r11
    1374:	cf 92       	push	r12
    1376:	df 92       	push	r13
    1378:	ef 92       	push	r14
    137a:	0f 93       	push	r16
    137c:	1f 93       	push	r17
    137e:	cf 93       	push	r28
    1380:	df 93       	push	r29
    1382:	cd b7       	in	r28, 0x3d	; 61
    1384:	de b7       	in	r29, 0x3e	; 62
    1386:	1c 01       	movw	r2, r24
    1388:	4b 01       	movw	r8, r22
    138a:	29 01       	movw	r4, r18
    138c:	3a 01       	movw	r6, r20
    138e:	a9 01       	movw	r20, r18
    1390:	65 ea       	ldi	r22, 0xA5	; 165
    1392:	70 e0       	ldi	r23, 0x00	; 0
    1394:	d5 01       	movw	r26, r10
    1396:	57 96       	adiw	r26, 0x17	; 23
    1398:	8d 91       	ld	r24, X+
    139a:	9c 91       	ld	r25, X
    139c:	58 97       	sbiw	r26, 0x18	; 24
    139e:	0e 94 fd 10 	call	0x21fa	; 0x21fa <memset>
    13a2:	f5 01       	movw	r30, r10
    13a4:	87 89       	ldd	r24, Z+23	; 0x17
    13a6:	90 8d       	ldd	r25, Z+24	; 0x18
    13a8:	f1 e0       	ldi	r31, 0x01	; 1
    13aa:	4f 1a       	sub	r4, r31
    13ac:	51 08       	sbc	r5, r1
    13ae:	48 0e       	add	r4, r24
    13b0:	59 1e       	adc	r5, r25
    13b2:	81 14       	cp	r8, r1
    13b4:	91 04       	cpc	r9, r1
    13b6:	89 f4       	brne	.+34     	; 0x13da <prvInitialiseNewTask+0x7a>
    13b8:	17 c0       	rjmp	.+46     	; 0x13e8 <prvInitialiseNewTask+0x88>
    13ba:	82 2f       	mov	r24, r18
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	f4 01       	movw	r30, r8
    13c0:	e8 0f       	add	r30, r24
    13c2:	f9 1f       	adc	r31, r25
    13c4:	30 81       	ld	r19, Z
    13c6:	d5 01       	movw	r26, r10
    13c8:	a8 0f       	add	r26, r24
    13ca:	b9 1f       	adc	r27, r25
    13cc:	59 96       	adiw	r26, 0x19	; 25
    13ce:	3c 93       	st	X, r19
    13d0:	80 81       	ld	r24, Z
    13d2:	88 23       	and	r24, r24
    13d4:	29 f0       	breq	.+10     	; 0x13e0 <prvInitialiseNewTask+0x80>
    13d6:	2f 5f       	subi	r18, 0xFF	; 255
    13d8:	01 c0       	rjmp	.+2      	; 0x13dc <prvInitialiseNewTask+0x7c>
    13da:	20 e0       	ldi	r18, 0x00	; 0
    13dc:	2c 30       	cpi	r18, 0x0C	; 12
    13de:	68 f3       	brcs	.-38     	; 0x13ba <prvInitialiseNewTask+0x5a>
    13e0:	d5 01       	movw	r26, r10
    13e2:	94 96       	adiw	r26, 0x24	; 36
    13e4:	1c 92       	st	X, r1
    13e6:	02 c0       	rjmp	.+4      	; 0x13ec <prvInitialiseNewTask+0x8c>
    13e8:	f5 01       	movw	r30, r10
    13ea:	11 8e       	std	Z+25, r1	; 0x19
    13ec:	f4 e0       	ldi	r31, 0x04	; 4
    13ee:	fe 15       	cp	r31, r14
    13f0:	18 f4       	brcc	.+6      	; 0x13f8 <prvInitialiseNewTask+0x98>
    13f2:	68 94       	set
    13f4:	ee 24       	eor	r14, r14
    13f6:	e2 f8       	bld	r14, 2
    13f8:	d5 01       	movw	r26, r10
    13fa:	56 96       	adiw	r26, 0x16	; 22
    13fc:	ec 92       	st	X, r14
    13fe:	c5 01       	movw	r24, r10
    1400:	02 96       	adiw	r24, 0x02	; 2
    1402:	0e 94 c0 07 	call	0xf80	; 0xf80 <vListInitialiseItem>
    1406:	c5 01       	movw	r24, r10
    1408:	0c 96       	adiw	r24, 0x0c	; 12
    140a:	0e 94 c0 07 	call	0xf80	; 0xf80 <vListInitialiseItem>
    140e:	f5 01       	movw	r30, r10
    1410:	b1 86       	std	Z+9, r11	; 0x09
    1412:	a0 86       	std	Z+8, r10	; 0x08
    1414:	85 e0       	ldi	r24, 0x05	; 5
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	8e 19       	sub	r24, r14
    141a:	91 09       	sbc	r25, r1
    141c:	95 87       	std	Z+13, r25	; 0x0d
    141e:	84 87       	std	Z+12, r24	; 0x0c
    1420:	b3 8a       	std	Z+19, r11	; 0x13
    1422:	a2 8a       	std	Z+18, r10	; 0x12
    1424:	84 e0       	ldi	r24, 0x04	; 4
    1426:	b7 96       	adiw	r30, 0x27	; 39
    1428:	df 01       	movw	r26, r30
    142a:	1d 92       	st	X+, r1
    142c:	8a 95       	dec	r24
    142e:	e9 f7       	brne	.-6      	; 0x142a <prvInitialiseNewTask+0xca>
    1430:	f5 01       	movw	r30, r10
    1432:	13 a6       	std	Z+43, r1	; 0x2b
    1434:	a8 01       	movw	r20, r16
    1436:	b1 01       	movw	r22, r2
    1438:	c2 01       	movw	r24, r4
    143a:	0e 94 5f 06 	call	0xcbe	; 0xcbe <pxPortInitialiseStack>
    143e:	d5 01       	movw	r26, r10
    1440:	8d 93       	st	X+, r24
    1442:	9c 93       	st	X, r25
    1444:	c1 14       	cp	r12, r1
    1446:	d1 04       	cpc	r13, r1
    1448:	19 f0       	breq	.+6      	; 0x1450 <prvInitialiseNewTask+0xf0>
    144a:	f6 01       	movw	r30, r12
    144c:	b1 82       	std	Z+1, r11	; 0x01
    144e:	a0 82       	st	Z, r10
    1450:	df 91       	pop	r29
    1452:	cf 91       	pop	r28
    1454:	1f 91       	pop	r17
    1456:	0f 91       	pop	r16
    1458:	ef 90       	pop	r14
    145a:	df 90       	pop	r13
    145c:	cf 90       	pop	r12
    145e:	bf 90       	pop	r11
    1460:	af 90       	pop	r10
    1462:	9f 90       	pop	r9
    1464:	8f 90       	pop	r8
    1466:	7f 90       	pop	r7
    1468:	6f 90       	pop	r6
    146a:	5f 90       	pop	r5
    146c:	4f 90       	pop	r4
    146e:	3f 90       	pop	r3
    1470:	2f 90       	pop	r2
    1472:	08 95       	ret

00001474 <prvIdleTask>:
    1474:	80 91 65 07 	lds	r24, 0x0765	; 0x800765 <pxReadyTasksLists>
    1478:	82 30       	cpi	r24, 0x02	; 2
    147a:	e0 f3       	brcs	.-8      	; 0x1474 <prvIdleTask>
    147c:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <vPortYield>
    1480:	f9 cf       	rjmp	.-14     	; 0x1474 <prvIdleTask>

00001482 <prvInitialiseTaskLists>:
    1482:	cf 93       	push	r28
    1484:	c0 e0       	ldi	r28, 0x00	; 0
    1486:	10 c0       	rjmp	.+32     	; 0x14a8 <prvInitialiseTaskLists+0x26>
    1488:	8c 2f       	mov	r24, r28
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	9c 01       	movw	r18, r24
    148e:	22 0f       	add	r18, r18
    1490:	33 1f       	adc	r19, r19
    1492:	22 0f       	add	r18, r18
    1494:	33 1f       	adc	r19, r19
    1496:	22 0f       	add	r18, r18
    1498:	33 1f       	adc	r19, r19
    149a:	82 0f       	add	r24, r18
    149c:	93 1f       	adc	r25, r19
    149e:	8b 59       	subi	r24, 0x9B	; 155
    14a0:	98 4f       	sbci	r25, 0xF8	; 248
    14a2:	0e 94 b2 07 	call	0xf64	; 0xf64 <vListInitialise>
    14a6:	cf 5f       	subi	r28, 0xFF	; 255
    14a8:	c5 30       	cpi	r28, 0x05	; 5
    14aa:	70 f3       	brcs	.-36     	; 0x1488 <prvInitialiseTaskLists+0x6>
    14ac:	8c e5       	ldi	r24, 0x5C	; 92
    14ae:	97 e0       	ldi	r25, 0x07	; 7
    14b0:	0e 94 b2 07 	call	0xf64	; 0xf64 <vListInitialise>
    14b4:	83 e5       	ldi	r24, 0x53	; 83
    14b6:	97 e0       	ldi	r25, 0x07	; 7
    14b8:	0e 94 b2 07 	call	0xf64	; 0xf64 <vListInitialise>
    14bc:	86 e4       	ldi	r24, 0x46	; 70
    14be:	97 e0       	ldi	r25, 0x07	; 7
    14c0:	0e 94 b2 07 	call	0xf64	; 0xf64 <vListInitialise>
    14c4:	8d e3       	ldi	r24, 0x3D	; 61
    14c6:	97 e0       	ldi	r25, 0x07	; 7
    14c8:	0e 94 b2 07 	call	0xf64	; 0xf64 <vListInitialise>
    14cc:	8c e5       	ldi	r24, 0x5C	; 92
    14ce:	97 e0       	ldi	r25, 0x07	; 7
    14d0:	90 93 52 07 	sts	0x0752, r25	; 0x800752 <pxDelayedTaskList+0x1>
    14d4:	80 93 51 07 	sts	0x0751, r24	; 0x800751 <pxDelayedTaskList>
    14d8:	83 e5       	ldi	r24, 0x53	; 83
    14da:	97 e0       	ldi	r25, 0x07	; 7
    14dc:	90 93 50 07 	sts	0x0750, r25	; 0x800750 <pxOverflowDelayedTaskList+0x1>
    14e0:	80 93 4f 07 	sts	0x074F, r24	; 0x80074f <pxOverflowDelayedTaskList>
    14e4:	cf 91       	pop	r28
    14e6:	08 95       	ret

000014e8 <prvAddNewTaskToReadyList>:
    14e8:	cf 93       	push	r28
    14ea:	df 93       	push	r29
    14ec:	ec 01       	movw	r28, r24
    14ee:	0f b6       	in	r0, 0x3f	; 63
    14f0:	f8 94       	cli
    14f2:	0f 92       	push	r0
    14f4:	80 91 3c 07 	lds	r24, 0x073C	; 0x80073c <uxCurrentNumberOfTasks>
    14f8:	8f 5f       	subi	r24, 0xFF	; 255
    14fa:	80 93 3c 07 	sts	0x073C, r24	; 0x80073c <uxCurrentNumberOfTasks>
    14fe:	80 91 92 07 	lds	r24, 0x0792	; 0x800792 <pxCurrentTCB>
    1502:	90 91 93 07 	lds	r25, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1506:	89 2b       	or	r24, r25
    1508:	59 f4       	brne	.+22     	; 0x1520 <prvAddNewTaskToReadyList+0x38>
    150a:	d0 93 93 07 	sts	0x0793, r29	; 0x800793 <pxCurrentTCB+0x1>
    150e:	c0 93 92 07 	sts	0x0792, r28	; 0x800792 <pxCurrentTCB>
    1512:	80 91 3c 07 	lds	r24, 0x073C	; 0x80073c <uxCurrentNumberOfTasks>
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	99 f4       	brne	.+38     	; 0x1540 <prvAddNewTaskToReadyList+0x58>
    151a:	0e 94 41 0a 	call	0x1482	; 0x1482 <prvInitialiseTaskLists>
    151e:	10 c0       	rjmp	.+32     	; 0x1540 <prvAddNewTaskToReadyList+0x58>
    1520:	80 91 38 07 	lds	r24, 0x0738	; 0x800738 <xSchedulerRunning>
    1524:	81 11       	cpse	r24, r1
    1526:	0c c0       	rjmp	.+24     	; 0x1540 <prvAddNewTaskToReadyList+0x58>
    1528:	e0 91 92 07 	lds	r30, 0x0792	; 0x800792 <pxCurrentTCB>
    152c:	f0 91 93 07 	lds	r31, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1530:	96 89       	ldd	r25, Z+22	; 0x16
    1532:	8e 89       	ldd	r24, Y+22	; 0x16
    1534:	89 17       	cp	r24, r25
    1536:	20 f0       	brcs	.+8      	; 0x1540 <prvAddNewTaskToReadyList+0x58>
    1538:	d0 93 93 07 	sts	0x0793, r29	; 0x800793 <pxCurrentTCB+0x1>
    153c:	c0 93 92 07 	sts	0x0792, r28	; 0x800792 <pxCurrentTCB>
    1540:	80 91 33 07 	lds	r24, 0x0733	; 0x800733 <uxTaskNumber>
    1544:	8f 5f       	subi	r24, 0xFF	; 255
    1546:	80 93 33 07 	sts	0x0733, r24	; 0x800733 <uxTaskNumber>
    154a:	8d a3       	std	Y+37, r24	; 0x25
    154c:	8e 89       	ldd	r24, Y+22	; 0x16
    154e:	90 91 39 07 	lds	r25, 0x0739	; 0x800739 <uxTopReadyPriority>
    1552:	98 17       	cp	r25, r24
    1554:	10 f4       	brcc	.+4      	; 0x155a <prvAddNewTaskToReadyList+0x72>
    1556:	80 93 39 07 	sts	0x0739, r24	; 0x800739 <uxTopReadyPriority>
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	9c 01       	movw	r18, r24
    155e:	22 0f       	add	r18, r18
    1560:	33 1f       	adc	r19, r19
    1562:	22 0f       	add	r18, r18
    1564:	33 1f       	adc	r19, r19
    1566:	22 0f       	add	r18, r18
    1568:	33 1f       	adc	r19, r19
    156a:	82 0f       	add	r24, r18
    156c:	93 1f       	adc	r25, r19
    156e:	be 01       	movw	r22, r28
    1570:	6e 5f       	subi	r22, 0xFE	; 254
    1572:	7f 4f       	sbci	r23, 0xFF	; 255
    1574:	8b 59       	subi	r24, 0x9B	; 155
    1576:	98 4f       	sbci	r25, 0xF8	; 248
    1578:	0e 94 c4 07 	call	0xf88	; 0xf88 <vListInsertEnd>
    157c:	0f 90       	pop	r0
    157e:	0f be       	out	0x3f, r0	; 63
    1580:	80 91 38 07 	lds	r24, 0x0738	; 0x800738 <xSchedulerRunning>
    1584:	88 23       	and	r24, r24
    1586:	51 f0       	breq	.+20     	; 0x159c <prvAddNewTaskToReadyList+0xb4>
    1588:	e0 91 92 07 	lds	r30, 0x0792	; 0x800792 <pxCurrentTCB>
    158c:	f0 91 93 07 	lds	r31, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1590:	96 89       	ldd	r25, Z+22	; 0x16
    1592:	8e 89       	ldd	r24, Y+22	; 0x16
    1594:	98 17       	cp	r25, r24
    1596:	10 f4       	brcc	.+4      	; 0x159c <prvAddNewTaskToReadyList+0xb4>
    1598:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <vPortYield>
    159c:	df 91       	pop	r29
    159e:	cf 91       	pop	r28
    15a0:	08 95       	ret

000015a2 <prvAddCurrentTaskToDelayedList>:
    15a2:	ff 92       	push	r15
    15a4:	0f 93       	push	r16
    15a6:	1f 93       	push	r17
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	ec 01       	movw	r28, r24
    15ae:	f6 2e       	mov	r15, r22
    15b0:	00 91 3a 07 	lds	r16, 0x073A	; 0x80073a <xTickCount>
    15b4:	10 91 3b 07 	lds	r17, 0x073B	; 0x80073b <xTickCount+0x1>
    15b8:	80 91 92 07 	lds	r24, 0x0792	; 0x800792 <pxCurrentTCB>
    15bc:	90 91 93 07 	lds	r25, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    15c0:	02 96       	adiw	r24, 0x02	; 2
    15c2:	0e 94 16 08 	call	0x102c	; 0x102c <uxListRemove>
    15c6:	cf 3f       	cpi	r28, 0xFF	; 255
    15c8:	8f ef       	ldi	r24, 0xFF	; 255
    15ca:	d8 07       	cpc	r29, r24
    15cc:	69 f4       	brne	.+26     	; 0x15e8 <prvAddCurrentTaskToDelayedList+0x46>
    15ce:	ff 20       	and	r15, r15
    15d0:	59 f0       	breq	.+22     	; 0x15e8 <prvAddCurrentTaskToDelayedList+0x46>
    15d2:	60 91 92 07 	lds	r22, 0x0792	; 0x800792 <pxCurrentTCB>
    15d6:	70 91 93 07 	lds	r23, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    15da:	6e 5f       	subi	r22, 0xFE	; 254
    15dc:	7f 4f       	sbci	r23, 0xFF	; 255
    15de:	8d e3       	ldi	r24, 0x3D	; 61
    15e0:	97 e0       	ldi	r25, 0x07	; 7
    15e2:	0e 94 c4 07 	call	0xf88	; 0xf88 <vListInsertEnd>
    15e6:	2f c0       	rjmp	.+94     	; 0x1646 <prvAddCurrentTaskToDelayedList+0xa4>
    15e8:	c0 0f       	add	r28, r16
    15ea:	d1 1f       	adc	r29, r17
    15ec:	e0 91 92 07 	lds	r30, 0x0792	; 0x800792 <pxCurrentTCB>
    15f0:	f0 91 93 07 	lds	r31, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    15f4:	d3 83       	std	Z+3, r29	; 0x03
    15f6:	c2 83       	std	Z+2, r28	; 0x02
    15f8:	c0 17       	cp	r28, r16
    15fa:	d1 07       	cpc	r29, r17
    15fc:	68 f4       	brcc	.+26     	; 0x1618 <prvAddCurrentTaskToDelayedList+0x76>
    15fe:	60 91 92 07 	lds	r22, 0x0792	; 0x800792 <pxCurrentTCB>
    1602:	70 91 93 07 	lds	r23, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1606:	80 91 4f 07 	lds	r24, 0x074F	; 0x80074f <pxOverflowDelayedTaskList>
    160a:	90 91 50 07 	lds	r25, 0x0750	; 0x800750 <pxOverflowDelayedTaskList+0x1>
    160e:	6e 5f       	subi	r22, 0xFE	; 254
    1610:	7f 4f       	sbci	r23, 0xFF	; 255
    1612:	0e 94 e5 07 	call	0xfca	; 0xfca <vListInsert>
    1616:	17 c0       	rjmp	.+46     	; 0x1646 <prvAddCurrentTaskToDelayedList+0xa4>
    1618:	60 91 92 07 	lds	r22, 0x0792	; 0x800792 <pxCurrentTCB>
    161c:	70 91 93 07 	lds	r23, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1620:	80 91 51 07 	lds	r24, 0x0751	; 0x800751 <pxDelayedTaskList>
    1624:	90 91 52 07 	lds	r25, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    1628:	6e 5f       	subi	r22, 0xFE	; 254
    162a:	7f 4f       	sbci	r23, 0xFF	; 255
    162c:	0e 94 e5 07 	call	0xfca	; 0xfca <vListInsert>
    1630:	80 91 31 07 	lds	r24, 0x0731	; 0x800731 <xNextTaskUnblockTime>
    1634:	90 91 32 07 	lds	r25, 0x0732	; 0x800732 <xNextTaskUnblockTime+0x1>
    1638:	c8 17       	cp	r28, r24
    163a:	d9 07       	cpc	r29, r25
    163c:	20 f4       	brcc	.+8      	; 0x1646 <prvAddCurrentTaskToDelayedList+0xa4>
    163e:	d0 93 32 07 	sts	0x0732, r29	; 0x800732 <xNextTaskUnblockTime+0x1>
    1642:	c0 93 31 07 	sts	0x0731, r28	; 0x800731 <xNextTaskUnblockTime>
    1646:	df 91       	pop	r29
    1648:	cf 91       	pop	r28
    164a:	1f 91       	pop	r17
    164c:	0f 91       	pop	r16
    164e:	ff 90       	pop	r15
    1650:	08 95       	ret

00001652 <xTaskCreate>:
    1652:	2f 92       	push	r2
    1654:	3f 92       	push	r3
    1656:	4f 92       	push	r4
    1658:	5f 92       	push	r5
    165a:	6f 92       	push	r6
    165c:	7f 92       	push	r7
    165e:	8f 92       	push	r8
    1660:	9f 92       	push	r9
    1662:	af 92       	push	r10
    1664:	bf 92       	push	r11
    1666:	cf 92       	push	r12
    1668:	df 92       	push	r13
    166a:	ef 92       	push	r14
    166c:	ff 92       	push	r15
    166e:	0f 93       	push	r16
    1670:	1f 93       	push	r17
    1672:	cf 93       	push	r28
    1674:	df 93       	push	r29
    1676:	3c 01       	movw	r6, r24
    1678:	1b 01       	movw	r2, r22
    167a:	5a 01       	movw	r10, r20
    167c:	29 01       	movw	r4, r18
    167e:	ca 01       	movw	r24, r20
    1680:	0e 94 b0 08 	call	0x1160	; 0x1160 <pvPortMalloc>
    1684:	6c 01       	movw	r12, r24
    1686:	89 2b       	or	r24, r25
    1688:	71 f0       	breq	.+28     	; 0x16a6 <xTaskCreate+0x54>
    168a:	8c e2       	ldi	r24, 0x2C	; 44
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	0e 94 b0 08 	call	0x1160	; 0x1160 <pvPortMalloc>
    1692:	ec 01       	movw	r28, r24
    1694:	89 2b       	or	r24, r25
    1696:	19 f0       	breq	.+6      	; 0x169e <xTaskCreate+0x4c>
    1698:	d8 8e       	std	Y+24, r13	; 0x18
    169a:	cf 8a       	std	Y+23, r12	; 0x17
    169c:	06 c0       	rjmp	.+12     	; 0x16aa <xTaskCreate+0x58>
    169e:	c6 01       	movw	r24, r12
    16a0:	0e 94 56 09 	call	0x12ac	; 0x12ac <vPortFree>
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <xTaskCreate+0x58>
    16a6:	c0 e0       	ldi	r28, 0x00	; 0
    16a8:	d0 e0       	ldi	r29, 0x00	; 0
    16aa:	20 97       	sbiw	r28, 0x00	; 0
    16ac:	91 f0       	breq	.+36     	; 0x16d2 <xTaskCreate+0x80>
    16ae:	95 01       	movw	r18, r10
    16b0:	40 e0       	ldi	r20, 0x00	; 0
    16b2:	50 e0       	ldi	r21, 0x00	; 0
    16b4:	81 2c       	mov	r8, r1
    16b6:	91 2c       	mov	r9, r1
    16b8:	5e 01       	movw	r10, r28
    16ba:	67 01       	movw	r12, r14
    16bc:	e0 2e       	mov	r14, r16
    16be:	82 01       	movw	r16, r4
    16c0:	b1 01       	movw	r22, r2
    16c2:	c3 01       	movw	r24, r6
    16c4:	0e 94 b0 09 	call	0x1360	; 0x1360 <prvInitialiseNewTask>
    16c8:	ce 01       	movw	r24, r28
    16ca:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <prvAddNewTaskToReadyList>
    16ce:	81 e0       	ldi	r24, 0x01	; 1
    16d0:	01 c0       	rjmp	.+2      	; 0x16d4 <xTaskCreate+0x82>
    16d2:	8f ef       	ldi	r24, 0xFF	; 255
    16d4:	df 91       	pop	r29
    16d6:	cf 91       	pop	r28
    16d8:	1f 91       	pop	r17
    16da:	0f 91       	pop	r16
    16dc:	ff 90       	pop	r15
    16de:	ef 90       	pop	r14
    16e0:	df 90       	pop	r13
    16e2:	cf 90       	pop	r12
    16e4:	bf 90       	pop	r11
    16e6:	af 90       	pop	r10
    16e8:	9f 90       	pop	r9
    16ea:	8f 90       	pop	r8
    16ec:	7f 90       	pop	r7
    16ee:	6f 90       	pop	r6
    16f0:	5f 90       	pop	r5
    16f2:	4f 90       	pop	r4
    16f4:	3f 90       	pop	r3
    16f6:	2f 90       	pop	r2
    16f8:	08 95       	ret

000016fa <vTaskStartScheduler>:
    16fa:	ef 92       	push	r14
    16fc:	ff 92       	push	r15
    16fe:	0f 93       	push	r16
    1700:	0f 2e       	mov	r0, r31
    1702:	ff e2       	ldi	r31, 0x2F	; 47
    1704:	ef 2e       	mov	r14, r31
    1706:	f7 e0       	ldi	r31, 0x07	; 7
    1708:	ff 2e       	mov	r15, r31
    170a:	f0 2d       	mov	r31, r0
    170c:	00 e0       	ldi	r16, 0x00	; 0
    170e:	20 e0       	ldi	r18, 0x00	; 0
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	45 e5       	ldi	r20, 0x55	; 85
    1714:	50 e0       	ldi	r21, 0x00	; 0
    1716:	60 e0       	ldi	r22, 0x00	; 0
    1718:	71 e0       	ldi	r23, 0x01	; 1
    171a:	8a e3       	ldi	r24, 0x3A	; 58
    171c:	9a e0       	ldi	r25, 0x0A	; 10
    171e:	0e 94 29 0b 	call	0x1652	; 0x1652 <xTaskCreate>
    1722:	81 30       	cpi	r24, 0x01	; 1
    1724:	81 f4       	brne	.+32     	; 0x1746 <vTaskStartScheduler+0x4c>
    1726:	f8 94       	cli
    1728:	8f ef       	ldi	r24, 0xFF	; 255
    172a:	9f ef       	ldi	r25, 0xFF	; 255
    172c:	90 93 32 07 	sts	0x0732, r25	; 0x800732 <xNextTaskUnblockTime+0x1>
    1730:	80 93 31 07 	sts	0x0731, r24	; 0x800731 <xNextTaskUnblockTime>
    1734:	81 e0       	ldi	r24, 0x01	; 1
    1736:	80 93 38 07 	sts	0x0738, r24	; 0x800738 <xSchedulerRunning>
    173a:	10 92 3b 07 	sts	0x073B, r1	; 0x80073b <xTickCount+0x1>
    173e:	10 92 3a 07 	sts	0x073A, r1	; 0x80073a <xTickCount>
    1742:	0e 94 cb 06 	call	0xd96	; 0xd96 <xPortStartScheduler>
    1746:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <uxTopUsedPriority>
    174a:	0f 91       	pop	r16
    174c:	ff 90       	pop	r15
    174e:	ef 90       	pop	r14
    1750:	08 95       	ret

00001752 <vTaskSuspendAll>:
    1752:	80 91 2e 07 	lds	r24, 0x072E	; 0x80072e <uxSchedulerSuspended>
    1756:	8f 5f       	subi	r24, 0xFF	; 255
    1758:	80 93 2e 07 	sts	0x072E, r24	; 0x80072e <uxSchedulerSuspended>
    175c:	08 95       	ret

0000175e <xTaskGetTickCount>:
    175e:	0f b6       	in	r0, 0x3f	; 63
    1760:	f8 94       	cli
    1762:	0f 92       	push	r0
    1764:	80 91 3a 07 	lds	r24, 0x073A	; 0x80073a <xTickCount>
    1768:	90 91 3b 07 	lds	r25, 0x073B	; 0x80073b <xTickCount+0x1>
    176c:	0f 90       	pop	r0
    176e:	0f be       	out	0x3f, r0	; 63
    1770:	08 95       	ret

00001772 <xTaskIncrementTick>:
    1772:	df 92       	push	r13
    1774:	ef 92       	push	r14
    1776:	ff 92       	push	r15
    1778:	0f 93       	push	r16
    177a:	1f 93       	push	r17
    177c:	cf 93       	push	r28
    177e:	df 93       	push	r29
    1780:	80 91 2e 07 	lds	r24, 0x072E	; 0x80072e <uxSchedulerSuspended>
    1784:	81 11       	cpse	r24, r1
    1786:	86 c0       	rjmp	.+268    	; 0x1894 <xTaskIncrementTick+0x122>
    1788:	e0 90 3a 07 	lds	r14, 0x073A	; 0x80073a <xTickCount>
    178c:	f0 90 3b 07 	lds	r15, 0x073B	; 0x80073b <xTickCount+0x1>
    1790:	8f ef       	ldi	r24, 0xFF	; 255
    1792:	e8 1a       	sub	r14, r24
    1794:	f8 0a       	sbc	r15, r24
    1796:	f0 92 3b 07 	sts	0x073B, r15	; 0x80073b <xTickCount+0x1>
    179a:	e0 92 3a 07 	sts	0x073A, r14	; 0x80073a <xTickCount>
    179e:	e1 14       	cp	r14, r1
    17a0:	f1 04       	cpc	r15, r1
    17a2:	b9 f4       	brne	.+46     	; 0x17d2 <xTaskIncrementTick+0x60>
    17a4:	80 91 51 07 	lds	r24, 0x0751	; 0x800751 <pxDelayedTaskList>
    17a8:	90 91 52 07 	lds	r25, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    17ac:	20 91 4f 07 	lds	r18, 0x074F	; 0x80074f <pxOverflowDelayedTaskList>
    17b0:	30 91 50 07 	lds	r19, 0x0750	; 0x800750 <pxOverflowDelayedTaskList+0x1>
    17b4:	30 93 52 07 	sts	0x0752, r19	; 0x800752 <pxDelayedTaskList+0x1>
    17b8:	20 93 51 07 	sts	0x0751, r18	; 0x800751 <pxDelayedTaskList>
    17bc:	90 93 50 07 	sts	0x0750, r25	; 0x800750 <pxOverflowDelayedTaskList+0x1>
    17c0:	80 93 4f 07 	sts	0x074F, r24	; 0x80074f <pxOverflowDelayedTaskList>
    17c4:	80 91 34 07 	lds	r24, 0x0734	; 0x800734 <xNumOfOverflows>
    17c8:	8f 5f       	subi	r24, 0xFF	; 255
    17ca:	80 93 34 07 	sts	0x0734, r24	; 0x800734 <xNumOfOverflows>
    17ce:	0e 94 94 09 	call	0x1328	; 0x1328 <prvResetNextTaskUnblockTime>
    17d2:	80 91 31 07 	lds	r24, 0x0731	; 0x800731 <xNextTaskUnblockTime>
    17d6:	90 91 32 07 	lds	r25, 0x0732	; 0x800732 <xNextTaskUnblockTime+0x1>
    17da:	e8 16       	cp	r14, r24
    17dc:	f9 06       	cpc	r15, r25
    17de:	28 f4       	brcc	.+10     	; 0x17ea <xTaskIncrementTick+0x78>
    17e0:	d1 2c       	mov	r13, r1
    17e2:	53 c0       	rjmp	.+166    	; 0x188a <xTaskIncrementTick+0x118>
    17e4:	dd 24       	eor	r13, r13
    17e6:	d3 94       	inc	r13
    17e8:	01 c0       	rjmp	.+2      	; 0x17ec <xTaskIncrementTick+0x7a>
    17ea:	d1 2c       	mov	r13, r1
    17ec:	e0 91 51 07 	lds	r30, 0x0751	; 0x800751 <pxDelayedTaskList>
    17f0:	f0 91 52 07 	lds	r31, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    17f4:	80 81       	ld	r24, Z
    17f6:	81 11       	cpse	r24, r1
    17f8:	07 c0       	rjmp	.+14     	; 0x1808 <xTaskIncrementTick+0x96>
    17fa:	8f ef       	ldi	r24, 0xFF	; 255
    17fc:	9f ef       	ldi	r25, 0xFF	; 255
    17fe:	90 93 32 07 	sts	0x0732, r25	; 0x800732 <xNextTaskUnblockTime+0x1>
    1802:	80 93 31 07 	sts	0x0731, r24	; 0x800731 <xNextTaskUnblockTime>
    1806:	41 c0       	rjmp	.+130    	; 0x188a <xTaskIncrementTick+0x118>
    1808:	e0 91 51 07 	lds	r30, 0x0751	; 0x800751 <pxDelayedTaskList>
    180c:	f0 91 52 07 	lds	r31, 0x0752	; 0x800752 <pxDelayedTaskList+0x1>
    1810:	05 80       	ldd	r0, Z+5	; 0x05
    1812:	f6 81       	ldd	r31, Z+6	; 0x06
    1814:	e0 2d       	mov	r30, r0
    1816:	c6 81       	ldd	r28, Z+6	; 0x06
    1818:	d7 81       	ldd	r29, Z+7	; 0x07
    181a:	8a 81       	ldd	r24, Y+2	; 0x02
    181c:	9b 81       	ldd	r25, Y+3	; 0x03
    181e:	e8 16       	cp	r14, r24
    1820:	f9 06       	cpc	r15, r25
    1822:	28 f4       	brcc	.+10     	; 0x182e <xTaskIncrementTick+0xbc>
    1824:	90 93 32 07 	sts	0x0732, r25	; 0x800732 <xNextTaskUnblockTime+0x1>
    1828:	80 93 31 07 	sts	0x0731, r24	; 0x800731 <xNextTaskUnblockTime>
    182c:	2e c0       	rjmp	.+92     	; 0x188a <xTaskIncrementTick+0x118>
    182e:	8e 01       	movw	r16, r28
    1830:	0e 5f       	subi	r16, 0xFE	; 254
    1832:	1f 4f       	sbci	r17, 0xFF	; 255
    1834:	c8 01       	movw	r24, r16
    1836:	0e 94 16 08 	call	0x102c	; 0x102c <uxListRemove>
    183a:	8c 89       	ldd	r24, Y+20	; 0x14
    183c:	9d 89       	ldd	r25, Y+21	; 0x15
    183e:	89 2b       	or	r24, r25
    1840:	21 f0       	breq	.+8      	; 0x184a <xTaskIncrementTick+0xd8>
    1842:	ce 01       	movw	r24, r28
    1844:	0c 96       	adiw	r24, 0x0c	; 12
    1846:	0e 94 16 08 	call	0x102c	; 0x102c <uxListRemove>
    184a:	8e 89       	ldd	r24, Y+22	; 0x16
    184c:	90 91 39 07 	lds	r25, 0x0739	; 0x800739 <uxTopReadyPriority>
    1850:	98 17       	cp	r25, r24
    1852:	10 f4       	brcc	.+4      	; 0x1858 <xTaskIncrementTick+0xe6>
    1854:	80 93 39 07 	sts	0x0739, r24	; 0x800739 <uxTopReadyPriority>
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	9c 01       	movw	r18, r24
    185c:	22 0f       	add	r18, r18
    185e:	33 1f       	adc	r19, r19
    1860:	22 0f       	add	r18, r18
    1862:	33 1f       	adc	r19, r19
    1864:	22 0f       	add	r18, r18
    1866:	33 1f       	adc	r19, r19
    1868:	82 0f       	add	r24, r18
    186a:	93 1f       	adc	r25, r19
    186c:	b8 01       	movw	r22, r16
    186e:	8b 59       	subi	r24, 0x9B	; 155
    1870:	98 4f       	sbci	r25, 0xF8	; 248
    1872:	0e 94 c4 07 	call	0xf88	; 0xf88 <vListInsertEnd>
    1876:	9e 89       	ldd	r25, Y+22	; 0x16
    1878:	e0 91 92 07 	lds	r30, 0x0792	; 0x800792 <pxCurrentTCB>
    187c:	f0 91 93 07 	lds	r31, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1880:	86 89       	ldd	r24, Z+22	; 0x16
    1882:	98 17       	cp	r25, r24
    1884:	08 f0       	brcs	.+2      	; 0x1888 <xTaskIncrementTick+0x116>
    1886:	ae cf       	rjmp	.-164    	; 0x17e4 <xTaskIncrementTick+0x72>
    1888:	b1 cf       	rjmp	.-158    	; 0x17ec <xTaskIncrementTick+0x7a>
    188a:	80 91 35 07 	lds	r24, 0x0735	; 0x800735 <xYieldPending>
    188e:	81 11       	cpse	r24, r1
    1890:	0c c0       	rjmp	.+24     	; 0x18aa <xTaskIncrementTick+0x138>
    1892:	0d c0       	rjmp	.+26     	; 0x18ae <xTaskIncrementTick+0x13c>
    1894:	80 91 36 07 	lds	r24, 0x0736	; 0x800736 <xPendedTicks>
    1898:	90 91 37 07 	lds	r25, 0x0737	; 0x800737 <xPendedTicks+0x1>
    189c:	01 96       	adiw	r24, 0x01	; 1
    189e:	90 93 37 07 	sts	0x0737, r25	; 0x800737 <xPendedTicks+0x1>
    18a2:	80 93 36 07 	sts	0x0736, r24	; 0x800736 <xPendedTicks>
    18a6:	d1 2c       	mov	r13, r1
    18a8:	02 c0       	rjmp	.+4      	; 0x18ae <xTaskIncrementTick+0x13c>
    18aa:	dd 24       	eor	r13, r13
    18ac:	d3 94       	inc	r13
    18ae:	8d 2d       	mov	r24, r13
    18b0:	df 91       	pop	r29
    18b2:	cf 91       	pop	r28
    18b4:	1f 91       	pop	r17
    18b6:	0f 91       	pop	r16
    18b8:	ff 90       	pop	r15
    18ba:	ef 90       	pop	r14
    18bc:	df 90       	pop	r13
    18be:	08 95       	ret

000018c0 <xTaskResumeAll>:
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	0f b6       	in	r0, 0x3f	; 63
    18ca:	f8 94       	cli
    18cc:	0f 92       	push	r0
    18ce:	80 91 2e 07 	lds	r24, 0x072E	; 0x80072e <uxSchedulerSuspended>
    18d2:	81 50       	subi	r24, 0x01	; 1
    18d4:	80 93 2e 07 	sts	0x072E, r24	; 0x80072e <uxSchedulerSuspended>
    18d8:	80 91 2e 07 	lds	r24, 0x072E	; 0x80072e <uxSchedulerSuspended>
    18dc:	81 11       	cpse	r24, r1
    18de:	5c c0       	rjmp	.+184    	; 0x1998 <xTaskResumeAll+0xd8>
    18e0:	80 91 3c 07 	lds	r24, 0x073C	; 0x80073c <uxCurrentNumberOfTasks>
    18e4:	81 11       	cpse	r24, r1
    18e6:	33 c0       	rjmp	.+102    	; 0x194e <xTaskResumeAll+0x8e>
    18e8:	5a c0       	rjmp	.+180    	; 0x199e <xTaskResumeAll+0xde>
    18ea:	e0 91 4b 07 	lds	r30, 0x074B	; 0x80074b <xPendingReadyList+0x5>
    18ee:	f0 91 4c 07 	lds	r31, 0x074C	; 0x80074c <xPendingReadyList+0x6>
    18f2:	c6 81       	ldd	r28, Z+6	; 0x06
    18f4:	d7 81       	ldd	r29, Z+7	; 0x07
    18f6:	ce 01       	movw	r24, r28
    18f8:	0c 96       	adiw	r24, 0x0c	; 12
    18fa:	0e 94 16 08 	call	0x102c	; 0x102c <uxListRemove>
    18fe:	8e 01       	movw	r16, r28
    1900:	0e 5f       	subi	r16, 0xFE	; 254
    1902:	1f 4f       	sbci	r17, 0xFF	; 255
    1904:	c8 01       	movw	r24, r16
    1906:	0e 94 16 08 	call	0x102c	; 0x102c <uxListRemove>
    190a:	8e 89       	ldd	r24, Y+22	; 0x16
    190c:	90 91 39 07 	lds	r25, 0x0739	; 0x800739 <uxTopReadyPriority>
    1910:	98 17       	cp	r25, r24
    1912:	10 f4       	brcc	.+4      	; 0x1918 <xTaskResumeAll+0x58>
    1914:	80 93 39 07 	sts	0x0739, r24	; 0x800739 <uxTopReadyPriority>
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	9c 01       	movw	r18, r24
    191c:	22 0f       	add	r18, r18
    191e:	33 1f       	adc	r19, r19
    1920:	22 0f       	add	r18, r18
    1922:	33 1f       	adc	r19, r19
    1924:	22 0f       	add	r18, r18
    1926:	33 1f       	adc	r19, r19
    1928:	82 0f       	add	r24, r18
    192a:	93 1f       	adc	r25, r19
    192c:	b8 01       	movw	r22, r16
    192e:	8b 59       	subi	r24, 0x9B	; 155
    1930:	98 4f       	sbci	r25, 0xF8	; 248
    1932:	0e 94 c4 07 	call	0xf88	; 0xf88 <vListInsertEnd>
    1936:	9e 89       	ldd	r25, Y+22	; 0x16
    1938:	e0 91 92 07 	lds	r30, 0x0792	; 0x800792 <pxCurrentTCB>
    193c:	f0 91 93 07 	lds	r31, 0x0793	; 0x800793 <pxCurrentTCB+0x1>
    1940:	86 89       	ldd	r24, Z+22	; 0x16
    1942:	98 17       	cp	r25, r24
    1944:	30 f0       	brcs	.+12     	; 0x1952 <xTaskResumeAll+0x92>
    1946:	81 e0       	ldi	r24, 0x01	; 1
    1948:	80 93 35 07 	sts	0x0735, r24	; 0x800735 <xYieldPending>
    194c:	02 c0       	rjmp	.+4      	; 0x1952 <xTaskResumeAll+0x92>
    194e:	c0 e0       	ldi	r28, 0x00	; 0
    1950:	d0 e0       	ldi	r29, 0x00	; 0
    1952:	80 91 46 07 	lds	r24, 0x0746	; 0x800746 <xPendingReadyList>
    1956:	81 11       	cpse	r24, r1
    1958:	c8 cf       	rjmp	.-112    	; 0x18ea <xTaskResumeAll+0x2a>
    195a:	cd 2b       	or	r28, r29
    195c:	11 f0       	breq	.+4      	; 0x1962 <xTaskResumeAll+0xa2>
    195e:	0e 94 94 09 	call	0x1328	; 0x1328 <prvResetNextTaskUnblockTime>
    1962:	c0 91 36 07 	lds	r28, 0x0736	; 0x800736 <xPendedTicks>
    1966:	d0 91 37 07 	lds	r29, 0x0737	; 0x800737 <xPendedTicks+0x1>
    196a:	20 97       	sbiw	r28, 0x00	; 0
    196c:	69 f0       	breq	.+26     	; 0x1988 <xTaskResumeAll+0xc8>
    196e:	0e 94 b9 0b 	call	0x1772	; 0x1772 <xTaskIncrementTick>
    1972:	88 23       	and	r24, r24
    1974:	19 f0       	breq	.+6      	; 0x197c <xTaskResumeAll+0xbc>
    1976:	81 e0       	ldi	r24, 0x01	; 1
    1978:	80 93 35 07 	sts	0x0735, r24	; 0x800735 <xYieldPending>
    197c:	21 97       	sbiw	r28, 0x01	; 1
    197e:	b9 f7       	brne	.-18     	; 0x196e <xTaskResumeAll+0xae>
    1980:	10 92 37 07 	sts	0x0737, r1	; 0x800737 <xPendedTicks+0x1>
    1984:	10 92 36 07 	sts	0x0736, r1	; 0x800736 <xPendedTicks>
    1988:	80 91 35 07 	lds	r24, 0x0735	; 0x800735 <xYieldPending>
    198c:	88 23       	and	r24, r24
    198e:	31 f0       	breq	.+12     	; 0x199c <xTaskResumeAll+0xdc>
    1990:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <vPortYield>
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	03 c0       	rjmp	.+6      	; 0x199e <xTaskResumeAll+0xde>
    1998:	80 e0       	ldi	r24, 0x00	; 0
    199a:	01 c0       	rjmp	.+2      	; 0x199e <xTaskResumeAll+0xde>
    199c:	80 e0       	ldi	r24, 0x00	; 0
    199e:	0f 90       	pop	r0
    19a0:	0f be       	out	0x3f, r0	; 63
    19a2:	df 91       	pop	r29
    19a4:	cf 91       	pop	r28
    19a6:	1f 91       	pop	r17
    19a8:	0f 91       	pop	r16
    19aa:	08 95       	ret

000019ac <vTaskDelay>:
    19ac:	cf 93       	push	r28
    19ae:	df 93       	push	r29
    19b0:	ec 01       	movw	r28, r24
    19b2:	89 2b       	or	r24, r25
    19b4:	49 f0       	breq	.+18     	; 0x19c8 <vTaskDelay+0x1c>
    19b6:	0e 94 a9 0b 	call	0x1752	; 0x1752 <vTaskSuspendAll>
    19ba:	60 e0       	ldi	r22, 0x00	; 0
    19bc:	ce 01       	movw	r24, r28
    19be:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <prvAddCurrentTaskToDelayedList>
    19c2:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <xTaskResumeAll>
    19c6:	01 c0       	rjmp	.+2      	; 0x19ca <vTaskDelay+0x1e>
    19c8:	80 e0       	ldi	r24, 0x00	; 0
    19ca:	81 11       	cpse	r24, r1
    19cc:	02 c0       	rjmp	.+4      	; 0x19d2 <vTaskDelay+0x26>
    19ce:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <vPortYield>
    19d2:	df 91       	pop	r29
    19d4:	cf 91       	pop	r28
    19d6:	08 95       	ret

000019d8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    19d8:	80 91 2e 07 	lds	r24, 0x072E	; 0x80072e <uxSchedulerSuspended>
    19dc:	88 23       	and	r24, r24
    19de:	21 f0       	breq	.+8      	; 0x19e8 <vTaskSwitchContext+0x10>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
    19e0:	81 e0       	ldi	r24, 0x01	; 1
    19e2:	80 93 35 07 	sts	0x0735, r24	; 0x800735 <xYieldPending>
    19e6:	08 95       	ret
    }
    else
    {
        xYieldPending = pdFALSE;
    19e8:	10 92 35 07 	sts	0x0735, r1	; 0x800735 <xYieldPending>
            }
        #endif

        /* Select a new task to run using either the generic C or port
         * optimised asm code. */
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    19ec:	20 91 39 07 	lds	r18, 0x0739	; 0x800739 <uxTopReadyPriority>
    19f0:	01 c0       	rjmp	.+2      	; 0x19f4 <vTaskSwitchContext+0x1c>
    19f2:	21 50       	subi	r18, 0x01	; 1
    19f4:	82 2f       	mov	r24, r18
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	fc 01       	movw	r30, r24
    19fa:	ee 0f       	add	r30, r30
    19fc:	ff 1f       	adc	r31, r31
    19fe:	ee 0f       	add	r30, r30
    1a00:	ff 1f       	adc	r31, r31
    1a02:	ee 0f       	add	r30, r30
    1a04:	ff 1f       	adc	r31, r31
    1a06:	e8 0f       	add	r30, r24
    1a08:	f9 1f       	adc	r31, r25
    1a0a:	eb 59       	subi	r30, 0x9B	; 155
    1a0c:	f8 4f       	sbci	r31, 0xF8	; 248
    1a0e:	30 81       	ld	r19, Z
    1a10:	33 23       	and	r19, r19
    1a12:	79 f3       	breq	.-34     	; 0x19f2 <vTaskSwitchContext+0x1a>
    1a14:	ac 01       	movw	r20, r24
    1a16:	44 0f       	add	r20, r20
    1a18:	55 1f       	adc	r21, r21
    1a1a:	44 0f       	add	r20, r20
    1a1c:	55 1f       	adc	r21, r21
    1a1e:	44 0f       	add	r20, r20
    1a20:	55 1f       	adc	r21, r21
    1a22:	48 0f       	add	r20, r24
    1a24:	59 1f       	adc	r21, r25
    1a26:	df 01       	movw	r26, r30
    1a28:	01 80       	ldd	r0, Z+1	; 0x01
    1a2a:	f2 81       	ldd	r31, Z+2	; 0x02
    1a2c:	e0 2d       	mov	r30, r0
    1a2e:	02 80       	ldd	r0, Z+2	; 0x02
    1a30:	f3 81       	ldd	r31, Z+3	; 0x03
    1a32:	e0 2d       	mov	r30, r0
    1a34:	12 96       	adiw	r26, 0x02	; 2
    1a36:	fc 93       	st	X, r31
    1a38:	ee 93       	st	-X, r30
    1a3a:	11 97       	sbiw	r26, 0x01	; 1
    1a3c:	48 59       	subi	r20, 0x98	; 152
    1a3e:	58 4f       	sbci	r21, 0xF8	; 248
    1a40:	e4 17       	cp	r30, r20
    1a42:	f5 07       	cpc	r31, r21
    1a44:	29 f4       	brne	.+10     	; 0x1a50 <vTaskSwitchContext+0x78>
    1a46:	42 81       	ldd	r20, Z+2	; 0x02
    1a48:	53 81       	ldd	r21, Z+3	; 0x03
    1a4a:	fd 01       	movw	r30, r26
    1a4c:	52 83       	std	Z+2, r21	; 0x02
    1a4e:	41 83       	std	Z+1, r20	; 0x01
    1a50:	fc 01       	movw	r30, r24
    1a52:	ee 0f       	add	r30, r30
    1a54:	ff 1f       	adc	r31, r31
    1a56:	ee 0f       	add	r30, r30
    1a58:	ff 1f       	adc	r31, r31
    1a5a:	ee 0f       	add	r30, r30
    1a5c:	ff 1f       	adc	r31, r31
    1a5e:	8e 0f       	add	r24, r30
    1a60:	9f 1f       	adc	r25, r31
    1a62:	fc 01       	movw	r30, r24
    1a64:	eb 59       	subi	r30, 0x9B	; 155
    1a66:	f8 4f       	sbci	r31, 0xF8	; 248
    1a68:	01 80       	ldd	r0, Z+1	; 0x01
    1a6a:	f2 81       	ldd	r31, Z+2	; 0x02
    1a6c:	e0 2d       	mov	r30, r0
    1a6e:	86 81       	ldd	r24, Z+6	; 0x06
    1a70:	97 81       	ldd	r25, Z+7	; 0x07
    1a72:	90 93 93 07 	sts	0x0793, r25	; 0x800793 <pxCurrentTCB+0x1>
    1a76:	80 93 92 07 	sts	0x0792, r24	; 0x800792 <pxCurrentTCB>
    1a7a:	20 93 39 07 	sts	0x0739, r18	; 0x800739 <uxTopReadyPriority>
    1a7e:	08 95       	ret

00001a80 <__subsf3>:
    1a80:	50 58       	subi	r21, 0x80	; 128

00001a82 <__addsf3>:
    1a82:	bb 27       	eor	r27, r27
    1a84:	aa 27       	eor	r26, r26
    1a86:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <__addsf3x>
    1a8a:	0c 94 a2 0e 	jmp	0x1d44	; 0x1d44 <__fp_round>
    1a8e:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <__fp_pscA>
    1a92:	38 f0       	brcs	.+14     	; 0x1aa2 <__addsf3+0x20>
    1a94:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__fp_pscB>
    1a98:	20 f0       	brcs	.+8      	; 0x1aa2 <__addsf3+0x20>
    1a9a:	39 f4       	brne	.+14     	; 0x1aaa <__addsf3+0x28>
    1a9c:	9f 3f       	cpi	r25, 0xFF	; 255
    1a9e:	19 f4       	brne	.+6      	; 0x1aa6 <__addsf3+0x24>
    1aa0:	26 f4       	brtc	.+8      	; 0x1aaa <__addsf3+0x28>
    1aa2:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>
    1aa6:	0e f4       	brtc	.+2      	; 0x1aaa <__addsf3+0x28>
    1aa8:	e0 95       	com	r30
    1aaa:	e7 fb       	bst	r30, 7
    1aac:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>

00001ab0 <__addsf3x>:
    1ab0:	e9 2f       	mov	r30, r25
    1ab2:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <__fp_split3>
    1ab6:	58 f3       	brcs	.-42     	; 0x1a8e <__addsf3+0xc>
    1ab8:	ba 17       	cp	r27, r26
    1aba:	62 07       	cpc	r22, r18
    1abc:	73 07       	cpc	r23, r19
    1abe:	84 07       	cpc	r24, r20
    1ac0:	95 07       	cpc	r25, r21
    1ac2:	20 f0       	brcs	.+8      	; 0x1acc <__addsf3x+0x1c>
    1ac4:	79 f4       	brne	.+30     	; 0x1ae4 <__addsf3x+0x34>
    1ac6:	a6 f5       	brtc	.+104    	; 0x1b30 <__addsf3x+0x80>
    1ac8:	0c 94 d5 0e 	jmp	0x1daa	; 0x1daa <__fp_zero>
    1acc:	0e f4       	brtc	.+2      	; 0x1ad0 <__addsf3x+0x20>
    1ace:	e0 95       	com	r30
    1ad0:	0b 2e       	mov	r0, r27
    1ad2:	ba 2f       	mov	r27, r26
    1ad4:	a0 2d       	mov	r26, r0
    1ad6:	0b 01       	movw	r0, r22
    1ad8:	b9 01       	movw	r22, r18
    1ada:	90 01       	movw	r18, r0
    1adc:	0c 01       	movw	r0, r24
    1ade:	ca 01       	movw	r24, r20
    1ae0:	a0 01       	movw	r20, r0
    1ae2:	11 24       	eor	r1, r1
    1ae4:	ff 27       	eor	r31, r31
    1ae6:	59 1b       	sub	r21, r25
    1ae8:	99 f0       	breq	.+38     	; 0x1b10 <__addsf3x+0x60>
    1aea:	59 3f       	cpi	r21, 0xF9	; 249
    1aec:	50 f4       	brcc	.+20     	; 0x1b02 <__addsf3x+0x52>
    1aee:	50 3e       	cpi	r21, 0xE0	; 224
    1af0:	68 f1       	brcs	.+90     	; 0x1b4c <__addsf3x+0x9c>
    1af2:	1a 16       	cp	r1, r26
    1af4:	f0 40       	sbci	r31, 0x00	; 0
    1af6:	a2 2f       	mov	r26, r18
    1af8:	23 2f       	mov	r18, r19
    1afa:	34 2f       	mov	r19, r20
    1afc:	44 27       	eor	r20, r20
    1afe:	58 5f       	subi	r21, 0xF8	; 248
    1b00:	f3 cf       	rjmp	.-26     	; 0x1ae8 <__addsf3x+0x38>
    1b02:	46 95       	lsr	r20
    1b04:	37 95       	ror	r19
    1b06:	27 95       	ror	r18
    1b08:	a7 95       	ror	r26
    1b0a:	f0 40       	sbci	r31, 0x00	; 0
    1b0c:	53 95       	inc	r21
    1b0e:	c9 f7       	brne	.-14     	; 0x1b02 <__addsf3x+0x52>
    1b10:	7e f4       	brtc	.+30     	; 0x1b30 <__addsf3x+0x80>
    1b12:	1f 16       	cp	r1, r31
    1b14:	ba 0b       	sbc	r27, r26
    1b16:	62 0b       	sbc	r22, r18
    1b18:	73 0b       	sbc	r23, r19
    1b1a:	84 0b       	sbc	r24, r20
    1b1c:	ba f0       	brmi	.+46     	; 0x1b4c <__addsf3x+0x9c>
    1b1e:	91 50       	subi	r25, 0x01	; 1
    1b20:	a1 f0       	breq	.+40     	; 0x1b4a <__addsf3x+0x9a>
    1b22:	ff 0f       	add	r31, r31
    1b24:	bb 1f       	adc	r27, r27
    1b26:	66 1f       	adc	r22, r22
    1b28:	77 1f       	adc	r23, r23
    1b2a:	88 1f       	adc	r24, r24
    1b2c:	c2 f7       	brpl	.-16     	; 0x1b1e <__addsf3x+0x6e>
    1b2e:	0e c0       	rjmp	.+28     	; 0x1b4c <__addsf3x+0x9c>
    1b30:	ba 0f       	add	r27, r26
    1b32:	62 1f       	adc	r22, r18
    1b34:	73 1f       	adc	r23, r19
    1b36:	84 1f       	adc	r24, r20
    1b38:	48 f4       	brcc	.+18     	; 0x1b4c <__addsf3x+0x9c>
    1b3a:	87 95       	ror	r24
    1b3c:	77 95       	ror	r23
    1b3e:	67 95       	ror	r22
    1b40:	b7 95       	ror	r27
    1b42:	f7 95       	ror	r31
    1b44:	9e 3f       	cpi	r25, 0xFE	; 254
    1b46:	08 f0       	brcs	.+2      	; 0x1b4a <__addsf3x+0x9a>
    1b48:	b0 cf       	rjmp	.-160    	; 0x1aaa <__addsf3+0x28>
    1b4a:	93 95       	inc	r25
    1b4c:	88 0f       	add	r24, r24
    1b4e:	08 f0       	brcs	.+2      	; 0x1b52 <__addsf3x+0xa2>
    1b50:	99 27       	eor	r25, r25
    1b52:	ee 0f       	add	r30, r30
    1b54:	97 95       	ror	r25
    1b56:	87 95       	ror	r24
    1b58:	08 95       	ret

00001b5a <__divsf3>:
    1b5a:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <__divsf3x>
    1b5e:	0c 94 a2 0e 	jmp	0x1d44	; 0x1d44 <__fp_round>
    1b62:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__fp_pscB>
    1b66:	58 f0       	brcs	.+22     	; 0x1b7e <__divsf3+0x24>
    1b68:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <__fp_pscA>
    1b6c:	40 f0       	brcs	.+16     	; 0x1b7e <__divsf3+0x24>
    1b6e:	29 f4       	brne	.+10     	; 0x1b7a <__divsf3+0x20>
    1b70:	5f 3f       	cpi	r21, 0xFF	; 255
    1b72:	29 f0       	breq	.+10     	; 0x1b7e <__divsf3+0x24>
    1b74:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    1b78:	51 11       	cpse	r21, r1
    1b7a:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__fp_szero>
    1b7e:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>

00001b82 <__divsf3x>:
    1b82:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <__fp_split3>
    1b86:	68 f3       	brcs	.-38     	; 0x1b62 <__divsf3+0x8>

00001b88 <__divsf3_pse>:
    1b88:	99 23       	and	r25, r25
    1b8a:	b1 f3       	breq	.-20     	; 0x1b78 <__divsf3+0x1e>
    1b8c:	55 23       	and	r21, r21
    1b8e:	91 f3       	breq	.-28     	; 0x1b74 <__divsf3+0x1a>
    1b90:	95 1b       	sub	r25, r21
    1b92:	55 0b       	sbc	r21, r21
    1b94:	bb 27       	eor	r27, r27
    1b96:	aa 27       	eor	r26, r26
    1b98:	62 17       	cp	r22, r18
    1b9a:	73 07       	cpc	r23, r19
    1b9c:	84 07       	cpc	r24, r20
    1b9e:	38 f0       	brcs	.+14     	; 0x1bae <__divsf3_pse+0x26>
    1ba0:	9f 5f       	subi	r25, 0xFF	; 255
    1ba2:	5f 4f       	sbci	r21, 0xFF	; 255
    1ba4:	22 0f       	add	r18, r18
    1ba6:	33 1f       	adc	r19, r19
    1ba8:	44 1f       	adc	r20, r20
    1baa:	aa 1f       	adc	r26, r26
    1bac:	a9 f3       	breq	.-22     	; 0x1b98 <__divsf3_pse+0x10>
    1bae:	35 d0       	rcall	.+106    	; 0x1c1a <__divsf3_pse+0x92>
    1bb0:	0e 2e       	mov	r0, r30
    1bb2:	3a f0       	brmi	.+14     	; 0x1bc2 <__divsf3_pse+0x3a>
    1bb4:	e0 e8       	ldi	r30, 0x80	; 128
    1bb6:	32 d0       	rcall	.+100    	; 0x1c1c <__divsf3_pse+0x94>
    1bb8:	91 50       	subi	r25, 0x01	; 1
    1bba:	50 40       	sbci	r21, 0x00	; 0
    1bbc:	e6 95       	lsr	r30
    1bbe:	00 1c       	adc	r0, r0
    1bc0:	ca f7       	brpl	.-14     	; 0x1bb4 <__divsf3_pse+0x2c>
    1bc2:	2b d0       	rcall	.+86     	; 0x1c1a <__divsf3_pse+0x92>
    1bc4:	fe 2f       	mov	r31, r30
    1bc6:	29 d0       	rcall	.+82     	; 0x1c1a <__divsf3_pse+0x92>
    1bc8:	66 0f       	add	r22, r22
    1bca:	77 1f       	adc	r23, r23
    1bcc:	88 1f       	adc	r24, r24
    1bce:	bb 1f       	adc	r27, r27
    1bd0:	26 17       	cp	r18, r22
    1bd2:	37 07       	cpc	r19, r23
    1bd4:	48 07       	cpc	r20, r24
    1bd6:	ab 07       	cpc	r26, r27
    1bd8:	b0 e8       	ldi	r27, 0x80	; 128
    1bda:	09 f0       	breq	.+2      	; 0x1bde <__divsf3_pse+0x56>
    1bdc:	bb 0b       	sbc	r27, r27
    1bde:	80 2d       	mov	r24, r0
    1be0:	bf 01       	movw	r22, r30
    1be2:	ff 27       	eor	r31, r31
    1be4:	93 58       	subi	r25, 0x83	; 131
    1be6:	5f 4f       	sbci	r21, 0xFF	; 255
    1be8:	3a f0       	brmi	.+14     	; 0x1bf8 <__divsf3_pse+0x70>
    1bea:	9e 3f       	cpi	r25, 0xFE	; 254
    1bec:	51 05       	cpc	r21, r1
    1bee:	78 f0       	brcs	.+30     	; 0x1c0e <__divsf3_pse+0x86>
    1bf0:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    1bf4:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__fp_szero>
    1bf8:	5f 3f       	cpi	r21, 0xFF	; 255
    1bfa:	e4 f3       	brlt	.-8      	; 0x1bf4 <__divsf3_pse+0x6c>
    1bfc:	98 3e       	cpi	r25, 0xE8	; 232
    1bfe:	d4 f3       	brlt	.-12     	; 0x1bf4 <__divsf3_pse+0x6c>
    1c00:	86 95       	lsr	r24
    1c02:	77 95       	ror	r23
    1c04:	67 95       	ror	r22
    1c06:	b7 95       	ror	r27
    1c08:	f7 95       	ror	r31
    1c0a:	9f 5f       	subi	r25, 0xFF	; 255
    1c0c:	c9 f7       	brne	.-14     	; 0x1c00 <__divsf3_pse+0x78>
    1c0e:	88 0f       	add	r24, r24
    1c10:	91 1d       	adc	r25, r1
    1c12:	96 95       	lsr	r25
    1c14:	87 95       	ror	r24
    1c16:	97 f9       	bld	r25, 7
    1c18:	08 95       	ret
    1c1a:	e1 e0       	ldi	r30, 0x01	; 1
    1c1c:	66 0f       	add	r22, r22
    1c1e:	77 1f       	adc	r23, r23
    1c20:	88 1f       	adc	r24, r24
    1c22:	bb 1f       	adc	r27, r27
    1c24:	62 17       	cp	r22, r18
    1c26:	73 07       	cpc	r23, r19
    1c28:	84 07       	cpc	r24, r20
    1c2a:	ba 07       	cpc	r27, r26
    1c2c:	20 f0       	brcs	.+8      	; 0x1c36 <__divsf3_pse+0xae>
    1c2e:	62 1b       	sub	r22, r18
    1c30:	73 0b       	sbc	r23, r19
    1c32:	84 0b       	sbc	r24, r20
    1c34:	ba 0b       	sbc	r27, r26
    1c36:	ee 1f       	adc	r30, r30
    1c38:	88 f7       	brcc	.-30     	; 0x1c1c <__divsf3_pse+0x94>
    1c3a:	e0 95       	com	r30
    1c3c:	08 95       	ret

00001c3e <__fixunssfsi>:
    1c3e:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__fp_splitA>
    1c42:	88 f0       	brcs	.+34     	; 0x1c66 <__fixunssfsi+0x28>
    1c44:	9f 57       	subi	r25, 0x7F	; 127
    1c46:	98 f0       	brcs	.+38     	; 0x1c6e <__fixunssfsi+0x30>
    1c48:	b9 2f       	mov	r27, r25
    1c4a:	99 27       	eor	r25, r25
    1c4c:	b7 51       	subi	r27, 0x17	; 23
    1c4e:	b0 f0       	brcs	.+44     	; 0x1c7c <__fixunssfsi+0x3e>
    1c50:	e1 f0       	breq	.+56     	; 0x1c8a <__fixunssfsi+0x4c>
    1c52:	66 0f       	add	r22, r22
    1c54:	77 1f       	adc	r23, r23
    1c56:	88 1f       	adc	r24, r24
    1c58:	99 1f       	adc	r25, r25
    1c5a:	1a f0       	brmi	.+6      	; 0x1c62 <__fixunssfsi+0x24>
    1c5c:	ba 95       	dec	r27
    1c5e:	c9 f7       	brne	.-14     	; 0x1c52 <__fixunssfsi+0x14>
    1c60:	14 c0       	rjmp	.+40     	; 0x1c8a <__fixunssfsi+0x4c>
    1c62:	b1 30       	cpi	r27, 0x01	; 1
    1c64:	91 f0       	breq	.+36     	; 0x1c8a <__fixunssfsi+0x4c>
    1c66:	0e 94 d5 0e 	call	0x1daa	; 0x1daa <__fp_zero>
    1c6a:	b1 e0       	ldi	r27, 0x01	; 1
    1c6c:	08 95       	ret
    1c6e:	0c 94 d5 0e 	jmp	0x1daa	; 0x1daa <__fp_zero>
    1c72:	67 2f       	mov	r22, r23
    1c74:	78 2f       	mov	r23, r24
    1c76:	88 27       	eor	r24, r24
    1c78:	b8 5f       	subi	r27, 0xF8	; 248
    1c7a:	39 f0       	breq	.+14     	; 0x1c8a <__fixunssfsi+0x4c>
    1c7c:	b9 3f       	cpi	r27, 0xF9	; 249
    1c7e:	cc f3       	brlt	.-14     	; 0x1c72 <__fixunssfsi+0x34>
    1c80:	86 95       	lsr	r24
    1c82:	77 95       	ror	r23
    1c84:	67 95       	ror	r22
    1c86:	b3 95       	inc	r27
    1c88:	d9 f7       	brne	.-10     	; 0x1c80 <__fixunssfsi+0x42>
    1c8a:	3e f4       	brtc	.+14     	; 0x1c9a <__fixunssfsi+0x5c>
    1c8c:	90 95       	com	r25
    1c8e:	80 95       	com	r24
    1c90:	70 95       	com	r23
    1c92:	61 95       	neg	r22
    1c94:	7f 4f       	sbci	r23, 0xFF	; 255
    1c96:	8f 4f       	sbci	r24, 0xFF	; 255
    1c98:	9f 4f       	sbci	r25, 0xFF	; 255
    1c9a:	08 95       	ret

00001c9c <__floatunsisf>:
    1c9c:	e8 94       	clt
    1c9e:	09 c0       	rjmp	.+18     	; 0x1cb2 <__floatsisf+0x12>

00001ca0 <__floatsisf>:
    1ca0:	97 fb       	bst	r25, 7
    1ca2:	3e f4       	brtc	.+14     	; 0x1cb2 <__floatsisf+0x12>
    1ca4:	90 95       	com	r25
    1ca6:	80 95       	com	r24
    1ca8:	70 95       	com	r23
    1caa:	61 95       	neg	r22
    1cac:	7f 4f       	sbci	r23, 0xFF	; 255
    1cae:	8f 4f       	sbci	r24, 0xFF	; 255
    1cb0:	9f 4f       	sbci	r25, 0xFF	; 255
    1cb2:	99 23       	and	r25, r25
    1cb4:	a9 f0       	breq	.+42     	; 0x1ce0 <__floatsisf+0x40>
    1cb6:	f9 2f       	mov	r31, r25
    1cb8:	96 e9       	ldi	r25, 0x96	; 150
    1cba:	bb 27       	eor	r27, r27
    1cbc:	93 95       	inc	r25
    1cbe:	f6 95       	lsr	r31
    1cc0:	87 95       	ror	r24
    1cc2:	77 95       	ror	r23
    1cc4:	67 95       	ror	r22
    1cc6:	b7 95       	ror	r27
    1cc8:	f1 11       	cpse	r31, r1
    1cca:	f8 cf       	rjmp	.-16     	; 0x1cbc <__floatsisf+0x1c>
    1ccc:	fa f4       	brpl	.+62     	; 0x1d0c <__floatsisf+0x6c>
    1cce:	bb 0f       	add	r27, r27
    1cd0:	11 f4       	brne	.+4      	; 0x1cd6 <__floatsisf+0x36>
    1cd2:	60 ff       	sbrs	r22, 0
    1cd4:	1b c0       	rjmp	.+54     	; 0x1d0c <__floatsisf+0x6c>
    1cd6:	6f 5f       	subi	r22, 0xFF	; 255
    1cd8:	7f 4f       	sbci	r23, 0xFF	; 255
    1cda:	8f 4f       	sbci	r24, 0xFF	; 255
    1cdc:	9f 4f       	sbci	r25, 0xFF	; 255
    1cde:	16 c0       	rjmp	.+44     	; 0x1d0c <__floatsisf+0x6c>
    1ce0:	88 23       	and	r24, r24
    1ce2:	11 f0       	breq	.+4      	; 0x1ce8 <__floatsisf+0x48>
    1ce4:	96 e9       	ldi	r25, 0x96	; 150
    1ce6:	11 c0       	rjmp	.+34     	; 0x1d0a <__floatsisf+0x6a>
    1ce8:	77 23       	and	r23, r23
    1cea:	21 f0       	breq	.+8      	; 0x1cf4 <__floatsisf+0x54>
    1cec:	9e e8       	ldi	r25, 0x8E	; 142
    1cee:	87 2f       	mov	r24, r23
    1cf0:	76 2f       	mov	r23, r22
    1cf2:	05 c0       	rjmp	.+10     	; 0x1cfe <__floatsisf+0x5e>
    1cf4:	66 23       	and	r22, r22
    1cf6:	71 f0       	breq	.+28     	; 0x1d14 <__floatsisf+0x74>
    1cf8:	96 e8       	ldi	r25, 0x86	; 134
    1cfa:	86 2f       	mov	r24, r22
    1cfc:	70 e0       	ldi	r23, 0x00	; 0
    1cfe:	60 e0       	ldi	r22, 0x00	; 0
    1d00:	2a f0       	brmi	.+10     	; 0x1d0c <__floatsisf+0x6c>
    1d02:	9a 95       	dec	r25
    1d04:	66 0f       	add	r22, r22
    1d06:	77 1f       	adc	r23, r23
    1d08:	88 1f       	adc	r24, r24
    1d0a:	da f7       	brpl	.-10     	; 0x1d02 <__floatsisf+0x62>
    1d0c:	88 0f       	add	r24, r24
    1d0e:	96 95       	lsr	r25
    1d10:	87 95       	ror	r24
    1d12:	97 f9       	bld	r25, 7
    1d14:	08 95       	ret

00001d16 <__fp_inf>:
    1d16:	97 f9       	bld	r25, 7
    1d18:	9f 67       	ori	r25, 0x7F	; 127
    1d1a:	80 e8       	ldi	r24, 0x80	; 128
    1d1c:	70 e0       	ldi	r23, 0x00	; 0
    1d1e:	60 e0       	ldi	r22, 0x00	; 0
    1d20:	08 95       	ret

00001d22 <__fp_nan>:
    1d22:	9f ef       	ldi	r25, 0xFF	; 255
    1d24:	80 ec       	ldi	r24, 0xC0	; 192
    1d26:	08 95       	ret

00001d28 <__fp_pscA>:
    1d28:	00 24       	eor	r0, r0
    1d2a:	0a 94       	dec	r0
    1d2c:	16 16       	cp	r1, r22
    1d2e:	17 06       	cpc	r1, r23
    1d30:	18 06       	cpc	r1, r24
    1d32:	09 06       	cpc	r0, r25
    1d34:	08 95       	ret

00001d36 <__fp_pscB>:
    1d36:	00 24       	eor	r0, r0
    1d38:	0a 94       	dec	r0
    1d3a:	12 16       	cp	r1, r18
    1d3c:	13 06       	cpc	r1, r19
    1d3e:	14 06       	cpc	r1, r20
    1d40:	05 06       	cpc	r0, r21
    1d42:	08 95       	ret

00001d44 <__fp_round>:
    1d44:	09 2e       	mov	r0, r25
    1d46:	03 94       	inc	r0
    1d48:	00 0c       	add	r0, r0
    1d4a:	11 f4       	brne	.+4      	; 0x1d50 <__fp_round+0xc>
    1d4c:	88 23       	and	r24, r24
    1d4e:	52 f0       	brmi	.+20     	; 0x1d64 <__fp_round+0x20>
    1d50:	bb 0f       	add	r27, r27
    1d52:	40 f4       	brcc	.+16     	; 0x1d64 <__fp_round+0x20>
    1d54:	bf 2b       	or	r27, r31
    1d56:	11 f4       	brne	.+4      	; 0x1d5c <__fp_round+0x18>
    1d58:	60 ff       	sbrs	r22, 0
    1d5a:	04 c0       	rjmp	.+8      	; 0x1d64 <__fp_round+0x20>
    1d5c:	6f 5f       	subi	r22, 0xFF	; 255
    1d5e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d60:	8f 4f       	sbci	r24, 0xFF	; 255
    1d62:	9f 4f       	sbci	r25, 0xFF	; 255
    1d64:	08 95       	ret

00001d66 <__fp_split3>:
    1d66:	57 fd       	sbrc	r21, 7
    1d68:	90 58       	subi	r25, 0x80	; 128
    1d6a:	44 0f       	add	r20, r20
    1d6c:	55 1f       	adc	r21, r21
    1d6e:	59 f0       	breq	.+22     	; 0x1d86 <__fp_splitA+0x10>
    1d70:	5f 3f       	cpi	r21, 0xFF	; 255
    1d72:	71 f0       	breq	.+28     	; 0x1d90 <__fp_splitA+0x1a>
    1d74:	47 95       	ror	r20

00001d76 <__fp_splitA>:
    1d76:	88 0f       	add	r24, r24
    1d78:	97 fb       	bst	r25, 7
    1d7a:	99 1f       	adc	r25, r25
    1d7c:	61 f0       	breq	.+24     	; 0x1d96 <__fp_splitA+0x20>
    1d7e:	9f 3f       	cpi	r25, 0xFF	; 255
    1d80:	79 f0       	breq	.+30     	; 0x1da0 <__fp_splitA+0x2a>
    1d82:	87 95       	ror	r24
    1d84:	08 95       	ret
    1d86:	12 16       	cp	r1, r18
    1d88:	13 06       	cpc	r1, r19
    1d8a:	14 06       	cpc	r1, r20
    1d8c:	55 1f       	adc	r21, r21
    1d8e:	f2 cf       	rjmp	.-28     	; 0x1d74 <__fp_split3+0xe>
    1d90:	46 95       	lsr	r20
    1d92:	f1 df       	rcall	.-30     	; 0x1d76 <__fp_splitA>
    1d94:	08 c0       	rjmp	.+16     	; 0x1da6 <__fp_splitA+0x30>
    1d96:	16 16       	cp	r1, r22
    1d98:	17 06       	cpc	r1, r23
    1d9a:	18 06       	cpc	r1, r24
    1d9c:	99 1f       	adc	r25, r25
    1d9e:	f1 cf       	rjmp	.-30     	; 0x1d82 <__fp_splitA+0xc>
    1da0:	86 95       	lsr	r24
    1da2:	71 05       	cpc	r23, r1
    1da4:	61 05       	cpc	r22, r1
    1da6:	08 94       	sec
    1da8:	08 95       	ret

00001daa <__fp_zero>:
    1daa:	e8 94       	clt

00001dac <__fp_szero>:
    1dac:	bb 27       	eor	r27, r27
    1dae:	66 27       	eor	r22, r22
    1db0:	77 27       	eor	r23, r23
    1db2:	cb 01       	movw	r24, r22
    1db4:	97 f9       	bld	r25, 7
    1db6:	08 95       	ret
    1db8:	16 f0       	brts	.+4      	; 0x1dbe <__fp_szero+0x12>
    1dba:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__fp_mpack>
    1dbe:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>
    1dc2:	68 94       	set
    1dc4:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>

00001dc8 <log>:
    1dc8:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__fp_splitA>
    1dcc:	a8 f3       	brcs	.-22     	; 0x1db8 <__fp_szero+0xc>
    1dce:	99 23       	and	r25, r25
    1dd0:	c1 f3       	breq	.-16     	; 0x1dc2 <__fp_szero+0x16>
    1dd2:	ae f3       	brts	.-22     	; 0x1dbe <__fp_szero+0x12>
    1dd4:	df 93       	push	r29
    1dd6:	cf 93       	push	r28
    1dd8:	1f 93       	push	r17
    1dda:	0f 93       	push	r16
    1ddc:	ff 92       	push	r15
    1dde:	c9 2f       	mov	r28, r25
    1de0:	dd 27       	eor	r29, r29
    1de2:	88 23       	and	r24, r24
    1de4:	2a f0       	brmi	.+10     	; 0x1df0 <log+0x28>
    1de6:	21 97       	sbiw	r28, 0x01	; 1
    1de8:	66 0f       	add	r22, r22
    1dea:	77 1f       	adc	r23, r23
    1dec:	88 1f       	adc	r24, r24
    1dee:	da f7       	brpl	.-10     	; 0x1de6 <log+0x1e>
    1df0:	20 e0       	ldi	r18, 0x00	; 0
    1df2:	30 e0       	ldi	r19, 0x00	; 0
    1df4:	40 e8       	ldi	r20, 0x80	; 128
    1df6:	5f eb       	ldi	r21, 0xBF	; 191
    1df8:	9f e3       	ldi	r25, 0x3F	; 63
    1dfa:	88 39       	cpi	r24, 0x98	; 152
    1dfc:	20 f0       	brcs	.+8      	; 0x1e06 <log+0x3e>
    1dfe:	80 3e       	cpi	r24, 0xE0	; 224
    1e00:	38 f0       	brcs	.+14     	; 0x1e10 <log+0x48>
    1e02:	21 96       	adiw	r28, 0x01	; 1
    1e04:	8f 77       	andi	r24, 0x7F	; 127
    1e06:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__addsf3>
    1e0a:	e4 e5       	ldi	r30, 0x54	; 84
    1e0c:	f0 e0       	ldi	r31, 0x00	; 0
    1e0e:	04 c0       	rjmp	.+8      	; 0x1e18 <log+0x50>
    1e10:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__addsf3>
    1e14:	e1 e8       	ldi	r30, 0x81	; 129
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	0e 94 31 10 	call	0x2062	; 0x2062 <__fp_powser>
    1e1c:	8b 01       	movw	r16, r22
    1e1e:	be 01       	movw	r22, r28
    1e20:	ec 01       	movw	r28, r24
    1e22:	fb 2e       	mov	r15, r27
    1e24:	6f 57       	subi	r22, 0x7F	; 127
    1e26:	71 09       	sbc	r23, r1
    1e28:	75 95       	asr	r23
    1e2a:	77 1f       	adc	r23, r23
    1e2c:	88 0b       	sbc	r24, r24
    1e2e:	99 0b       	sbc	r25, r25
    1e30:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <__floatsisf>
    1e34:	28 e1       	ldi	r18, 0x18	; 24
    1e36:	32 e7       	ldi	r19, 0x72	; 114
    1e38:	41 e3       	ldi	r20, 0x31	; 49
    1e3a:	5f e3       	ldi	r21, 0x3F	; 63
    1e3c:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__mulsf3x>
    1e40:	af 2d       	mov	r26, r15
    1e42:	98 01       	movw	r18, r16
    1e44:	ae 01       	movw	r20, r28
    1e46:	ff 90       	pop	r15
    1e48:	0f 91       	pop	r16
    1e4a:	1f 91       	pop	r17
    1e4c:	cf 91       	pop	r28
    1e4e:	df 91       	pop	r29
    1e50:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <__addsf3x>
    1e54:	0c 94 a2 0e 	jmp	0x1d44	; 0x1d44 <__fp_round>

00001e58 <__mulsf3>:
    1e58:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__mulsf3x>
    1e5c:	0c 94 a2 0e 	jmp	0x1d44	; 0x1d44 <__fp_round>
    1e60:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <__fp_pscA>
    1e64:	38 f0       	brcs	.+14     	; 0x1e74 <__mulsf3+0x1c>
    1e66:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__fp_pscB>
    1e6a:	20 f0       	brcs	.+8      	; 0x1e74 <__mulsf3+0x1c>
    1e6c:	95 23       	and	r25, r21
    1e6e:	11 f0       	breq	.+4      	; 0x1e74 <__mulsf3+0x1c>
    1e70:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    1e74:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>
    1e78:	11 24       	eor	r1, r1
    1e7a:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__fp_szero>

00001e7e <__mulsf3x>:
    1e7e:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <__fp_split3>
    1e82:	70 f3       	brcs	.-36     	; 0x1e60 <__mulsf3+0x8>

00001e84 <__mulsf3_pse>:
    1e84:	95 9f       	mul	r25, r21
    1e86:	c1 f3       	breq	.-16     	; 0x1e78 <__mulsf3+0x20>
    1e88:	95 0f       	add	r25, r21
    1e8a:	50 e0       	ldi	r21, 0x00	; 0
    1e8c:	55 1f       	adc	r21, r21
    1e8e:	62 9f       	mul	r22, r18
    1e90:	f0 01       	movw	r30, r0
    1e92:	72 9f       	mul	r23, r18
    1e94:	bb 27       	eor	r27, r27
    1e96:	f0 0d       	add	r31, r0
    1e98:	b1 1d       	adc	r27, r1
    1e9a:	63 9f       	mul	r22, r19
    1e9c:	aa 27       	eor	r26, r26
    1e9e:	f0 0d       	add	r31, r0
    1ea0:	b1 1d       	adc	r27, r1
    1ea2:	aa 1f       	adc	r26, r26
    1ea4:	64 9f       	mul	r22, r20
    1ea6:	66 27       	eor	r22, r22
    1ea8:	b0 0d       	add	r27, r0
    1eaa:	a1 1d       	adc	r26, r1
    1eac:	66 1f       	adc	r22, r22
    1eae:	82 9f       	mul	r24, r18
    1eb0:	22 27       	eor	r18, r18
    1eb2:	b0 0d       	add	r27, r0
    1eb4:	a1 1d       	adc	r26, r1
    1eb6:	62 1f       	adc	r22, r18
    1eb8:	73 9f       	mul	r23, r19
    1eba:	b0 0d       	add	r27, r0
    1ebc:	a1 1d       	adc	r26, r1
    1ebe:	62 1f       	adc	r22, r18
    1ec0:	83 9f       	mul	r24, r19
    1ec2:	a0 0d       	add	r26, r0
    1ec4:	61 1d       	adc	r22, r1
    1ec6:	22 1f       	adc	r18, r18
    1ec8:	74 9f       	mul	r23, r20
    1eca:	33 27       	eor	r19, r19
    1ecc:	a0 0d       	add	r26, r0
    1ece:	61 1d       	adc	r22, r1
    1ed0:	23 1f       	adc	r18, r19
    1ed2:	84 9f       	mul	r24, r20
    1ed4:	60 0d       	add	r22, r0
    1ed6:	21 1d       	adc	r18, r1
    1ed8:	82 2f       	mov	r24, r18
    1eda:	76 2f       	mov	r23, r22
    1edc:	6a 2f       	mov	r22, r26
    1ede:	11 24       	eor	r1, r1
    1ee0:	9f 57       	subi	r25, 0x7F	; 127
    1ee2:	50 40       	sbci	r21, 0x00	; 0
    1ee4:	9a f0       	brmi	.+38     	; 0x1f0c <__mulsf3_pse+0x88>
    1ee6:	f1 f0       	breq	.+60     	; 0x1f24 <__mulsf3_pse+0xa0>
    1ee8:	88 23       	and	r24, r24
    1eea:	4a f0       	brmi	.+18     	; 0x1efe <__mulsf3_pse+0x7a>
    1eec:	ee 0f       	add	r30, r30
    1eee:	ff 1f       	adc	r31, r31
    1ef0:	bb 1f       	adc	r27, r27
    1ef2:	66 1f       	adc	r22, r22
    1ef4:	77 1f       	adc	r23, r23
    1ef6:	88 1f       	adc	r24, r24
    1ef8:	91 50       	subi	r25, 0x01	; 1
    1efa:	50 40       	sbci	r21, 0x00	; 0
    1efc:	a9 f7       	brne	.-22     	; 0x1ee8 <__mulsf3_pse+0x64>
    1efe:	9e 3f       	cpi	r25, 0xFE	; 254
    1f00:	51 05       	cpc	r21, r1
    1f02:	80 f0       	brcs	.+32     	; 0x1f24 <__mulsf3_pse+0xa0>
    1f04:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    1f08:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__fp_szero>
    1f0c:	5f 3f       	cpi	r21, 0xFF	; 255
    1f0e:	e4 f3       	brlt	.-8      	; 0x1f08 <__mulsf3_pse+0x84>
    1f10:	98 3e       	cpi	r25, 0xE8	; 232
    1f12:	d4 f3       	brlt	.-12     	; 0x1f08 <__mulsf3_pse+0x84>
    1f14:	86 95       	lsr	r24
    1f16:	77 95       	ror	r23
    1f18:	67 95       	ror	r22
    1f1a:	b7 95       	ror	r27
    1f1c:	f7 95       	ror	r31
    1f1e:	e7 95       	ror	r30
    1f20:	9f 5f       	subi	r25, 0xFF	; 255
    1f22:	c1 f7       	brne	.-16     	; 0x1f14 <__mulsf3_pse+0x90>
    1f24:	fe 2b       	or	r31, r30
    1f26:	88 0f       	add	r24, r24
    1f28:	91 1d       	adc	r25, r1
    1f2a:	96 95       	lsr	r25
    1f2c:	87 95       	ror	r24
    1f2e:	97 f9       	bld	r25, 7
    1f30:	08 95       	ret

00001f32 <pow>:
    1f32:	fa 01       	movw	r30, r20
    1f34:	ee 0f       	add	r30, r30
    1f36:	ff 1f       	adc	r31, r31
    1f38:	30 96       	adiw	r30, 0x00	; 0
    1f3a:	21 05       	cpc	r18, r1
    1f3c:	31 05       	cpc	r19, r1
    1f3e:	a1 f1       	breq	.+104    	; 0x1fa8 <pow+0x76>
    1f40:	61 15       	cp	r22, r1
    1f42:	71 05       	cpc	r23, r1
    1f44:	61 f4       	brne	.+24     	; 0x1f5e <pow+0x2c>
    1f46:	80 38       	cpi	r24, 0x80	; 128
    1f48:	bf e3       	ldi	r27, 0x3F	; 63
    1f4a:	9b 07       	cpc	r25, r27
    1f4c:	49 f1       	breq	.+82     	; 0x1fa0 <pow+0x6e>
    1f4e:	68 94       	set
    1f50:	90 38       	cpi	r25, 0x80	; 128
    1f52:	81 05       	cpc	r24, r1
    1f54:	61 f0       	breq	.+24     	; 0x1f6e <pow+0x3c>
    1f56:	80 38       	cpi	r24, 0x80	; 128
    1f58:	bf ef       	ldi	r27, 0xFF	; 255
    1f5a:	9b 07       	cpc	r25, r27
    1f5c:	41 f0       	breq	.+16     	; 0x1f6e <pow+0x3c>
    1f5e:	99 23       	and	r25, r25
    1f60:	4a f5       	brpl	.+82     	; 0x1fb4 <pow+0x82>
    1f62:	ff 3f       	cpi	r31, 0xFF	; 255
    1f64:	e1 05       	cpc	r30, r1
    1f66:	31 05       	cpc	r19, r1
    1f68:	21 05       	cpc	r18, r1
    1f6a:	19 f1       	breq	.+70     	; 0x1fb2 <pow+0x80>
    1f6c:	e8 94       	clt
    1f6e:	08 94       	sec
    1f70:	e7 95       	ror	r30
    1f72:	d9 01       	movw	r26, r18
    1f74:	aa 23       	and	r26, r26
    1f76:	29 f4       	brne	.+10     	; 0x1f82 <pow+0x50>
    1f78:	ab 2f       	mov	r26, r27
    1f7a:	be 2f       	mov	r27, r30
    1f7c:	f8 5f       	subi	r31, 0xF8	; 248
    1f7e:	d0 f3       	brcs	.-12     	; 0x1f74 <pow+0x42>
    1f80:	10 c0       	rjmp	.+32     	; 0x1fa2 <pow+0x70>
    1f82:	ff 5f       	subi	r31, 0xFF	; 255
    1f84:	70 f4       	brcc	.+28     	; 0x1fa2 <pow+0x70>
    1f86:	a6 95       	lsr	r26
    1f88:	e0 f7       	brcc	.-8      	; 0x1f82 <pow+0x50>
    1f8a:	f7 39       	cpi	r31, 0x97	; 151
    1f8c:	50 f0       	brcs	.+20     	; 0x1fa2 <pow+0x70>
    1f8e:	19 f0       	breq	.+6      	; 0x1f96 <pow+0x64>
    1f90:	ff 3a       	cpi	r31, 0xAF	; 175
    1f92:	38 f4       	brcc	.+14     	; 0x1fa2 <pow+0x70>
    1f94:	9f 77       	andi	r25, 0x7F	; 127
    1f96:	9f 93       	push	r25
    1f98:	0d d0       	rcall	.+26     	; 0x1fb4 <pow+0x82>
    1f9a:	0f 90       	pop	r0
    1f9c:	07 fc       	sbrc	r0, 7
    1f9e:	90 58       	subi	r25, 0x80	; 128
    1fa0:	08 95       	ret
    1fa2:	46 f0       	brts	.+16     	; 0x1fb4 <pow+0x82>
    1fa4:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>
    1fa8:	60 e0       	ldi	r22, 0x00	; 0
    1faa:	70 e0       	ldi	r23, 0x00	; 0
    1fac:	80 e8       	ldi	r24, 0x80	; 128
    1fae:	9f e3       	ldi	r25, 0x3F	; 63
    1fb0:	08 95       	ret
    1fb2:	4f e7       	ldi	r20, 0x7F	; 127
    1fb4:	9f 77       	andi	r25, 0x7F	; 127
    1fb6:	5f 93       	push	r21
    1fb8:	4f 93       	push	r20
    1fba:	3f 93       	push	r19
    1fbc:	2f 93       	push	r18
    1fbe:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <log>
    1fc2:	2f 91       	pop	r18
    1fc4:	3f 91       	pop	r19
    1fc6:	4f 91       	pop	r20
    1fc8:	5f 91       	pop	r21
    1fca:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__mulsf3>
    1fce:	0c 94 f1 0f 	jmp	0x1fe2	; 0x1fe2 <exp>
    1fd2:	29 f4       	brne	.+10     	; 0x1fde <pow+0xac>
    1fd4:	16 f0       	brts	.+4      	; 0x1fda <pow+0xa8>
    1fd6:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    1fda:	0c 94 d5 0e 	jmp	0x1daa	; 0x1daa <__fp_zero>
    1fde:	0c 94 91 0e 	jmp	0x1d22	; 0x1d22 <__fp_nan>

00001fe2 <exp>:
    1fe2:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__fp_splitA>
    1fe6:	a8 f3       	brcs	.-22     	; 0x1fd2 <pow+0xa0>
    1fe8:	96 38       	cpi	r25, 0x86	; 134
    1fea:	a0 f7       	brcc	.-24     	; 0x1fd4 <pow+0xa2>
    1fec:	07 f8       	bld	r0, 7
    1fee:	0f 92       	push	r0
    1ff0:	e8 94       	clt
    1ff2:	2b e3       	ldi	r18, 0x3B	; 59
    1ff4:	3a ea       	ldi	r19, 0xAA	; 170
    1ff6:	48 eb       	ldi	r20, 0xB8	; 184
    1ff8:	5f e7       	ldi	r21, 0x7F	; 127
    1ffa:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <__mulsf3_pse>
    1ffe:	0f 92       	push	r0
    2000:	0f 92       	push	r0
    2002:	0f 92       	push	r0
    2004:	4d b7       	in	r20, 0x3d	; 61
    2006:	5e b7       	in	r21, 0x3e	; 62
    2008:	0f 92       	push	r0
    200a:	0e 94 9a 10 	call	0x2134	; 0x2134 <modf>
    200e:	ee ea       	ldi	r30, 0xAE	; 174
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	0e 94 31 10 	call	0x2062	; 0x2062 <__fp_powser>
    2016:	4f 91       	pop	r20
    2018:	5f 91       	pop	r21
    201a:	ef 91       	pop	r30
    201c:	ff 91       	pop	r31
    201e:	e5 95       	asr	r30
    2020:	ee 1f       	adc	r30, r30
    2022:	ff 1f       	adc	r31, r31
    2024:	49 f0       	breq	.+18     	; 0x2038 <exp+0x56>
    2026:	fe 57       	subi	r31, 0x7E	; 126
    2028:	e0 68       	ori	r30, 0x80	; 128
    202a:	44 27       	eor	r20, r20
    202c:	ee 0f       	add	r30, r30
    202e:	44 1f       	adc	r20, r20
    2030:	fa 95       	dec	r31
    2032:	e1 f7       	brne	.-8      	; 0x202c <exp+0x4a>
    2034:	41 95       	neg	r20
    2036:	55 0b       	sbc	r21, r21
    2038:	0e 94 64 10 	call	0x20c8	; 0x20c8 <ldexp>
    203c:	0f 90       	pop	r0
    203e:	07 fe       	sbrs	r0, 7
    2040:	0c 94 58 10 	jmp	0x20b0	; 0x20b0 <inverse>
    2044:	08 95       	ret

00002046 <__fp_mpack>:
    2046:	9f 3f       	cpi	r25, 0xFF	; 255
    2048:	31 f0       	breq	.+12     	; 0x2056 <__fp_mpack_finite+0xc>

0000204a <__fp_mpack_finite>:
    204a:	91 50       	subi	r25, 0x01	; 1
    204c:	20 f4       	brcc	.+8      	; 0x2056 <__fp_mpack_finite+0xc>
    204e:	87 95       	ror	r24
    2050:	77 95       	ror	r23
    2052:	67 95       	ror	r22
    2054:	b7 95       	ror	r27
    2056:	88 0f       	add	r24, r24
    2058:	91 1d       	adc	r25, r1
    205a:	96 95       	lsr	r25
    205c:	87 95       	ror	r24
    205e:	97 f9       	bld	r25, 7
    2060:	08 95       	ret

00002062 <__fp_powser>:
    2062:	df 93       	push	r29
    2064:	cf 93       	push	r28
    2066:	1f 93       	push	r17
    2068:	0f 93       	push	r16
    206a:	ff 92       	push	r15
    206c:	ef 92       	push	r14
    206e:	df 92       	push	r13
    2070:	7b 01       	movw	r14, r22
    2072:	8c 01       	movw	r16, r24
    2074:	68 94       	set
    2076:	06 c0       	rjmp	.+12     	; 0x2084 <__fp_powser+0x22>
    2078:	da 2e       	mov	r13, r26
    207a:	ef 01       	movw	r28, r30
    207c:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__mulsf3x>
    2080:	fe 01       	movw	r30, r28
    2082:	e8 94       	clt
    2084:	a5 91       	lpm	r26, Z+
    2086:	25 91       	lpm	r18, Z+
    2088:	35 91       	lpm	r19, Z+
    208a:	45 91       	lpm	r20, Z+
    208c:	55 91       	lpm	r21, Z+
    208e:	a6 f3       	brts	.-24     	; 0x2078 <__fp_powser+0x16>
    2090:	ef 01       	movw	r28, r30
    2092:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <__addsf3x>
    2096:	fe 01       	movw	r30, r28
    2098:	97 01       	movw	r18, r14
    209a:	a8 01       	movw	r20, r16
    209c:	da 94       	dec	r13
    209e:	69 f7       	brne	.-38     	; 0x207a <__fp_powser+0x18>
    20a0:	df 90       	pop	r13
    20a2:	ef 90       	pop	r14
    20a4:	ff 90       	pop	r15
    20a6:	0f 91       	pop	r16
    20a8:	1f 91       	pop	r17
    20aa:	cf 91       	pop	r28
    20ac:	df 91       	pop	r29
    20ae:	08 95       	ret

000020b0 <inverse>:
    20b0:	9b 01       	movw	r18, r22
    20b2:	ac 01       	movw	r20, r24
    20b4:	60 e0       	ldi	r22, 0x00	; 0
    20b6:	70 e0       	ldi	r23, 0x00	; 0
    20b8:	80 e8       	ldi	r24, 0x80	; 128
    20ba:	9f e3       	ldi	r25, 0x3F	; 63
    20bc:	0c 94 ad 0d 	jmp	0x1b5a	; 0x1b5a <__divsf3>
    20c0:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__fp_inf>
    20c4:	0c 94 23 10 	jmp	0x2046	; 0x2046 <__fp_mpack>

000020c8 <ldexp>:
    20c8:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__fp_splitA>
    20cc:	d8 f3       	brcs	.-10     	; 0x20c4 <inverse+0x14>
    20ce:	99 23       	and	r25, r25
    20d0:	c9 f3       	breq	.-14     	; 0x20c4 <inverse+0x14>
    20d2:	94 0f       	add	r25, r20
    20d4:	51 1d       	adc	r21, r1
    20d6:	a3 f3       	brvs	.-24     	; 0x20c0 <inverse+0x10>
    20d8:	91 50       	subi	r25, 0x01	; 1
    20da:	50 40       	sbci	r21, 0x00	; 0
    20dc:	94 f0       	brlt	.+36     	; 0x2102 <ldexp+0x3a>
    20de:	59 f0       	breq	.+22     	; 0x20f6 <ldexp+0x2e>
    20e0:	88 23       	and	r24, r24
    20e2:	32 f0       	brmi	.+12     	; 0x20f0 <ldexp+0x28>
    20e4:	66 0f       	add	r22, r22
    20e6:	77 1f       	adc	r23, r23
    20e8:	88 1f       	adc	r24, r24
    20ea:	91 50       	subi	r25, 0x01	; 1
    20ec:	50 40       	sbci	r21, 0x00	; 0
    20ee:	c1 f7       	brne	.-16     	; 0x20e0 <ldexp+0x18>
    20f0:	9e 3f       	cpi	r25, 0xFE	; 254
    20f2:	51 05       	cpc	r21, r1
    20f4:	2c f7       	brge	.-54     	; 0x20c0 <inverse+0x10>
    20f6:	88 0f       	add	r24, r24
    20f8:	91 1d       	adc	r25, r1
    20fa:	96 95       	lsr	r25
    20fc:	87 95       	ror	r24
    20fe:	97 f9       	bld	r25, 7
    2100:	08 95       	ret
    2102:	5f 3f       	cpi	r21, 0xFF	; 255
    2104:	ac f0       	brlt	.+42     	; 0x2130 <ldexp+0x68>
    2106:	98 3e       	cpi	r25, 0xE8	; 232
    2108:	9c f0       	brlt	.+38     	; 0x2130 <ldexp+0x68>
    210a:	bb 27       	eor	r27, r27
    210c:	86 95       	lsr	r24
    210e:	77 95       	ror	r23
    2110:	67 95       	ror	r22
    2112:	b7 95       	ror	r27
    2114:	08 f4       	brcc	.+2      	; 0x2118 <ldexp+0x50>
    2116:	b1 60       	ori	r27, 0x01	; 1
    2118:	93 95       	inc	r25
    211a:	c1 f7       	brne	.-16     	; 0x210c <ldexp+0x44>
    211c:	bb 0f       	add	r27, r27
    211e:	58 f7       	brcc	.-42     	; 0x20f6 <ldexp+0x2e>
    2120:	11 f4       	brne	.+4      	; 0x2126 <ldexp+0x5e>
    2122:	60 ff       	sbrs	r22, 0
    2124:	e8 cf       	rjmp	.-48     	; 0x20f6 <ldexp+0x2e>
    2126:	6f 5f       	subi	r22, 0xFF	; 255
    2128:	7f 4f       	sbci	r23, 0xFF	; 255
    212a:	8f 4f       	sbci	r24, 0xFF	; 255
    212c:	9f 4f       	sbci	r25, 0xFF	; 255
    212e:	e3 cf       	rjmp	.-58     	; 0x20f6 <ldexp+0x2e>
    2130:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__fp_szero>

00002134 <modf>:
    2134:	fa 01       	movw	r30, r20
    2136:	dc 01       	movw	r26, r24
    2138:	aa 0f       	add	r26, r26
    213a:	bb 1f       	adc	r27, r27
    213c:	9b 01       	movw	r18, r22
    213e:	ac 01       	movw	r20, r24
    2140:	bf 57       	subi	r27, 0x7F	; 127
    2142:	28 f4       	brcc	.+10     	; 0x214e <modf+0x1a>
    2144:	22 27       	eor	r18, r18
    2146:	33 27       	eor	r19, r19
    2148:	44 27       	eor	r20, r20
    214a:	50 78       	andi	r21, 0x80	; 128
    214c:	20 c0       	rjmp	.+64     	; 0x218e <modf+0x5a>
    214e:	b7 51       	subi	r27, 0x17	; 23
    2150:	90 f4       	brcc	.+36     	; 0x2176 <modf+0x42>
    2152:	ab 2f       	mov	r26, r27
    2154:	00 24       	eor	r0, r0
    2156:	46 95       	lsr	r20
    2158:	37 95       	ror	r19
    215a:	27 95       	ror	r18
    215c:	01 1c       	adc	r0, r1
    215e:	a3 95       	inc	r26
    2160:	d2 f3       	brmi	.-12     	; 0x2156 <modf+0x22>
    2162:	00 20       	and	r0, r0
    2164:	71 f0       	breq	.+28     	; 0x2182 <modf+0x4e>
    2166:	22 0f       	add	r18, r18
    2168:	33 1f       	adc	r19, r19
    216a:	44 1f       	adc	r20, r20
    216c:	b3 95       	inc	r27
    216e:	da f3       	brmi	.-10     	; 0x2166 <modf+0x32>
    2170:	0e d0       	rcall	.+28     	; 0x218e <modf+0x5a>
    2172:	0c 94 40 0d 	jmp	0x1a80	; 0x1a80 <__subsf3>
    2176:	61 30       	cpi	r22, 0x01	; 1
    2178:	71 05       	cpc	r23, r1
    217a:	a0 e8       	ldi	r26, 0x80	; 128
    217c:	8a 07       	cpc	r24, r26
    217e:	b9 46       	sbci	r27, 0x69	; 105
    2180:	30 f4       	brcc	.+12     	; 0x218e <modf+0x5a>
    2182:	9b 01       	movw	r18, r22
    2184:	ac 01       	movw	r20, r24
    2186:	66 27       	eor	r22, r22
    2188:	77 27       	eor	r23, r23
    218a:	88 27       	eor	r24, r24
    218c:	90 78       	andi	r25, 0x80	; 128
    218e:	30 96       	adiw	r30, 0x00	; 0
    2190:	21 f0       	breq	.+8      	; 0x219a <modf+0x66>
    2192:	20 83       	st	Z, r18
    2194:	31 83       	std	Z+1, r19	; 0x01
    2196:	42 83       	std	Z+2, r20	; 0x02
    2198:	53 83       	std	Z+3, r21	; 0x03
    219a:	08 95       	ret

0000219c <__umulhisi3>:
    219c:	a2 9f       	mul	r26, r18
    219e:	b0 01       	movw	r22, r0
    21a0:	b3 9f       	mul	r27, r19
    21a2:	c0 01       	movw	r24, r0
    21a4:	a3 9f       	mul	r26, r19
    21a6:	70 0d       	add	r23, r0
    21a8:	81 1d       	adc	r24, r1
    21aa:	11 24       	eor	r1, r1
    21ac:	91 1d       	adc	r25, r1
    21ae:	b2 9f       	mul	r27, r18
    21b0:	70 0d       	add	r23, r0
    21b2:	81 1d       	adc	r24, r1
    21b4:	11 24       	eor	r1, r1
    21b6:	91 1d       	adc	r25, r1
    21b8:	08 95       	ret

000021ba <dtostrf>:
    21ba:	ef 92       	push	r14
    21bc:	0f 93       	push	r16
    21be:	1f 93       	push	r17
    21c0:	cf 93       	push	r28
    21c2:	df 93       	push	r29
    21c4:	e8 01       	movw	r28, r16
    21c6:	47 fd       	sbrc	r20, 7
    21c8:	02 c0       	rjmp	.+4      	; 0x21ce <dtostrf+0x14>
    21ca:	34 e0       	ldi	r19, 0x04	; 4
    21cc:	01 c0       	rjmp	.+2      	; 0x21d0 <dtostrf+0x16>
    21ce:	34 e1       	ldi	r19, 0x14	; 20
    21d0:	04 2e       	mov	r0, r20
    21d2:	00 0c       	add	r0, r0
    21d4:	55 0b       	sbc	r21, r21
    21d6:	57 ff       	sbrs	r21, 7
    21d8:	03 c0       	rjmp	.+6      	; 0x21e0 <dtostrf+0x26>
    21da:	51 95       	neg	r21
    21dc:	41 95       	neg	r20
    21de:	51 09       	sbc	r21, r1
    21e0:	e3 2e       	mov	r14, r19
    21e2:	02 2f       	mov	r16, r18
    21e4:	24 2f       	mov	r18, r20
    21e6:	ae 01       	movw	r20, r28
    21e8:	0e 94 34 11 	call	0x2268	; 0x2268 <dtoa_prf>
    21ec:	ce 01       	movw	r24, r28
    21ee:	df 91       	pop	r29
    21f0:	cf 91       	pop	r28
    21f2:	1f 91       	pop	r17
    21f4:	0f 91       	pop	r16
    21f6:	ef 90       	pop	r14
    21f8:	08 95       	ret

000021fa <memset>:
    21fa:	dc 01       	movw	r26, r24
    21fc:	01 c0       	rjmp	.+2      	; 0x2200 <memset+0x6>
    21fe:	6d 93       	st	X+, r22
    2200:	41 50       	subi	r20, 0x01	; 1
    2202:	50 40       	sbci	r21, 0x00	; 0
    2204:	e0 f7       	brcc	.-8      	; 0x21fe <memset+0x4>
    2206:	08 95       	ret

00002208 <itoa>:
    2208:	45 32       	cpi	r20, 0x25	; 37
    220a:	51 05       	cpc	r21, r1
    220c:	20 f4       	brcc	.+8      	; 0x2216 <itoa+0xe>
    220e:	42 30       	cpi	r20, 0x02	; 2
    2210:	10 f0       	brcs	.+4      	; 0x2216 <itoa+0xe>
    2212:	0c 94 0f 11 	jmp	0x221e	; 0x221e <__itoa_ncheck>
    2216:	fb 01       	movw	r30, r22
    2218:	10 82       	st	Z, r1
    221a:	cb 01       	movw	r24, r22
    221c:	08 95       	ret

0000221e <__itoa_ncheck>:
    221e:	bb 27       	eor	r27, r27
    2220:	4a 30       	cpi	r20, 0x0A	; 10
    2222:	31 f4       	brne	.+12     	; 0x2230 <__itoa_ncheck+0x12>
    2224:	99 23       	and	r25, r25
    2226:	22 f4       	brpl	.+8      	; 0x2230 <__itoa_ncheck+0x12>
    2228:	bd e2       	ldi	r27, 0x2D	; 45
    222a:	90 95       	com	r25
    222c:	81 95       	neg	r24
    222e:	9f 4f       	sbci	r25, 0xFF	; 255
    2230:	0c 94 1b 11 	jmp	0x2236	; 0x2236 <__utoa_common>

00002234 <__utoa_ncheck>:
    2234:	bb 27       	eor	r27, r27

00002236 <__utoa_common>:
    2236:	fb 01       	movw	r30, r22
    2238:	55 27       	eor	r21, r21
    223a:	aa 27       	eor	r26, r26
    223c:	88 0f       	add	r24, r24
    223e:	99 1f       	adc	r25, r25
    2240:	aa 1f       	adc	r26, r26
    2242:	a4 17       	cp	r26, r20
    2244:	10 f0       	brcs	.+4      	; 0x224a <__utoa_common+0x14>
    2246:	a4 1b       	sub	r26, r20
    2248:	83 95       	inc	r24
    224a:	50 51       	subi	r21, 0x10	; 16
    224c:	b9 f7       	brne	.-18     	; 0x223c <__utoa_common+0x6>
    224e:	a0 5d       	subi	r26, 0xD0	; 208
    2250:	aa 33       	cpi	r26, 0x3A	; 58
    2252:	08 f0       	brcs	.+2      	; 0x2256 <__utoa_common+0x20>
    2254:	a9 5d       	subi	r26, 0xD9	; 217
    2256:	a1 93       	st	Z+, r26
    2258:	00 97       	sbiw	r24, 0x00	; 0
    225a:	79 f7       	brne	.-34     	; 0x223a <__utoa_common+0x4>
    225c:	b1 11       	cpse	r27, r1
    225e:	b1 93       	st	Z+, r27
    2260:	11 92       	st	Z+, r1
    2262:	cb 01       	movw	r24, r22
    2264:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <strrev>

00002268 <dtoa_prf>:
    2268:	a9 e0       	ldi	r26, 0x09	; 9
    226a:	b0 e0       	ldi	r27, 0x00	; 0
    226c:	ea e3       	ldi	r30, 0x3A	; 58
    226e:	f1 e1       	ldi	r31, 0x11	; 17
    2270:	0c 94 7c 13 	jmp	0x26f8	; 0x26f8 <__prologue_saves__+0xc>
    2274:	6a 01       	movw	r12, r20
    2276:	12 2f       	mov	r17, r18
    2278:	b0 2e       	mov	r11, r16
    227a:	2b e3       	ldi	r18, 0x3B	; 59
    227c:	20 17       	cp	r18, r16
    227e:	20 f0       	brcs	.+8      	; 0x2288 <dtoa_prf+0x20>
    2280:	ff 24       	eor	r15, r15
    2282:	f3 94       	inc	r15
    2284:	f0 0e       	add	r15, r16
    2286:	02 c0       	rjmp	.+4      	; 0x228c <dtoa_prf+0x24>
    2288:	2c e3       	ldi	r18, 0x3C	; 60
    228a:	f2 2e       	mov	r15, r18
    228c:	0f 2d       	mov	r16, r15
    228e:	27 e0       	ldi	r18, 0x07	; 7
    2290:	ae 01       	movw	r20, r28
    2292:	4f 5f       	subi	r20, 0xFF	; 255
    2294:	5f 4f       	sbci	r21, 0xFF	; 255
    2296:	0e 94 8e 12 	call	0x251c	; 0x251c <__ftoa_engine>
    229a:	bc 01       	movw	r22, r24
    229c:	49 81       	ldd	r20, Y+1	; 0x01
    229e:	84 2f       	mov	r24, r20
    22a0:	89 70       	andi	r24, 0x09	; 9
    22a2:	81 30       	cpi	r24, 0x01	; 1
    22a4:	31 f0       	breq	.+12     	; 0x22b2 <dtoa_prf+0x4a>
    22a6:	e1 fc       	sbrc	r14, 1
    22a8:	06 c0       	rjmp	.+12     	; 0x22b6 <dtoa_prf+0x4e>
    22aa:	e0 fe       	sbrs	r14, 0
    22ac:	06 c0       	rjmp	.+12     	; 0x22ba <dtoa_prf+0x52>
    22ae:	90 e2       	ldi	r25, 0x20	; 32
    22b0:	05 c0       	rjmp	.+10     	; 0x22bc <dtoa_prf+0x54>
    22b2:	9d e2       	ldi	r25, 0x2D	; 45
    22b4:	03 c0       	rjmp	.+6      	; 0x22bc <dtoa_prf+0x54>
    22b6:	9b e2       	ldi	r25, 0x2B	; 43
    22b8:	01 c0       	rjmp	.+2      	; 0x22bc <dtoa_prf+0x54>
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	5e 2d       	mov	r21, r14
    22be:	50 71       	andi	r21, 0x10	; 16
    22c0:	43 ff       	sbrs	r20, 3
    22c2:	3c c0       	rjmp	.+120    	; 0x233c <dtoa_prf+0xd4>
    22c4:	91 11       	cpse	r25, r1
    22c6:	02 c0       	rjmp	.+4      	; 0x22cc <dtoa_prf+0x64>
    22c8:	83 e0       	ldi	r24, 0x03	; 3
    22ca:	01 c0       	rjmp	.+2      	; 0x22ce <dtoa_prf+0x66>
    22cc:	84 e0       	ldi	r24, 0x04	; 4
    22ce:	81 17       	cp	r24, r17
    22d0:	18 f4       	brcc	.+6      	; 0x22d8 <dtoa_prf+0x70>
    22d2:	21 2f       	mov	r18, r17
    22d4:	28 1b       	sub	r18, r24
    22d6:	01 c0       	rjmp	.+2      	; 0x22da <dtoa_prf+0x72>
    22d8:	20 e0       	ldi	r18, 0x00	; 0
    22da:	51 11       	cpse	r21, r1
    22dc:	0b c0       	rjmp	.+22     	; 0x22f4 <dtoa_prf+0x8c>
    22de:	f6 01       	movw	r30, r12
    22e0:	82 2f       	mov	r24, r18
    22e2:	30 e2       	ldi	r19, 0x20	; 32
    22e4:	88 23       	and	r24, r24
    22e6:	19 f0       	breq	.+6      	; 0x22ee <dtoa_prf+0x86>
    22e8:	31 93       	st	Z+, r19
    22ea:	81 50       	subi	r24, 0x01	; 1
    22ec:	fb cf       	rjmp	.-10     	; 0x22e4 <dtoa_prf+0x7c>
    22ee:	c2 0e       	add	r12, r18
    22f0:	d1 1c       	adc	r13, r1
    22f2:	20 e0       	ldi	r18, 0x00	; 0
    22f4:	99 23       	and	r25, r25
    22f6:	29 f0       	breq	.+10     	; 0x2302 <dtoa_prf+0x9a>
    22f8:	d6 01       	movw	r26, r12
    22fa:	9c 93       	st	X, r25
    22fc:	f6 01       	movw	r30, r12
    22fe:	31 96       	adiw	r30, 0x01	; 1
    2300:	6f 01       	movw	r12, r30
    2302:	c6 01       	movw	r24, r12
    2304:	03 96       	adiw	r24, 0x03	; 3
    2306:	e2 fe       	sbrs	r14, 2
    2308:	0a c0       	rjmp	.+20     	; 0x231e <dtoa_prf+0xb6>
    230a:	3e e4       	ldi	r19, 0x4E	; 78
    230c:	d6 01       	movw	r26, r12
    230e:	3c 93       	st	X, r19
    2310:	41 e4       	ldi	r20, 0x41	; 65
    2312:	11 96       	adiw	r26, 0x01	; 1
    2314:	4c 93       	st	X, r20
    2316:	11 97       	sbiw	r26, 0x01	; 1
    2318:	12 96       	adiw	r26, 0x02	; 2
    231a:	3c 93       	st	X, r19
    231c:	06 c0       	rjmp	.+12     	; 0x232a <dtoa_prf+0xc2>
    231e:	3e e6       	ldi	r19, 0x6E	; 110
    2320:	f6 01       	movw	r30, r12
    2322:	30 83       	st	Z, r19
    2324:	41 e6       	ldi	r20, 0x61	; 97
    2326:	41 83       	std	Z+1, r20	; 0x01
    2328:	32 83       	std	Z+2, r19	; 0x02
    232a:	fc 01       	movw	r30, r24
    232c:	32 2f       	mov	r19, r18
    232e:	40 e2       	ldi	r20, 0x20	; 32
    2330:	33 23       	and	r19, r19
    2332:	09 f4       	brne	.+2      	; 0x2336 <dtoa_prf+0xce>
    2334:	42 c0       	rjmp	.+132    	; 0x23ba <dtoa_prf+0x152>
    2336:	41 93       	st	Z+, r20
    2338:	31 50       	subi	r19, 0x01	; 1
    233a:	fa cf       	rjmp	.-12     	; 0x2330 <dtoa_prf+0xc8>
    233c:	42 ff       	sbrs	r20, 2
    233e:	44 c0       	rjmp	.+136    	; 0x23c8 <dtoa_prf+0x160>
    2340:	91 11       	cpse	r25, r1
    2342:	02 c0       	rjmp	.+4      	; 0x2348 <dtoa_prf+0xe0>
    2344:	83 e0       	ldi	r24, 0x03	; 3
    2346:	01 c0       	rjmp	.+2      	; 0x234a <dtoa_prf+0xe2>
    2348:	84 e0       	ldi	r24, 0x04	; 4
    234a:	81 17       	cp	r24, r17
    234c:	18 f4       	brcc	.+6      	; 0x2354 <dtoa_prf+0xec>
    234e:	21 2f       	mov	r18, r17
    2350:	28 1b       	sub	r18, r24
    2352:	01 c0       	rjmp	.+2      	; 0x2356 <dtoa_prf+0xee>
    2354:	20 e0       	ldi	r18, 0x00	; 0
    2356:	51 11       	cpse	r21, r1
    2358:	0b c0       	rjmp	.+22     	; 0x2370 <dtoa_prf+0x108>
    235a:	f6 01       	movw	r30, r12
    235c:	82 2f       	mov	r24, r18
    235e:	30 e2       	ldi	r19, 0x20	; 32
    2360:	88 23       	and	r24, r24
    2362:	19 f0       	breq	.+6      	; 0x236a <dtoa_prf+0x102>
    2364:	31 93       	st	Z+, r19
    2366:	81 50       	subi	r24, 0x01	; 1
    2368:	fb cf       	rjmp	.-10     	; 0x2360 <dtoa_prf+0xf8>
    236a:	c2 0e       	add	r12, r18
    236c:	d1 1c       	adc	r13, r1
    236e:	20 e0       	ldi	r18, 0x00	; 0
    2370:	99 23       	and	r25, r25
    2372:	29 f0       	breq	.+10     	; 0x237e <dtoa_prf+0x116>
    2374:	d6 01       	movw	r26, r12
    2376:	9c 93       	st	X, r25
    2378:	f6 01       	movw	r30, r12
    237a:	31 96       	adiw	r30, 0x01	; 1
    237c:	6f 01       	movw	r12, r30
    237e:	c6 01       	movw	r24, r12
    2380:	03 96       	adiw	r24, 0x03	; 3
    2382:	e2 fe       	sbrs	r14, 2
    2384:	0b c0       	rjmp	.+22     	; 0x239c <dtoa_prf+0x134>
    2386:	39 e4       	ldi	r19, 0x49	; 73
    2388:	d6 01       	movw	r26, r12
    238a:	3c 93       	st	X, r19
    238c:	3e e4       	ldi	r19, 0x4E	; 78
    238e:	11 96       	adiw	r26, 0x01	; 1
    2390:	3c 93       	st	X, r19
    2392:	11 97       	sbiw	r26, 0x01	; 1
    2394:	36 e4       	ldi	r19, 0x46	; 70
    2396:	12 96       	adiw	r26, 0x02	; 2
    2398:	3c 93       	st	X, r19
    239a:	07 c0       	rjmp	.+14     	; 0x23aa <dtoa_prf+0x142>
    239c:	39 e6       	ldi	r19, 0x69	; 105
    239e:	f6 01       	movw	r30, r12
    23a0:	30 83       	st	Z, r19
    23a2:	3e e6       	ldi	r19, 0x6E	; 110
    23a4:	31 83       	std	Z+1, r19	; 0x01
    23a6:	36 e6       	ldi	r19, 0x66	; 102
    23a8:	32 83       	std	Z+2, r19	; 0x02
    23aa:	fc 01       	movw	r30, r24
    23ac:	32 2f       	mov	r19, r18
    23ae:	40 e2       	ldi	r20, 0x20	; 32
    23b0:	33 23       	and	r19, r19
    23b2:	19 f0       	breq	.+6      	; 0x23ba <dtoa_prf+0x152>
    23b4:	41 93       	st	Z+, r20
    23b6:	31 50       	subi	r19, 0x01	; 1
    23b8:	fb cf       	rjmp	.-10     	; 0x23b0 <dtoa_prf+0x148>
    23ba:	fc 01       	movw	r30, r24
    23bc:	e2 0f       	add	r30, r18
    23be:	f1 1d       	adc	r31, r1
    23c0:	10 82       	st	Z, r1
    23c2:	8e ef       	ldi	r24, 0xFE	; 254
    23c4:	9f ef       	ldi	r25, 0xFF	; 255
    23c6:	a6 c0       	rjmp	.+332    	; 0x2514 <dtoa_prf+0x2ac>
    23c8:	21 e0       	ldi	r18, 0x01	; 1
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	91 11       	cpse	r25, r1
    23ce:	02 c0       	rjmp	.+4      	; 0x23d4 <dtoa_prf+0x16c>
    23d0:	20 e0       	ldi	r18, 0x00	; 0
    23d2:	30 e0       	ldi	r19, 0x00	; 0
    23d4:	16 16       	cp	r1, r22
    23d6:	17 06       	cpc	r1, r23
    23d8:	1c f4       	brge	.+6      	; 0x23e0 <dtoa_prf+0x178>
    23da:	fb 01       	movw	r30, r22
    23dc:	31 96       	adiw	r30, 0x01	; 1
    23de:	02 c0       	rjmp	.+4      	; 0x23e4 <dtoa_prf+0x17c>
    23e0:	e1 e0       	ldi	r30, 0x01	; 1
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	2e 0f       	add	r18, r30
    23e6:	3f 1f       	adc	r19, r31
    23e8:	bb 20       	and	r11, r11
    23ea:	21 f0       	breq	.+8      	; 0x23f4 <dtoa_prf+0x18c>
    23ec:	eb 2d       	mov	r30, r11
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	31 96       	adiw	r30, 0x01	; 1
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <dtoa_prf+0x190>
    23f4:	e0 e0       	ldi	r30, 0x00	; 0
    23f6:	f0 e0       	ldi	r31, 0x00	; 0
    23f8:	2e 0f       	add	r18, r30
    23fa:	3f 1f       	adc	r19, r31
    23fc:	e1 2f       	mov	r30, r17
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	2e 17       	cp	r18, r30
    2402:	3f 07       	cpc	r19, r31
    2404:	1c f4       	brge	.+6      	; 0x240c <dtoa_prf+0x1a4>
    2406:	12 1b       	sub	r17, r18
    2408:	21 2f       	mov	r18, r17
    240a:	01 c0       	rjmp	.+2      	; 0x240e <dtoa_prf+0x1a6>
    240c:	20 e0       	ldi	r18, 0x00	; 0
    240e:	8e 2d       	mov	r24, r14
    2410:	88 71       	andi	r24, 0x18	; 24
    2412:	59 f4       	brne	.+22     	; 0x242a <dtoa_prf+0x1c2>
    2414:	f6 01       	movw	r30, r12
    2416:	82 2f       	mov	r24, r18
    2418:	30 e2       	ldi	r19, 0x20	; 32
    241a:	88 23       	and	r24, r24
    241c:	19 f0       	breq	.+6      	; 0x2424 <dtoa_prf+0x1bc>
    241e:	31 93       	st	Z+, r19
    2420:	81 50       	subi	r24, 0x01	; 1
    2422:	fb cf       	rjmp	.-10     	; 0x241a <dtoa_prf+0x1b2>
    2424:	c2 0e       	add	r12, r18
    2426:	d1 1c       	adc	r13, r1
    2428:	20 e0       	ldi	r18, 0x00	; 0
    242a:	99 23       	and	r25, r25
    242c:	29 f0       	breq	.+10     	; 0x2438 <dtoa_prf+0x1d0>
    242e:	d6 01       	movw	r26, r12
    2430:	9c 93       	st	X, r25
    2432:	f6 01       	movw	r30, r12
    2434:	31 96       	adiw	r30, 0x01	; 1
    2436:	6f 01       	movw	r12, r30
    2438:	51 11       	cpse	r21, r1
    243a:	0b c0       	rjmp	.+22     	; 0x2452 <dtoa_prf+0x1ea>
    243c:	f6 01       	movw	r30, r12
    243e:	82 2f       	mov	r24, r18
    2440:	90 e3       	ldi	r25, 0x30	; 48
    2442:	88 23       	and	r24, r24
    2444:	19 f0       	breq	.+6      	; 0x244c <dtoa_prf+0x1e4>
    2446:	91 93       	st	Z+, r25
    2448:	81 50       	subi	r24, 0x01	; 1
    244a:	fb cf       	rjmp	.-10     	; 0x2442 <dtoa_prf+0x1da>
    244c:	c2 0e       	add	r12, r18
    244e:	d1 1c       	adc	r13, r1
    2450:	20 e0       	ldi	r18, 0x00	; 0
    2452:	0f 2d       	mov	r16, r15
    2454:	06 0f       	add	r16, r22
    2456:	9a 81       	ldd	r25, Y+2	; 0x02
    2458:	34 2f       	mov	r19, r20
    245a:	30 71       	andi	r19, 0x10	; 16
    245c:	44 ff       	sbrs	r20, 4
    245e:	03 c0       	rjmp	.+6      	; 0x2466 <dtoa_prf+0x1fe>
    2460:	91 33       	cpi	r25, 0x31	; 49
    2462:	09 f4       	brne	.+2      	; 0x2466 <dtoa_prf+0x1fe>
    2464:	01 50       	subi	r16, 0x01	; 1
    2466:	10 16       	cp	r1, r16
    2468:	24 f4       	brge	.+8      	; 0x2472 <dtoa_prf+0x20a>
    246a:	09 30       	cpi	r16, 0x09	; 9
    246c:	18 f0       	brcs	.+6      	; 0x2474 <dtoa_prf+0x20c>
    246e:	08 e0       	ldi	r16, 0x08	; 8
    2470:	01 c0       	rjmp	.+2      	; 0x2474 <dtoa_prf+0x20c>
    2472:	01 e0       	ldi	r16, 0x01	; 1
    2474:	ab 01       	movw	r20, r22
    2476:	77 ff       	sbrs	r23, 7
    2478:	02 c0       	rjmp	.+4      	; 0x247e <dtoa_prf+0x216>
    247a:	40 e0       	ldi	r20, 0x00	; 0
    247c:	50 e0       	ldi	r21, 0x00	; 0
    247e:	fb 01       	movw	r30, r22
    2480:	e4 1b       	sub	r30, r20
    2482:	f5 0b       	sbc	r31, r21
    2484:	a1 e0       	ldi	r26, 0x01	; 1
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	ac 0f       	add	r26, r28
    248a:	bd 1f       	adc	r27, r29
    248c:	ea 0f       	add	r30, r26
    248e:	fb 1f       	adc	r31, r27
    2490:	8e e2       	ldi	r24, 0x2E	; 46
    2492:	a8 2e       	mov	r10, r24
    2494:	4b 01       	movw	r8, r22
    2496:	80 1a       	sub	r8, r16
    2498:	91 08       	sbc	r9, r1
    249a:	0b 2d       	mov	r16, r11
    249c:	10 e0       	ldi	r17, 0x00	; 0
    249e:	11 95       	neg	r17
    24a0:	01 95       	neg	r16
    24a2:	11 09       	sbc	r17, r1
    24a4:	4f 3f       	cpi	r20, 0xFF	; 255
    24a6:	bf ef       	ldi	r27, 0xFF	; 255
    24a8:	5b 07       	cpc	r21, r27
    24aa:	21 f4       	brne	.+8      	; 0x24b4 <dtoa_prf+0x24c>
    24ac:	d6 01       	movw	r26, r12
    24ae:	ac 92       	st	X, r10
    24b0:	11 96       	adiw	r26, 0x01	; 1
    24b2:	6d 01       	movw	r12, r26
    24b4:	64 17       	cp	r22, r20
    24b6:	75 07       	cpc	r23, r21
    24b8:	2c f0       	brlt	.+10     	; 0x24c4 <dtoa_prf+0x25c>
    24ba:	84 16       	cp	r8, r20
    24bc:	95 06       	cpc	r9, r21
    24be:	14 f4       	brge	.+4      	; 0x24c4 <dtoa_prf+0x25c>
    24c0:	81 81       	ldd	r24, Z+1	; 0x01
    24c2:	01 c0       	rjmp	.+2      	; 0x24c6 <dtoa_prf+0x25e>
    24c4:	80 e3       	ldi	r24, 0x30	; 48
    24c6:	41 50       	subi	r20, 0x01	; 1
    24c8:	51 09       	sbc	r21, r1
    24ca:	31 96       	adiw	r30, 0x01	; 1
    24cc:	d6 01       	movw	r26, r12
    24ce:	11 96       	adiw	r26, 0x01	; 1
    24d0:	7d 01       	movw	r14, r26
    24d2:	40 17       	cp	r20, r16
    24d4:	51 07       	cpc	r21, r17
    24d6:	24 f0       	brlt	.+8      	; 0x24e0 <dtoa_prf+0x278>
    24d8:	d6 01       	movw	r26, r12
    24da:	8c 93       	st	X, r24
    24dc:	67 01       	movw	r12, r14
    24de:	e2 cf       	rjmp	.-60     	; 0x24a4 <dtoa_prf+0x23c>
    24e0:	64 17       	cp	r22, r20
    24e2:	75 07       	cpc	r23, r21
    24e4:	39 f4       	brne	.+14     	; 0x24f4 <dtoa_prf+0x28c>
    24e6:	96 33       	cpi	r25, 0x36	; 54
    24e8:	20 f4       	brcc	.+8      	; 0x24f2 <dtoa_prf+0x28a>
    24ea:	95 33       	cpi	r25, 0x35	; 53
    24ec:	19 f4       	brne	.+6      	; 0x24f4 <dtoa_prf+0x28c>
    24ee:	31 11       	cpse	r19, r1
    24f0:	01 c0       	rjmp	.+2      	; 0x24f4 <dtoa_prf+0x28c>
    24f2:	81 e3       	ldi	r24, 0x31	; 49
    24f4:	f6 01       	movw	r30, r12
    24f6:	80 83       	st	Z, r24
    24f8:	f7 01       	movw	r30, r14
    24fa:	82 2f       	mov	r24, r18
    24fc:	90 e2       	ldi	r25, 0x20	; 32
    24fe:	88 23       	and	r24, r24
    2500:	19 f0       	breq	.+6      	; 0x2508 <dtoa_prf+0x2a0>
    2502:	91 93       	st	Z+, r25
    2504:	81 50       	subi	r24, 0x01	; 1
    2506:	fb cf       	rjmp	.-10     	; 0x24fe <dtoa_prf+0x296>
    2508:	f7 01       	movw	r30, r14
    250a:	e2 0f       	add	r30, r18
    250c:	f1 1d       	adc	r31, r1
    250e:	10 82       	st	Z, r1
    2510:	80 e0       	ldi	r24, 0x00	; 0
    2512:	90 e0       	ldi	r25, 0x00	; 0
    2514:	29 96       	adiw	r28, 0x09	; 9
    2516:	ec e0       	ldi	r30, 0x0C	; 12
    2518:	0c 94 98 13 	jmp	0x2730	; 0x2730 <__epilogue_restores__+0xc>

0000251c <__ftoa_engine>:
    251c:	28 30       	cpi	r18, 0x08	; 8
    251e:	08 f0       	brcs	.+2      	; 0x2522 <__ftoa_engine+0x6>
    2520:	27 e0       	ldi	r18, 0x07	; 7
    2522:	33 27       	eor	r19, r19
    2524:	da 01       	movw	r26, r20
    2526:	99 0f       	add	r25, r25
    2528:	31 1d       	adc	r19, r1
    252a:	87 fd       	sbrc	r24, 7
    252c:	91 60       	ori	r25, 0x01	; 1
    252e:	00 96       	adiw	r24, 0x00	; 0
    2530:	61 05       	cpc	r22, r1
    2532:	71 05       	cpc	r23, r1
    2534:	39 f4       	brne	.+14     	; 0x2544 <__ftoa_engine+0x28>
    2536:	32 60       	ori	r19, 0x02	; 2
    2538:	2e 5f       	subi	r18, 0xFE	; 254
    253a:	3d 93       	st	X+, r19
    253c:	30 e3       	ldi	r19, 0x30	; 48
    253e:	2a 95       	dec	r18
    2540:	e1 f7       	brne	.-8      	; 0x253a <__ftoa_engine+0x1e>
    2542:	08 95       	ret
    2544:	9f 3f       	cpi	r25, 0xFF	; 255
    2546:	30 f0       	brcs	.+12     	; 0x2554 <__ftoa_engine+0x38>
    2548:	80 38       	cpi	r24, 0x80	; 128
    254a:	71 05       	cpc	r23, r1
    254c:	61 05       	cpc	r22, r1
    254e:	09 f0       	breq	.+2      	; 0x2552 <__ftoa_engine+0x36>
    2550:	3c 5f       	subi	r19, 0xFC	; 252
    2552:	3c 5f       	subi	r19, 0xFC	; 252
    2554:	3d 93       	st	X+, r19
    2556:	91 30       	cpi	r25, 0x01	; 1
    2558:	08 f0       	brcs	.+2      	; 0x255c <__ftoa_engine+0x40>
    255a:	80 68       	ori	r24, 0x80	; 128
    255c:	91 1d       	adc	r25, r1
    255e:	df 93       	push	r29
    2560:	cf 93       	push	r28
    2562:	1f 93       	push	r17
    2564:	0f 93       	push	r16
    2566:	ff 92       	push	r15
    2568:	ef 92       	push	r14
    256a:	19 2f       	mov	r17, r25
    256c:	98 7f       	andi	r25, 0xF8	; 248
    256e:	96 95       	lsr	r25
    2570:	e9 2f       	mov	r30, r25
    2572:	96 95       	lsr	r25
    2574:	96 95       	lsr	r25
    2576:	e9 0f       	add	r30, r25
    2578:	ff 27       	eor	r31, r31
    257a:	e0 5d       	subi	r30, 0xD0	; 208
    257c:	fe 4f       	sbci	r31, 0xFE	; 254
    257e:	99 27       	eor	r25, r25
    2580:	33 27       	eor	r19, r19
    2582:	ee 24       	eor	r14, r14
    2584:	ff 24       	eor	r15, r15
    2586:	a7 01       	movw	r20, r14
    2588:	e7 01       	movw	r28, r14
    258a:	05 90       	lpm	r0, Z+
    258c:	08 94       	sec
    258e:	07 94       	ror	r0
    2590:	28 f4       	brcc	.+10     	; 0x259c <__ftoa_engine+0x80>
    2592:	36 0f       	add	r19, r22
    2594:	e7 1e       	adc	r14, r23
    2596:	f8 1e       	adc	r15, r24
    2598:	49 1f       	adc	r20, r25
    259a:	51 1d       	adc	r21, r1
    259c:	66 0f       	add	r22, r22
    259e:	77 1f       	adc	r23, r23
    25a0:	88 1f       	adc	r24, r24
    25a2:	99 1f       	adc	r25, r25
    25a4:	06 94       	lsr	r0
    25a6:	a1 f7       	brne	.-24     	; 0x2590 <__ftoa_engine+0x74>
    25a8:	05 90       	lpm	r0, Z+
    25aa:	07 94       	ror	r0
    25ac:	28 f4       	brcc	.+10     	; 0x25b8 <__ftoa_engine+0x9c>
    25ae:	e7 0e       	add	r14, r23
    25b0:	f8 1e       	adc	r15, r24
    25b2:	49 1f       	adc	r20, r25
    25b4:	56 1f       	adc	r21, r22
    25b6:	c1 1d       	adc	r28, r1
    25b8:	77 0f       	add	r23, r23
    25ba:	88 1f       	adc	r24, r24
    25bc:	99 1f       	adc	r25, r25
    25be:	66 1f       	adc	r22, r22
    25c0:	06 94       	lsr	r0
    25c2:	a1 f7       	brne	.-24     	; 0x25ac <__ftoa_engine+0x90>
    25c4:	05 90       	lpm	r0, Z+
    25c6:	07 94       	ror	r0
    25c8:	28 f4       	brcc	.+10     	; 0x25d4 <__ftoa_engine+0xb8>
    25ca:	f8 0e       	add	r15, r24
    25cc:	49 1f       	adc	r20, r25
    25ce:	56 1f       	adc	r21, r22
    25d0:	c7 1f       	adc	r28, r23
    25d2:	d1 1d       	adc	r29, r1
    25d4:	88 0f       	add	r24, r24
    25d6:	99 1f       	adc	r25, r25
    25d8:	66 1f       	adc	r22, r22
    25da:	77 1f       	adc	r23, r23
    25dc:	06 94       	lsr	r0
    25de:	a1 f7       	brne	.-24     	; 0x25c8 <__ftoa_engine+0xac>
    25e0:	05 90       	lpm	r0, Z+
    25e2:	07 94       	ror	r0
    25e4:	20 f4       	brcc	.+8      	; 0x25ee <__ftoa_engine+0xd2>
    25e6:	49 0f       	add	r20, r25
    25e8:	56 1f       	adc	r21, r22
    25ea:	c7 1f       	adc	r28, r23
    25ec:	d8 1f       	adc	r29, r24
    25ee:	99 0f       	add	r25, r25
    25f0:	66 1f       	adc	r22, r22
    25f2:	77 1f       	adc	r23, r23
    25f4:	88 1f       	adc	r24, r24
    25f6:	06 94       	lsr	r0
    25f8:	a9 f7       	brne	.-22     	; 0x25e4 <__ftoa_engine+0xc8>
    25fa:	84 91       	lpm	r24, Z
    25fc:	10 95       	com	r17
    25fe:	17 70       	andi	r17, 0x07	; 7
    2600:	41 f0       	breq	.+16     	; 0x2612 <__ftoa_engine+0xf6>
    2602:	d6 95       	lsr	r29
    2604:	c7 95       	ror	r28
    2606:	57 95       	ror	r21
    2608:	47 95       	ror	r20
    260a:	f7 94       	ror	r15
    260c:	e7 94       	ror	r14
    260e:	1a 95       	dec	r17
    2610:	c1 f7       	brne	.-16     	; 0x2602 <__ftoa_engine+0xe6>
    2612:	e6 ed       	ldi	r30, 0xD6	; 214
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	68 94       	set
    2618:	15 90       	lpm	r1, Z+
    261a:	15 91       	lpm	r17, Z+
    261c:	35 91       	lpm	r19, Z+
    261e:	65 91       	lpm	r22, Z+
    2620:	95 91       	lpm	r25, Z+
    2622:	05 90       	lpm	r0, Z+
    2624:	7f e2       	ldi	r23, 0x2F	; 47
    2626:	73 95       	inc	r23
    2628:	e1 18       	sub	r14, r1
    262a:	f1 0a       	sbc	r15, r17
    262c:	43 0b       	sbc	r20, r19
    262e:	56 0b       	sbc	r21, r22
    2630:	c9 0b       	sbc	r28, r25
    2632:	d0 09       	sbc	r29, r0
    2634:	c0 f7       	brcc	.-16     	; 0x2626 <__ftoa_engine+0x10a>
    2636:	e1 0c       	add	r14, r1
    2638:	f1 1e       	adc	r15, r17
    263a:	43 1f       	adc	r20, r19
    263c:	56 1f       	adc	r21, r22
    263e:	c9 1f       	adc	r28, r25
    2640:	d0 1d       	adc	r29, r0
    2642:	7e f4       	brtc	.+30     	; 0x2662 <__ftoa_engine+0x146>
    2644:	70 33       	cpi	r23, 0x30	; 48
    2646:	11 f4       	brne	.+4      	; 0x264c <__ftoa_engine+0x130>
    2648:	8a 95       	dec	r24
    264a:	e6 cf       	rjmp	.-52     	; 0x2618 <__ftoa_engine+0xfc>
    264c:	e8 94       	clt
    264e:	01 50       	subi	r16, 0x01	; 1
    2650:	30 f0       	brcs	.+12     	; 0x265e <__ftoa_engine+0x142>
    2652:	08 0f       	add	r16, r24
    2654:	0a f4       	brpl	.+2      	; 0x2658 <__ftoa_engine+0x13c>
    2656:	00 27       	eor	r16, r16
    2658:	02 17       	cp	r16, r18
    265a:	08 f4       	brcc	.+2      	; 0x265e <__ftoa_engine+0x142>
    265c:	20 2f       	mov	r18, r16
    265e:	23 95       	inc	r18
    2660:	02 2f       	mov	r16, r18
    2662:	7a 33       	cpi	r23, 0x3A	; 58
    2664:	28 f0       	brcs	.+10     	; 0x2670 <__ftoa_engine+0x154>
    2666:	79 e3       	ldi	r23, 0x39	; 57
    2668:	7d 93       	st	X+, r23
    266a:	2a 95       	dec	r18
    266c:	e9 f7       	brne	.-6      	; 0x2668 <__ftoa_engine+0x14c>
    266e:	10 c0       	rjmp	.+32     	; 0x2690 <__ftoa_engine+0x174>
    2670:	7d 93       	st	X+, r23
    2672:	2a 95       	dec	r18
    2674:	89 f6       	brne	.-94     	; 0x2618 <__ftoa_engine+0xfc>
    2676:	06 94       	lsr	r0
    2678:	97 95       	ror	r25
    267a:	67 95       	ror	r22
    267c:	37 95       	ror	r19
    267e:	17 95       	ror	r17
    2680:	17 94       	ror	r1
    2682:	e1 18       	sub	r14, r1
    2684:	f1 0a       	sbc	r15, r17
    2686:	43 0b       	sbc	r20, r19
    2688:	56 0b       	sbc	r21, r22
    268a:	c9 0b       	sbc	r28, r25
    268c:	d0 09       	sbc	r29, r0
    268e:	98 f0       	brcs	.+38     	; 0x26b6 <__ftoa_engine+0x19a>
    2690:	23 95       	inc	r18
    2692:	7e 91       	ld	r23, -X
    2694:	73 95       	inc	r23
    2696:	7a 33       	cpi	r23, 0x3A	; 58
    2698:	08 f0       	brcs	.+2      	; 0x269c <__ftoa_engine+0x180>
    269a:	70 e3       	ldi	r23, 0x30	; 48
    269c:	7c 93       	st	X, r23
    269e:	20 13       	cpse	r18, r16
    26a0:	b8 f7       	brcc	.-18     	; 0x2690 <__ftoa_engine+0x174>
    26a2:	7e 91       	ld	r23, -X
    26a4:	70 61       	ori	r23, 0x10	; 16
    26a6:	7d 93       	st	X+, r23
    26a8:	30 f0       	brcs	.+12     	; 0x26b6 <__ftoa_engine+0x19a>
    26aa:	83 95       	inc	r24
    26ac:	71 e3       	ldi	r23, 0x31	; 49
    26ae:	7d 93       	st	X+, r23
    26b0:	70 e3       	ldi	r23, 0x30	; 48
    26b2:	2a 95       	dec	r18
    26b4:	e1 f7       	brne	.-8      	; 0x26ae <__ftoa_engine+0x192>
    26b6:	11 24       	eor	r1, r1
    26b8:	ef 90       	pop	r14
    26ba:	ff 90       	pop	r15
    26bc:	0f 91       	pop	r16
    26be:	1f 91       	pop	r17
    26c0:	cf 91       	pop	r28
    26c2:	df 91       	pop	r29
    26c4:	99 27       	eor	r25, r25
    26c6:	87 fd       	sbrc	r24, 7
    26c8:	90 95       	com	r25
    26ca:	08 95       	ret

000026cc <strrev>:
    26cc:	dc 01       	movw	r26, r24
    26ce:	fc 01       	movw	r30, r24
    26d0:	67 2f       	mov	r22, r23
    26d2:	71 91       	ld	r23, Z+
    26d4:	77 23       	and	r23, r23
    26d6:	e1 f7       	brne	.-8      	; 0x26d0 <strrev+0x4>
    26d8:	32 97       	sbiw	r30, 0x02	; 2
    26da:	04 c0       	rjmp	.+8      	; 0x26e4 <strrev+0x18>
    26dc:	7c 91       	ld	r23, X
    26de:	6d 93       	st	X+, r22
    26e0:	70 83       	st	Z, r23
    26e2:	62 91       	ld	r22, -Z
    26e4:	ae 17       	cp	r26, r30
    26e6:	bf 07       	cpc	r27, r31
    26e8:	c8 f3       	brcs	.-14     	; 0x26dc <strrev+0x10>
    26ea:	08 95       	ret

000026ec <__prologue_saves__>:
    26ec:	2f 92       	push	r2
    26ee:	3f 92       	push	r3
    26f0:	4f 92       	push	r4
    26f2:	5f 92       	push	r5
    26f4:	6f 92       	push	r6
    26f6:	7f 92       	push	r7
    26f8:	8f 92       	push	r8
    26fa:	9f 92       	push	r9
    26fc:	af 92       	push	r10
    26fe:	bf 92       	push	r11
    2700:	cf 92       	push	r12
    2702:	df 92       	push	r13
    2704:	ef 92       	push	r14
    2706:	ff 92       	push	r15
    2708:	0f 93       	push	r16
    270a:	1f 93       	push	r17
    270c:	cf 93       	push	r28
    270e:	df 93       	push	r29
    2710:	cd b7       	in	r28, 0x3d	; 61
    2712:	de b7       	in	r29, 0x3e	; 62
    2714:	ca 1b       	sub	r28, r26
    2716:	db 0b       	sbc	r29, r27
    2718:	0f b6       	in	r0, 0x3f	; 63
    271a:	f8 94       	cli
    271c:	de bf       	out	0x3e, r29	; 62
    271e:	0f be       	out	0x3f, r0	; 63
    2720:	cd bf       	out	0x3d, r28	; 61
    2722:	09 94       	ijmp

00002724 <__epilogue_restores__>:
    2724:	2a 88       	ldd	r2, Y+18	; 0x12
    2726:	39 88       	ldd	r3, Y+17	; 0x11
    2728:	48 88       	ldd	r4, Y+16	; 0x10
    272a:	5f 84       	ldd	r5, Y+15	; 0x0f
    272c:	6e 84       	ldd	r6, Y+14	; 0x0e
    272e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2730:	8c 84       	ldd	r8, Y+12	; 0x0c
    2732:	9b 84       	ldd	r9, Y+11	; 0x0b
    2734:	aa 84       	ldd	r10, Y+10	; 0x0a
    2736:	b9 84       	ldd	r11, Y+9	; 0x09
    2738:	c8 84       	ldd	r12, Y+8	; 0x08
    273a:	df 80       	ldd	r13, Y+7	; 0x07
    273c:	ee 80       	ldd	r14, Y+6	; 0x06
    273e:	fd 80       	ldd	r15, Y+5	; 0x05
    2740:	0c 81       	ldd	r16, Y+4	; 0x04
    2742:	1b 81       	ldd	r17, Y+3	; 0x03
    2744:	aa 81       	ldd	r26, Y+2	; 0x02
    2746:	b9 81       	ldd	r27, Y+1	; 0x01
    2748:	ce 0f       	add	r28, r30
    274a:	d1 1d       	adc	r29, r1
    274c:	0f b6       	in	r0, 0x3f	; 63
    274e:	f8 94       	cli
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	0f be       	out	0x3f, r0	; 63
    2754:	cd bf       	out	0x3d, r28	; 61
    2756:	ed 01       	movw	r28, r26
    2758:	08 95       	ret

0000275a <_exit>:
    275a:	f8 94       	cli

0000275c <__stop_program>:
    275c:	ff cf       	rjmp	.-2      	; 0x275c <__stop_program>
