# FPGA UDP/IP
_For a longer read, check out the [blog](https://johnpedraza.org/projects/fpga-udp-ip/)._

A UDP/IP network stack written in Hardcaml, targeting the Nexys A7 board with an 
Artix-7 FPGA (Xilinx 7 Series, XC7A100TCSG324-1).
