#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9ef7503230 .scope module, "bitIdentifierCountReceive" "bitIdentifierCountReceive" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7f9ef7502ac0_0 .var "bitCount", 3 0;
o0x10d362038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ef7517fa0_0 .net "bitReceived", 0 0, o0x10d362038;  0 drivers
v0x7f9ef7518040_0 .var "characterReceived", 0 0;
v0x7f9ef75180f0_0 .var "characterReceivedState", 0 0;
o0x10d3620c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ef7518190_0 .net "clk", 0 0, o0x10d3620c8;  0 drivers
o0x10d3620f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ef7518270_0 .net "enable", 0 0, o0x10d3620f8;  0 drivers
o0x10d362128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ef7518310_0 .net "reset", 0 0, o0x10d362128;  0 drivers
E_0x7f9ef7502690 .event edge, v0x7f9ef75180f0_0, v0x7f9ef7502ac0_0, v0x7f9ef7518270_0;
E_0x7f9ef7506050 .event posedge, v0x7f9ef7518190_0;
S_0x7f9ef7506480 .scope module, "networkHardware_testbench" "networkHardware_testbench" 3 33;
 .timescale 0 0;
P_0x7f9ef7507e70 .param/l "ClockDelay" 0 3 51, +C4<00000000000000000000000000000010>;
v0x7f9ef751ca40_0 .var "CLOCK_50", 0 0;
v0x7f9ef751cad0_0 .var "KEY", 2 0;
v0x7f9ef751cb60_0 .net "LEDR", 9 0, v0x7f9ef751bac0_0;  1 drivers
v0x7f9ef751cbf0_0 .var "SW", 9 0;
v0x7f9ef751cca0_0 .net "characterReceived", 0 0, v0x7f9ef751a220_0;  1 drivers
v0x7f9ef751cdf0_0 .net "characterSent", 0 0, v0x7f9ef751af40_0;  1 drivers
v0x7f9ef751ce80_0 .var/i "i", 31 0;
v0x7f9ef751cf10_0 .var "load", 0 0;
v0x7f9ef751cfe0_0 .net "parallelDataIn", 7 0, v0x7f9ef7518c40_0;  1 drivers
v0x7f9ef751d0f0_0 .var "parallelDataOut", 7 0;
v0x7f9ef751d1c0_0 .var "serialDataIn", 0 0;
v0x7f9ef751d250_0 .net "serialDataOut", 0 0, v0x7f9ef7519530_0;  1 drivers
v0x7f9ef751d320_0 .var "transmitEnable", 0 0;
S_0x7f9ef7518440 .scope module, "dut" "networkHardware" 3 47, 3 7 0, S_0x7f9ef7506480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "LEDR"
    .port_info 1 /INPUT 10 "SW"
    .port_info 2 /INPUT 3 "KEY"
    .port_info 3 /INPUT 1 "CLOCK_50"
    .port_info 4 /INPUT 1 "transmitEnable"
    .port_info 5 /INPUT 8 "parallelDataOut"
    .port_info 6 /INPUT 1 "load"
    .port_info 7 /OUTPUT 8 "parallelDataIn"
    .port_info 8 /OUTPUT 1 "characterReceived"
    .port_info 9 /OUTPUT 1 "characterSent"
    .port_info 10 /INPUT 1 "serialDataIn"
    .port_info 11 /OUTPUT 1 "serialDataOut"
L_0x7f9ef751d450 .functor NOT 1, L_0x7f9ef751d3b0, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751d5a0 .functor NOT 1, L_0x7f9ef751d500, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751d790 .functor NOT 1, L_0x7f9ef751d650, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751d8e0 .functor NOT 1, L_0x7f9ef751d840, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751da80 .functor NOT 1, L_0x7f9ef751d9b0, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751dc00 .functor NOT 1, L_0x7f9ef751db60, C4<0>, C4<0>, C4<0>;
L_0x7f9ef751d6f0 .functor NOT 1, L_0x7f9ef751dcb0, C4<0>, C4<0>, C4<0>;
v0x7f9ef751b860_0 .net "BSCClockIn", 0 0, v0x7f9ef751a870_0;  1 drivers
v0x7f9ef751b900_0 .net "BSCClockOut", 0 0, v0x7f9ef751b5a0_0;  1 drivers
v0x7f9ef751b9a0_0 .net "CLOCK_50", 0 0, v0x7f9ef751ca40_0;  1 drivers
v0x7f9ef751ba30_0 .net "KEY", 2 0, v0x7f9ef751cad0_0;  1 drivers
v0x7f9ef751bac0_0 .var "LEDR", 9 0;
v0x7f9ef751bbb0_0 .net "SW", 9 0, v0x7f9ef751cbf0_0;  1 drivers
v0x7f9ef751bc60_0 .net *"_s1", 0 0, L_0x7f9ef751d3b0;  1 drivers
v0x7f9ef751bd10_0 .net *"_s13", 0 0, L_0x7f9ef751d840;  1 drivers
v0x7f9ef751bdc0_0 .net *"_s17", 0 0, L_0x7f9ef751d9b0;  1 drivers
v0x7f9ef751bed0_0 .net *"_s21", 0 0, L_0x7f9ef751db60;  1 drivers
v0x7f9ef751bf80_0 .net *"_s25", 0 0, L_0x7f9ef751dcb0;  1 drivers
v0x7f9ef751c030_0 .net *"_s5", 0 0, L_0x7f9ef751d500;  1 drivers
v0x7f9ef751c0e0_0 .net *"_s9", 0 0, L_0x7f9ef751d650;  1 drivers
v0x7f9ef751c190_0 .net "bitCountIn", 3 0, v0x7f9ef751a0c0_0;  1 drivers
v0x7f9ef751c230_0 .net "bitCountOut", 3 0, v0x7f9ef751ade0_0;  1 drivers
v0x7f9ef751c2d0_0 .net "characterReceived", 0 0, v0x7f9ef751a220_0;  alias, 1 drivers
v0x7f9ef751c360_0 .net "characterSent", 0 0, v0x7f9ef751af40_0;  alias, 1 drivers
v0x7f9ef751c510_0 .net "load", 0 0, v0x7f9ef751cf10_0;  1 drivers
v0x7f9ef751c5a0_0 .net "parallelDataIn", 7 0, v0x7f9ef7518c40_0;  alias, 1 drivers
v0x7f9ef751c630_0 .net "parallelDataOut", 7 0, v0x7f9ef751d0f0_0;  1 drivers
v0x7f9ef751c6c0_0 .net "serialDataIn", 0 0, v0x7f9ef751d1c0_0;  1 drivers
v0x7f9ef751c790_0 .net "serialDataOut", 0 0, v0x7f9ef7519530_0;  alias, 1 drivers
v0x7f9ef751c820_0 .net "startBitDetected", 0 0, v0x7f9ef7519d60_0;  1 drivers
v0x7f9ef751c8b0_0 .net "transmitEnable", 0 0, v0x7f9ef751d320_0;  1 drivers
L_0x7f9ef751d3b0 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751d500 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751d650 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751d840 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751d9b0 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751db60 .part v0x7f9ef751cad0_0, 0, 1;
L_0x7f9ef751dcb0 .part v0x7f9ef751cad0_0, 0, 1;
S_0x7f9ef7518770 .scope module, "dataIn" "s2p" 3 27, 4 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "charReceived"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
v0x7f9ef7518a30_0 .var "allData", 9 0;
v0x7f9ef7518af0_0 .net "charReceived", 0 0, v0x7f9ef751a220_0;  alias, 1 drivers
v0x7f9ef7518b90_0 .net "clk", 0 0, v0x7f9ef751a870_0;  alias, 1 drivers
v0x7f9ef7518c40_0 .var "parallelOut", 7 0;
v0x7f9ef7518cf0_0 .net "reset", 0 0, L_0x7f9ef751d8e0;  1 drivers
v0x7f9ef7518dd0_0 .net "serialIn", 0 0, v0x7f9ef751d1c0_0;  alias, 1 drivers
E_0x7f9ef75189a0 .event posedge, v0x7f9ef7518af0_0;
E_0x7f9ef75189f0 .event posedge, v0x7f9ef7518b90_0;
S_0x7f9ef7518ef0 .scope module, "dataOut" "p2s" 3 25, 5 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 8 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x7f9ef7519190_0 .net "clk", 0 0, v0x7f9ef751b5a0_0;  alias, 1 drivers
v0x7f9ef7519240_0 .net "load", 0 0, v0x7f9ef751cf10_0;  alias, 1 drivers
v0x7f9ef75192e0_0 .var "loadBuffer", 9 0;
v0x7f9ef75193a0_0 .net "parallelIn", 7 0, v0x7f9ef751d0f0_0;  alias, 1 drivers
v0x7f9ef7519450_0 .net "reset", 0 0, L_0x7f9ef751d790;  1 drivers
v0x7f9ef7519530_0 .var "serialOut", 0 0;
E_0x7f9ef7519120 .event posedge, v0x7f9ef7519240_0;
E_0x7f9ef7519150 .event posedge, v0x7f9ef7519190_0;
S_0x7f9ef7519650 .scope module, "detector" "startBitDetect" 3 30, 6 3 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "startBitDetected"
    .port_info 1 /INPUT 1 "characterReceived"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /INPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7f9ef7519920_0 .net "bitCount", 3 0, v0x7f9ef751a0c0_0;  alias, 1 drivers
v0x7f9ef75199e0_0 .net "characterReceived", 0 0, v0x7f9ef751a220_0;  alias, 1 drivers
v0x7f9ef7519aa0_0 .net "clk", 0 0, v0x7f9ef751ca40_0;  alias, 1 drivers
v0x7f9ef7519b50_0 .net "data", 0 0, v0x7f9ef751d1c0_0;  alias, 1 drivers
v0x7f9ef7519c00_0 .var "readingData", 0 0;
v0x7f9ef7519cd0_0 .net "reset", 0 0, L_0x7f9ef751d6f0;  1 drivers
v0x7f9ef7519d60_0 .var "startBitDetected", 0 0;
E_0x7f9ef7519890 .event edge, v0x7f9ef7519c00_0, v0x7f9ef7519920_0, v0x7f9ef7518dd0_0;
E_0x7f9ef75198e0 .event posedge, v0x7f9ef7519aa0_0;
S_0x7f9ef7519e80 .scope module, "inDataBIC" "bitIdentifierCount" 3 28, 7 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7f9ef751a0c0_0 .var "bitCount", 3 0;
v0x7f9ef751a170_0 .net "bitReceived", 0 0, v0x7f9ef751a870_0;  alias, 1 drivers
v0x7f9ef751a220_0 .var "characterReceived", 0 0;
v0x7f9ef751a310_0 .net "clk", 0 0, v0x7f9ef751ca40_0;  alias, 1 drivers
v0x7f9ef751a3a0_0 .net "enable", 0 0, v0x7f9ef7519d60_0;  alias, 1 drivers
v0x7f9ef751a470_0 .net "reset", 0 0, L_0x7f9ef751da80;  1 drivers
S_0x7f9ef751a550 .scope module, "inDataBSC" "bitSampleCount" 3 29, 8 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f9ef751a7a0_0 .net "clk", 0 0, v0x7f9ef751ca40_0;  alias, 1 drivers
v0x7f9ef751a870_0 .var "clockControl", 0 0;
v0x7f9ef751a940_0 .var "count", 3 0;
v0x7f9ef751a9d0_0 .net "enable", 0 0, v0x7f9ef7519d60_0;  alias, 1 drivers
v0x7f9ef751aaa0_0 .net "reset", 0 0, L_0x7f9ef751dc00;  1 drivers
S_0x7f9ef751ab70 .scope module, "outDataBIC" "bitIdentifierCount" 3 23, 7 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7f9ef751ade0_0 .var "bitCount", 3 0;
v0x7f9ef751aea0_0 .net "bitReceived", 0 0, v0x7f9ef751b5a0_0;  alias, 1 drivers
v0x7f9ef751af40_0 .var "characterReceived", 0 0;
v0x7f9ef751aff0_0 .net "clk", 0 0, v0x7f9ef751ca40_0;  alias, 1 drivers
v0x7f9ef751b080_0 .net "enable", 0 0, v0x7f9ef751d320_0;  alias, 1 drivers
v0x7f9ef751b150_0 .net "reset", 0 0, L_0x7f9ef751d450;  1 drivers
S_0x7f9ef751b270 .scope module, "outDataBSC" "bitSampleCount" 3 24, 8 1 0, S_0x7f9ef7518440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7f9ef751b480_0 .net "clk", 0 0, v0x7f9ef751ca40_0;  alias, 1 drivers
v0x7f9ef751b5a0_0 .var "clockControl", 0 0;
v0x7f9ef751b630_0 .var "count", 3 0;
v0x7f9ef751b6c0_0 .net "enable", 0 0, v0x7f9ef751d320_0;  alias, 1 drivers
v0x7f9ef751b750_0 .net "reset", 0 0, L_0x7f9ef751d5a0;  1 drivers
    .scope S_0x7f9ef7503230;
T_0 ;
    %wait E_0x7f9ef7506050;
    %load/vec4 v0x7f9ef7518310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef7518040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef7502ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9ef75180f0_0;
    %assign/vec4 v0x7f9ef7518040_0, 0;
    %load/vec4 v0x7f9ef7518270_0;
    %load/vec4 v0x7f9ef7517fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f9ef7502ac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef7502ac0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9ef7503230;
T_1 ;
    %wait E_0x7f9ef7502690;
    %load/vec4 v0x7f9ef75180f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef75180f0_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef75180f0_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x7f9ef7502ac0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ef7518270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef75180f0_0, 0, 1;
T_1.4 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9ef751ab70;
T_2 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef751b150_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9ef751b080_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751af40_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9ef751ab70;
T_3 ;
    %wait E_0x7f9ef7519150;
    %load/vec4 v0x7f9ef751b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751ade0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9ef751b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f9ef751ade0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef751ade0_0, 0;
    %load/vec4 v0x7f9ef751ade0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef751af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751ade0_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f9ef751b080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751af40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751ade0_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9ef751b270;
T_4 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef751b750_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9ef751b6c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751b5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751b630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9ef751b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f9ef751b630_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ef751b630_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7f9ef751b630_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7f9ef751b5a0_0, 0;
    %load/vec4 v0x7f9ef751b630_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751b630_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f9ef751b630_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef751b630_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751b5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751b630_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9ef7518ef0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef7519530_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7f9ef7518ef0;
T_6 ;
    %wait E_0x7f9ef7519150;
    %load/vec4 v0x7f9ef7519450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef7519530_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x7f9ef75192e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0x7f9ef7519530_0, 0;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75192e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9ef7518ef0;
T_7 ;
    %wait E_0x7f9ef7519120;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %load/vec4 v0x7f9ef75193a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef75192e0_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9ef7518770;
T_8 ;
    %wait E_0x7f9ef75189f0;
    %load/vec4 v0x7f9ef7518cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9ef7518c40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9ef7518dd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518a30_0, 4, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9ef7518770;
T_9 ;
    %wait E_0x7f9ef75189a0;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %load/vec4 v0x7f9ef7518a30_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef7518c40_0, 4, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9ef7519e80;
T_10 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef751a470_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9ef751a3a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751a220_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9ef7519e80;
T_11 ;
    %wait E_0x7f9ef75189f0;
    %load/vec4 v0x7f9ef751a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751a220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a0c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9ef751a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f9ef751a0c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef751a0c0_0, 0;
    %load/vec4 v0x7f9ef751a0c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef751a220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a0c0_0, 0;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f9ef751a3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751a220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a0c0_0, 0;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9ef751a550;
T_12 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef751aaa0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9ef751a9d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751a870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9ef751a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f9ef751a940_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ef751a940_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7f9ef751a940_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7f9ef751a870_0, 0;
    %load/vec4 v0x7f9ef751a940_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a940_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7f9ef751a940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9ef751a940_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751a870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9ef751a940_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9ef7519650;
T_13 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef7519cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef7519d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef7519c00_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f9ef7519c00_0;
    %assign/vec4 v0x7f9ef7519d60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9ef7519650;
T_14 ;
    %wait E_0x7f9ef7519890;
    %load/vec4 v0x7f9ef7519c00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef7519c00_0, 0, 1;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7f9ef7519920_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ef7519c00_0, 0, 1;
T_14.4 ;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7f9ef7519b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ef7519c00_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9ef7506480;
T_15 ;
    %wait E_0x7f9ef75198e0;
    %load/vec4 v0x7f9ef751d250_0;
    %assign/vec4 v0x7f9ef751d1c0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9ef7506480;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751ca40_0, 0;
T_16.0 ;
    %delay 1, 0;
    %load/vec4 v0x7f9ef751ca40_0;
    %inv;
    %assign/vec4 v0x7f9ef751ca40_0, 0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x7f9ef7506480;
T_17 ;
    %vpi_call 3 61 "$dumpfile", "networkHardware.vcd" {0 0 0};
    %vpi_call 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f9ef7518440 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef751cad0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef751d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751cf10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9ef751d0f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ef751cad0_0, 4, 5;
    %delay 2, 0;
    %vpi_call 3 71 "$display", "beginning transmission at: %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef751d320_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7f9ef751d0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ef751cf10_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ef751ce80_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7f9ef751ce80_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_17.1, 5;
    %delay 2, 0;
    %load/vec4 v0x7f9ef751ce80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f9ef751ce80_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ef751d320_0, 0;
    %delay 2, 0;
    %vpi_call 3 81 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./bitIdentifierCountReceive.v";
    "networkHardware.v";
    "./s2p.v";
    "./p2s.v";
    "./startBitDetect.v";
    "./bitIdentifierCount.v";
    "./bitSampleCount.v";
