============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 16 2020  05:37:39 am
  Module:                 filter_sharp
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                     Type         Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clock_name)         launch                                          0 R 
in_reg_reg[104][3]/CP                                        0             0 R 
in_reg_reg[104][3]/QN      HS65_LS_DFPRQNX9       1  17.6   59  +184     184 F 
g232634/A                                                         +0     184   
g232634/Z                  HS65_LS_IVX53         83 452.8  248  +169     353 R 
S0[26].U0/e2[3] 
  g14264/A                                                        +0     354   
  g14264/Z                 HS65_LS_NAND2X14       2  11.0   65  +115     468 F 
  g14240/A                                                        +0     469   
  g14240/Z                 HS65_LS_IVX9           1   4.8   34   +43     511 R 
  g14156/A                                                        +0     511   
  g14156/Z                 HS65_LS_OA12X18        2  11.6   31   +72     584 R 
  g14134/B                                                        +0     584   
  g14134/Z                 HS65_LS_OAI12X6        2   9.0   66   +51     635 F 
  g14108/B                                                        +0     635   
  g14108/Z                 HS65_LS_AO12X18        3  13.7   32   +94     729 F 
  g14079/C                                                        +0     729   
  g14079/Z                 HS65_LS_CB4I6X9        2   9.5   51   +97     826 F 
  g14350/B                                                        +0     826   
  g14350/Z                 HS65_LSS_XOR2X6        3  20.6  161  +148     974 R 
  g14050/A                                                        +0     974   
  g14050/Z                 HS65_LS_IVX27          5  25.4   54   +81    1054 F 
  csa_tree_U_S14_5_add_59_8_groupi/in_2[8] 
    g463/B0                                                       +0    1055   
    g463/S0                HS65_LS_FA1X4          1  15.2  116  +262    1317 R 
    g243/B0                                                       +0    1317   
    g243/S0                HS65_LS_FA1X27         1   6.6   26  +191    1508 R 
  csa_tree_U_S14_5_add_59_8_groupi/out_0[8] 
  csa_tree_U_S14_6_add_59_8_groupi/in_0[8] 
    g414/A0                                                       +0    1508   
    g414/S0                HS65_LS_FA1X4          1   5.4   57  +209    1717 R 
    g247/CI                                                       +0    1717   
    g247/S0                HS65_LS_FA1X4          1   6.5   61  +204    1921 F 
  csa_tree_U_S14_6_add_59_8_groupi/out_0[8] 
  U_S14_7_add_59_8/A[8] 
    g296/CI                                                       +0    1921   
    g296/CO                HS65_LS_FA1X9          1   6.6   41  +124    2045 F 
    g295/A0                                                       +0    2045   
    g295/CO                HS65_LS_FA1X4          1   6.6   63  +156    2202 F 
    g294/A0                                                       +0    2202   
    g294/CO                HS65_LS_FA1X4          1   6.6   64  +167    2369 F 
    g293/A0                                                       +0    2369   
    g293/CO                HS65_LS_FA1X4          1   6.6   64  +167    2536 F 
    g292/A0                                                       +0    2536   
    g292/CO                HS65_LS_FA1X4          1   6.6   64  +167    2703 F 
    g291/A0                                                       +0    2703   
    g291/CO                HS65_LS_FA1X4          1   6.6   64  +167    2870 F 
    g290/A0                                                       +0    2870   
    g290/CO                HS65_LS_FA1X4          2   8.4   74  +177    3047 F 
    g288/A                                                        +0    3047   
    g288/Z                 HS65_LS_PAOI2X1        1   6.6  185  +150    3197 R 
    g287/A0                                                       +0    3197   
    g287/S0                HS65_LS_FA1X4          1   5.0   56  +275    3472 R 
    g286/A                                                        +0    3472   
    g286/Z                 HS65_LS_IVX9           1   3.6   23   +36    3508 F 
  U_S14_7_add_59_8/Z[16] 
S0[26].U0/f14[9] 
reg_f14_reg[26][9]/D  <<<  HS65_LS_DFPHQX9                        +0    3508   
reg_f14_reg[26][9]/CP      setup                             0  +160    3668 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)         capture                                      3800 R 
                           adjustments                          -100    3700   
-------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      32ps 
Start-point  : in_reg_reg[104][3]/CP
End-point    : reg_f14_reg[26][9]/D
