* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jul 25 2020 17:32:37

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_tx.un1_counter_5_cry_8
T_8_6_wire_logic_cluster/lc_0/cout
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.un1_tready8_0_i
T_9_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g3_1
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.stateZ0Z_0
T_9_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_47
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_7/in_3

T_9_6_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_43
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_1/in_0

End 

Net : uart_tx.g0_rn_0
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.stateZ0Z_1
T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_input_2_7
T_9_7_wire_logic_cluster/lc_7/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx.g0_sn
T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_8_6_0_
T_8_6_wire_logic_cluster/carry_in_mux/cout
T_8_6_wire_logic_cluster/lc_0/in_3

Net : uart_tx.g0_0_3
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.counterZ0Z_1
T_8_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.counterZ0Z_2
T_8_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.counterZ0Z_7
T_8_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_7/in_0

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx.counterZ0Z_4
T_8_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_41
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.counterZ0Z_6
T_8_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_45
T_9_7_lc_trk_g1_5
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g1_6
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx.counterZ0Z_8
T_8_6_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g1_0
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.un1_counter_5_cry_6
T_8_5_wire_logic_cluster/lc_6/cout
T_8_5_wire_logic_cluster/lc_7/in_3

Net : uart_tx.state_RNICAH01Z0Z_0
T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx.counter12_6
T_9_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_44
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.counterZ0Z_5
T_8_5_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g0_5
T_9_5_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.counterZ0Z_3
T_8_5_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.counterZ0Z_9
T_8_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_input_2_2
T_9_6_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_46
T_9_5_lc_trk_g2_6
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.un1_counter_5_cry_5
T_8_5_wire_logic_cluster/lc_5/cout
T_8_5_wire_logic_cluster/lc_6/in_3

Net : uart_tx.counterZ0Z_0
T_8_5_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.counter12_6_0_cascade_
T_9_5_wire_logic_cluster/lc_0/ltout
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.un1_counter_5_cry_4
T_8_5_wire_logic_cluster/lc_4/cout
T_8_5_wire_logic_cluster/lc_5/in_3

Net : uart_tx.un1_counter_5_cry_3
T_8_5_wire_logic_cluster/lc_3/cout
T_8_5_wire_logic_cluster/lc_4/in_3

Net : uart_tx.un1_counter_5_cry_2
T_8_5_wire_logic_cluster/lc_2/cout
T_8_5_wire_logic_cluster/lc_3/in_3

Net : uart_tx.un1_counter_5_cry_1
T_8_5_wire_logic_cluster/lc_1/cout
T_8_5_wire_logic_cluster/lc_2/in_3

Net : uart_tx.counter12_7_cascade_
T_9_5_wire_logic_cluster/lc_6/ltout
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.counter12_7_3_cascade_
T_9_5_wire_logic_cluster/lc_5/ltout
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.un1_counter_5_cry_0
T_8_5_wire_logic_cluster/lc_0/cout
T_8_5_wire_logic_cluster/lc_1/in_3

Net : uart_tx.counter_RNI6M34_0Z0Z_1
T_9_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.un1_state_5_0
T_9_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.counter_RNI1V9O_0Z0Z_4_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.r_data_dec_8
T_9_7_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_4/in_0

End 

Net : uart_tx.N_80_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.indexZ0Z_2
T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.tready5
T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp12_h_l_1
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.indexZ0Z_0
T_8_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_7/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.un1_index_ac0_1_0
T_8_8_wire_logic_cluster/lc_3/out
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx.indexZ0Z_1
T_9_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_3/in_0

End 

Net : uart_tx.counter12_7
T_9_5_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.indexZ0Z_3
T_9_8_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g0_6
T_9_7_input_2_6
T_9_7_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g0_6
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx.r_data_m_0_cascade_
T_9_7_wire_logic_cluster/lc_3/ltout
T_9_7_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.N_88_0_cascade_
T_9_7_wire_logic_cluster/lc_2/ltout
T_9_7_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.counter12_6_cascade_
T_9_6_wire_logic_cluster/lc_2/ltout
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.r_dataZ0Z_0
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : o_LED_1_c
T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp12_h_l_0
T_13_6_lc_trk_g0_7
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_UART_TX_c
T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_11_sp4_v_t_40
T_10_15_sp4_h_l_5
T_13_15_lc_trk_g1_0
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_2_span4_vert_t_14
T_10_6_sp4_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_0/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_2_span4_vert_t_14
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_5/in_0

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

End 

