#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11f707780 .scope module, "clock_divider_tb" "clock_divider_tb" 2 3;
 .timescale -9 -12;
v0x11f71b910_0 .var "clk", 0 0;
v0x11f71b9b0_0 .net "clk_out", 0 0, v0x11f71b6c0_0;  1 drivers
v0x11f71ba60_0 .var "rst", 0 0;
S_0x11f7078f0 .scope module, "uut" "clock_divider" 2 8, 3 2 0, S_0x11f707780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
v0x11f705580_0 .net "clk", 0 0, v0x11f71b910_0;  1 drivers
v0x11f71b6c0_0 .var "clk_out", 0 0;
v0x11f71b760_0 .var "counter", 1 0;
v0x11f71b820_0 .net "rst", 0 0, v0x11f71ba60_0;  1 drivers
E_0x11f705eb0 .event posedge, v0x11f71b820_0, v0x11f705580_0;
    .scope S_0x11f7078f0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f71b760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f71b6c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x11f7078f0;
T_1 ;
    %wait E_0x11f705eb0;
    %load/vec4 v0x11f71b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11f71b760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11f71b6c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11f71b760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x11f71b760_0, 0;
    %load/vec4 v0x11f71b760_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x11f71b6c0_0;
    %inv;
    %assign/vec4 v0x11f71b6c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11f707780;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x11f71b910_0;
    %inv;
    %store/vec4 v0x11f71b910_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11f707780;
T_3 ;
    %vpi_call 2 18 "$dumpfile", "clock_divider.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11f707780 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f71b910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f71ba60_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f71ba60_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_tb.v";
    "clock_divider.v";
