// Design of fsm_1: Deals with the transfer of data between DSM and vec register file

package fsm_1

import Chisel._

object fsmDefines {

}


class fsmData extends Bundle {
	val fsmReady = Bool(false)
	val fsmSync  = Bool(false)
}

class fsm_1 extends Module{

}
