Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:55:31 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : diffeq_f_systemC
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 4.661ns (69.671%)  route 2.029ns (30.329%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[4])
                                                      0.476     4.950 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.950    temp__1/temp/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[4]_P[4])
                                                      0.078     5.028 r  temp__1/temp/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.469     5.497    n_101_temp__1/temp
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.682 f  uport2_i_2__0/O[6]
                         net (fo=2, routed)           0.507     6.189    uport2/uport2/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.385 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.385    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.464 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.464    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     6.982 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     6.982    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.082 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.082    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.619 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.619    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.690 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.344     8.034    n_99_uport2/uport2
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.071 r  uport[31]_i_71/O
                         net (fo=1, routed)           0.000     8.071    n_0_uport[31]_i_71
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.249 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, routed)           0.000     8.249    n_0_uport_reg[31]_i_53
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.354 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, routed)           0.330     8.684    n_15_uport_reg[31]_i_51
    SLICE_X47Y98         LUT6 (Prop_LUT6_I1_O)        0.101     8.785 r  uport[31]_i_34/O
                         net (fo=1, routed)           0.002     8.787    n_0_uport[31]_i_34
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_S[0]_O[5])
                                                      0.348     9.135 r  uport_reg[31]_i_2/O[5]
                         net (fo=2, routed)           0.358     9.493    temp/temp/B[12]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     9.441    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 -0.051    




