# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 0.001024 2048 4.56991e-41 2610 20352 2.07462 121.979 65.5828 189.686 189.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 0.001024 2048 4.58169e-41 2610 20304 2.0687 142.035 65.4735 209.631 209.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 0.001024 2048 4.56109e-41 2610 20320 2.07376 148.492 65.5369 216.155 216.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 0.001024 2048 4.58827e-41 2610 20256 2.06438 139.737 65.4722 207.328 207.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 0.001024 2048 4.56823e-41 2610 20300 2.07043 141.201 65.5485 208.874 208.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 0.001024 2048 4.55786e-41 2610 20272 2.06995 142.887 65.4952 210.504 210.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 0.001024 2048 4.57314e-41 2610 20280 2.06854 145.148 65.5257 212.794 212.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 0.001024 2048 4.58267e-41 2610 20224 2.06438 141.48 65.419 209.015 209.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 0.001024 2048 4.58014e-41 2610 20160 2.06467 140.361 65.4101 207.887 207.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 0.001024 2048 4.58112e-41 2610 20200 2.06851 149.956 65.5947 217.67 217.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 0.001024 2048 4.57524e-41 2610 19968 2.05683 165.636 65.1252 232.873 232.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 0.001024 2048 4.58659e-41 2610 20384 2.07261 125.216 65.6422 192.982 193.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 0.001024 2048 4.56487e-41 2610 20360 2.07053 126.143 65.5937 193.857 193.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 0.001024 2048 4.56543e-41 2610 20352 2.07462 125.678 65.5826 193.387 193.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 0.001024 2048 4.55604e-41 2610 20328 2.0665 126.943 65.497 194.56 194.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 0.001024 2048 4.59093e-41 2610 20352 2.07462 127.162 65.5825 194.871 194.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 0.001024 2048 4.58953e-41 2610 20304 2.06842 143.816 65.5205 211.457 211.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 0.001024 2048 4.57174e-41 2610 20320 2.07373 142.049 65.5919 209.768 209.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 0.001024 2048 4.57818e-41 2610 20256 2.06115 148.384 65.4078 215.904 215.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 0.001024 2048 4.56179e-41 2610 20300 2.07069 150.852 65.5914 218.567 218.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 0.001024 2048 4.55898e-41 2610 20272 2.06902 148.568 65.4963 216.185 216.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 0.001024 2048 4.55772e-41 2610 20280 2.06854 148.847 65.6019 216.572 216.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 0.001024 2048 4.56081e-41 2610 20224 2.06576 142.792 65.466 210.374 210.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 0.001024 2048 4.58617e-41 2610 20160 2.06182 155.154 65.471 222.736 222.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 0.001024 2048 4.56319e-41 2610 20200 2.072 160.178 65.5349 227.838 227.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 0.001024 2048 4.58771e-41 2610 19968 2.0559 149.443 65.052 216.603 216.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 0.001024 2048 4.56501e-41 2620 20384 2.07139 120.004 65.6853 187.812 187.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 0.001024 2048 4.57664e-41 2620 20360 2.07184 131.787 65.572 199.483 199.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 0.001024 2048 4.58687e-41 2620 20352 2.07213 124.798 65.6324 192.556 192.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 0.001024 2048 4.58028e-41 2620 20328 2.06813 126.847 65.5376 194.507 194.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 0.001024 2048 4.58169e-41 2620 20352 2.07194 123.306 65.6743 191.105 191.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 0.001024 2048 4.55926e-41 2620 20304 2.07098 151.904 65.5625 219.589 219.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 0.001024 2048 4.5772e-41 2620 20160 2.06742 114.897 65.3038 182.325 182.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 0.001024 2048 4.57342e-41 2620 20320 2.07296 149.791 65.6406 217.558 217.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 0.001024 2048 4.56935e-41 2620 20160 2.05891 112.525 65.3609 180 180.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 0.001024 2048 4.58911e-41 2620 20256 2.06272 139.588 65.4599 207.167 207.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 0.001024 2048 4.58435e-41 2620 20160 2.06362 106.508 65.4503 174.072 174.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 0.001024 2048 4.56599e-41 2620 20300 2.07053 143.043 65.6379 210.801 210.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 0.001024 2048 4.56991e-41 2620 20200 2.06918 109.561 65.6359 177.318 177.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 0.001024 2048 4.58225e-41 2620 20272 2.06816 172.605 65.5334 240.257 240.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 0.001024 2048 4.56501e-41 2620 20160 2.06848 116.359 65.5893 184.069 184.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 0.001024 2048 4.57033e-41 2620 20280 2.06963 167.391 65.5855 235.099 235.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 0.001024 2048 4.57636e-41 2620 20160 2.06963 123.017 65.6327 190.771 190.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 0.001024 2048 4.58309e-41 2620 20224 2.06419 161.963 65.4418 229.521 229.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 0.001024 2048 4.57958e-41 2620 19968 2.05808 120.459 65.1162 187.686 187.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 0.001024 2048 4.55997e-41 2620 20160 2.06621 147.991 65.4335 215.544 215.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 0.001024 2048 4.58056e-41 2620 19968 2.06438 111.981 65.5135 179.609 179.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 0.001024 2048 4.58995e-41 2620 20200 2.06835 153.227 65.6328 220.981 221.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 0.001024 2048 4.56893e-41 2620 20000 2.07027 120.407 65.5653 188.096 188.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 0.001024 2048 4.57426e-41 2616 20384 2.06723 120.037 65.661 187.819 187.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 0.001024 2048 4.58967e-41 2616 20360 2.0663 123.425 65.6217 191.165 191.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 0.001024 2048 4.56235e-41 2616 20352 2.068 123.961 65.5586 191.638 191.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 0.001024 2048 4.56193e-41 2616 20256 2.06506 84.5574 65.4375 152.112 152.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 0.001024 2048 4.58841e-41 2616 20328 2.0665 137.562 65.52 205.2 205.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 0.001024 2048 4.56487e-41 2616 20272 2.06438 95.5129 65.5732 163.207 163.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 0.001024 2048 4.56361e-41 2616 20352 2.06848 132.504 65.6032 200.225 200.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 0.001024 2048 4.55828e-41 2616 20224 2.0649 88.2875 65.4979 155.905 155.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 0.001024 2048 4.58799e-41 2616 20304 2.06461 145.875 65.4948 213.486 213.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 0.001024 2048 4.58169e-41 2616 20160 2.05747 112.39 65.3537 179.852 179.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 0.001024 2048 4.55912e-41 2616 20320 2.06762 140.036 65.626 207.781 207.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 0.001024 2048 4.57216e-41 2616 20160 2.05834 107.231 65.3997 174.739 174.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 0.001024 2048 4.55786e-41 2616 20256 2.06438 166.619 65.4845 234.22 234.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 0.001024 2048 4.56627e-41 2616 20160 2.0624 118.061 65.4356 185.613 185.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 0.001024 2048 4.58729e-41 2616 20300 2.06438 167.254 65.5647 234.933 234.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 0.001024 2048 4.58393e-41 2616 20200 2.07216 123.22 65.5557 190.9 190.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 0.001024 2048 4.56949e-41 2616 20272 2.0648 161.571 65.5185 229.205 229.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 0.001024 2048 4.56697e-41 2616 20160 2.06621 117.864 65.5292 185.509 185.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 0.001024 2048 4.5559e-41 2616 20280 2.06467 156.036 65.5569 223.708 223.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 0.001024 2048 4.57314e-41 2616 20160 2.06848 116.316 65.571 184.007 184.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 0.001024 2048 4.58098e-41 2616 20224 2.06189 151.353 65.4329 218.9 218.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 0.001024 2048 4.55576e-41 2616 19968 2.05414 113.677 65.0908 180.875 180.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 0.001024 2048 4.56417e-41 2625 20352 2.07299 130.392 65.6024 198.121 198.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 0.001024 2048 4.58953e-41 2625 20360 2.07427 122.146 65.6445 189.918 189.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 0.001024 2048 4.59023e-41 2625 20320 2.07389 81.4185 65.5791 149.124 149.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 0.001024 2048 4.55548e-41 2625 20352 2.07469 126.988 65.652 194.77 194.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 0.001024 2048 4.57062e-41 2625 20256 2.07008 88.39 65.5373 156.047 156.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 0.001024 2048 4.55983e-41 2625 20328 2.07376 132.35 65.5408 200.017 200.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 0.001024 2048 4.57454e-41 2625 20272 2.07334 91.9793 65.5635 159.668 159.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 0.001024 2048 4.56249e-41 2625 20288 2.06694 132.859 65.4699 200.445 200.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 0.001024 2048 4.55562e-41 2625 20224 2.07066 92.4293 65.5176 160.071 160.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 0.001024 2048 4.58967e-41 2625 20304 2.07053 148.169 65.5875 215.878 215.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 0.001024 2048 4.58659e-41 2625 20160 2.06349 113.692 65.3444 181.153 181.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 0.001024 2048 4.57664e-41 2625 20320 2.07872 142.703 65.6624 210.493 210.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 0.001024 2048 4.58281e-41 2625 20160 2.06406 108.291 65.3818 175.79 175.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 0.001024 2048 4.56109e-41 2625 20256 2.06714 165.704 65.4686 233.295 233.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 0.001024 2048 4.56039e-41 2625 20160 2.0696 118.395 65.5242 186.039 186.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 0.001024 2048 4.56431e-41 2625 20300 2.07053 165.926 65.6023 233.65 233.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 0.001024 2048 4.55758e-41 2625 20200 2.07165 122.474 65.6439 190.241 190.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 0.001024 2048 4.55744e-41 2625 20272 2.07258 158.993 65.6125 226.728 226.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 0.001024 2048 4.58267e-41 2625 20160 2.07053 114.812 65.6183 182.562 182.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 0.001024 2048 4.57342e-41 2625 20280 2.07258 154.263 65.6511 222.038 222.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 0.001024 2048 4.57706e-41 2625 20160 2.07258 115.2 65.5935 182.918 182.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 0.001024 2048 4.58771e-41 2625 20224 2.07053 153.62 65.4719 221.216 221.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 0.001024 2048 4.58365e-41 2625 19968 2.05821 114.412 65.177 181.7 181.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 0.001024 2048 4.56067e-41 2624 20352 2.0713 119.177 65.553 186.855 186.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 0.001024 2048 4.58155e-41 2624 20288 2.06685 79.2388 65.5209 146.879 146.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 0.001024 2048 4.55786e-41 2624 20360 2.07101 121.796 65.6568 189.574 189.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 0.001024 2048 4.58211e-41 2624 20320 2.07222 82.9011 65.5902 150.616 150.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 0.001024 2048 4.59093e-41 2624 20352 2.06714 131.896 65.5992 199.615 199.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 0.001024 2048 4.55618e-41 2624 20256 2.0679 86.0409 65.4761 153.637 153.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 0.001024 2048 4.57216e-41 2624 20328 2.06643 126.044 65.5563 193.716 193.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 0.001024 2048 4.57664e-41 2624 20272 2.07053 84.82 65.5506 152.493 152.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 0.001024 2048 4.57678e-41 2624 20160 2.06406 71.571 65.458 139.143 139.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 0.001024 2048 4.59093e-41 2624 20288 2.06848 124.698 65.4758 192.293 192.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 0.001024 2048 4.57342e-41 2624 20224 2.06838 84.5312 65.466 152.116 152.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 0.001024 2048 4.56459e-41 2624 20160 2.07005 70.613 65.5128 138.249 138.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 0.001024 2048 4.58953e-41 2624 20304 2.07168 166.994 65.5842 234.704 234.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 0.001024 2048 4.57384e-41 2624 20160 2.05898 118.655 65.3347 186.102 186.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 0.001024 2048 4.57286e-41 2624 20088 2.05805 100.815 65.3836 168.309 168.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 0.001024 2048 4.5594e-41 2624 20320 2.07037 161.151 65.5976 228.87 228.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 0.001024 2048 4.57076e-41 2624 20160 2.06582 119.003 65.4398 186.562 186.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 0.001024 2048 4.58925e-41 2624 20160 2.07222 97.9875 65.5772 165.69 165.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 0.001024 2048 4.58056e-41 2624 20256 2.06848 148.064 65.4565 215.642 215.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 0.001024 2048 4.57482e-41 2624 20160 2.06746 111.96 65.4766 179.555 179.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 0.001024 2048 4.56977e-41 2624 19872 2.05414 98.7467 64.9507 165.805 165.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 0.001024 2048 4.56389e-41 2624 20300 2.06854 153.784 65.5964 221.501 221.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 0.001024 2048 4.5758e-41 2624 20200 2.07053 114.047 65.646 181.817 181.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 0.001024 2048 4.57888e-41 2624 20100 2.07053 100.147 65.6501 167.921 167.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 0.001024 2048 4.56823e-41 2624 20272 2.07376 148.131 65.5515 215.808 215.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 0.001024 2048 4.5709e-41 2624 20160 2.06835 112.014 65.6052 179.741 179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 0.001024 2048 4.58799e-41 2624 19824 2.05046 94.6217 65.0105 161.734 161.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 0.001024 2048 4.58743e-41 2624 20280 2.07056 149.895 65.6499 217.668 217.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 0.001024 2048 4.57482e-41 2624 20160 2.07258 114.128 65.6503 181.904 181.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 0.001024 2048 4.56781e-41 2624 19800 2.0521 95.2599 65.0117 162.375 162.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 0.001024 2048 4.57776e-41 2624 20224 2.06973 146.475 65.4769 214.075 214.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 0.001024 2048 4.58645e-41 2624 19968 2.0615 114.344 65.1273 181.584 181.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 0.001024 2048 4.57132e-41 2624 19968 2.07075 96.5652 65.5202 164.21 164.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 0.001024 2048 4.58897e-41 2640 20352 2.07456 122.109 65.6787 189.914 189.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 0.001024 2048 4.56893e-41 2640 20288 2.07165 83.1386 65.5339 150.797 150.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 0.001024 2048 4.56431e-41 2640 20320 2.07462 132.273 65.5592 199.958 200.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 0.001024 2048 4.5587e-41 2640 20240 2.06643 91.7055 65.4439 159.27 159.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 0.001024 2048 4.55912e-41 2640 20160 2.05974 75.5897 65.3876 143.094 143.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 0.001024 2048 4.56809e-41 2640 20304 2.07027 127.237 65.5126 194.87 194.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 0.001024 2048 4.57552e-41 2640 20256 2.06848 85.1102 65.5293 152.758 152.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 0.001024 2048 4.56823e-41 2640 20160 2.06259 71.0416 65.4075 138.564 138.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 0.001024 2048 4.55688e-41 2640 20328 2.07258 160.578 65.6833 228.386 228.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 0.001024 2048 4.59023e-41 2640 20272 2.06848 112.135 65.6167 179.871 179.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 0.001024 2048 4.58981e-41 2640 20160 2.06848 95.7881 65.4742 163.384 163.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 0.001024 2048 4.57398e-41 2640 20288 2.06922 153.338 65.5995 221.057 221.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 0.001024 2048 4.5807e-41 2640 20224 2.07053 104.952 65.5207 172.595 172.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 0.001024 2048 4.56193e-41 2640 20160 2.06707 85.572 65.5373 153.228 153.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 0.001024 2048 4.56795e-41 2640 20304 2.06986 156.176 65.7922 224.093 224.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 0.001024 2048 4.58771e-41 2640 20160 2.06032 117.328 65.4128 184.854 184.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 0.001024 2048 4.56627e-41 2640 20088 2.05942 103.26 65.4609 170.833 170.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 0.001024 2048 4.55604e-41 2640 19872 2.05414 91.594 65.0226 158.724 158.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 0.001024 2048 4.56823e-41 2640 20240 2.06816 152.365 65.4473 219.931 219.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 0.001024 2048 4.58547e-41 2640 20160 2.064 113.883 65.5036 181.505 181.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 0.001024 2048 4.56669e-41 2640 19920 2.05219 99.8909 65.0146 167.011 167.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 0.001024 2048 4.56277e-41 2640 19840 2.05226 89.6234 65.0242 156.754 156.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 0.001024 2048 4.55534e-41 2640 20256 2.07168 144.202 65.5771 211.903 211.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 0.001024 2048 4.5566e-41 2640 20160 2.06774 111.262 65.5287 178.913 178.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 0.001024 2048 4.58491e-41 2640 19872 2.05414 93.9008 65.0174 161.025 161.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 0.001024 2048 4.57846e-41 2640 19968 2.07085 86.5487 65.579 154.25 154.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 0.001024 2048 4.58098e-41 2640 20200 2.05715 149.177 65.3909 216.677 216.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 0.001024 2048 4.55702e-41 2640 20000 2.05446 117.787 65.188 185.083 185.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 0.001024 2048 4.58841e-41 2640 19800 2.04355 97.5241 64.914 164.534 164.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 0.001024 2048 4.58995e-41 2640 19600 2.0439 89.8075 64.6095 156.512 156.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 0.001024 2048 4.56655e-41 2640 20352 2.07085 130.132 65.6791 197.934 197.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 0.001024 2048 4.5737e-41 2640 20288 2.07053 86.0835 65.5304 153.735 153.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 0.001024 2048 4.57902e-41 2640 20256 2.06982 71.5571 65.5951 139.275 139.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 0.001024 2048 4.55997e-41 2640 20320 2.07363 126.641 65.5507 194.319 194.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 0.001024 2048 4.56977e-41 2640 20240 2.06707 85.2134 65.4442 152.778 152.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 0.001024 2048 4.58953e-41 2640 20160 2.05821 70.4107 65.3895 137.91 137.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 0.001024 2048 4.57538e-41 2640 20304 2.06858 157.393 66.17 225.684 225.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 0.001024 2048 4.56305e-41 2640 20256 2.07178 108.622 65.5909 176.336 176.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 0.001024 2048 4.58869e-41 2640 20160 2.06189 92.3248 65.4076 159.849 159.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 0.001024 2048 4.59107e-41 2640 20160 2.07238 78.9295 65.5726 146.628 146.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 0.001024 2048 4.5587e-41 2640 20328 2.06893 150.552 65.601 218.274 218.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 0.001024 2048 4.56893e-41 2640 20272 2.06982 105.888 65.6782 173.69 173.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 0.001024 2048 4.58757e-41 2640 20160 2.06864 88.1533 65.4487 155.724 155.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 0.001024 2048 4.57286e-41 2640 20160 2.06938 77.5214 65.6665 145.308 145.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 0.001024 2048 4.5807e-41 2640 20288 2.07069 144.437 65.5331 212.091 212.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 0.001024 2048 4.57258e-41 2640 20224 2.0704 101.399 65.5931 169.117 169.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 0.001024 2048 4.55576e-41 2640 20160 2.06806 83.7284 65.528 151.379 151.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 0.001024 2048 4.58365e-41 2640 19968 2.05619 74.614 65.2366 141.957 142.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 0.001024 2048 4.5716e-41 2640 20304 2.06989 147.589 65.5838 215.297 215.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 0.001024 2048 4.56501e-41 2640 20160 2.06048 113.019 65.4037 180.538 180.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 0.001024 2048 4.56305e-41 2640 20088 2.05856 96.4309 65.4638 164.007 164.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 0.001024 2048 4.56459e-41 2640 19872 2.0521 90.9517 65.0163 158.074 158.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 0.001024 2048 4.57706e-41 2640 20240 2.06397 146.588 65.4466 214.151 214.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 0.001024 2048 4.58253e-41 2640 20160 2.06752 112.394 65.4586 179.973 180.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 0.001024 2048 4.55997e-41 2640 19920 2.05005 95.0653 65.0258 162.191 162.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 0.001024 2048 4.58435e-41 2640 19840 2.05238 87.5074 65.0134 154.626 154.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 0.001024 2048 4.57244e-41 2650 20320 2.07133 132.265 65.6404 200.028 200.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 0.001024 2048 4.58084e-41 2650 20288 2.07462 92.133 65.6364 159.896 159.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 0.001024 2048 4.57454e-41 2650 20256 2.07258 76.3127 65.6194 144.057 144.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 0.001024 2048 4.58785e-41 2650 20320 2.07018 126.057 65.605 193.783 193.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 0.001024 2048 4.57552e-41 2650 20240 2.06704 84.9853 65.4883 152.593 152.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 0.001024 2048 4.57104e-41 2650 20160 2.06038 71.6247 65.3895 139.126 139.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 0.001024 2048 4.57132e-41 2650 20160 2.07014 62.5829 65.5029 130.212 130.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 0.001024 2048 4.5779e-41 2650 20304 2.07354 155.537 65.6191 223.281 223.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 0.001024 2048 4.57005e-41 2650 20256 2.07178 107.523 65.6282 175.274 175.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 0.001024 2048 4.57062e-41 2650 20160 2.06842 90.4792 65.4289 158.031 158.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 0.001024 2048 4.58042e-41 2650 20160 2.07261 78.114 65.6239 145.862 145.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 0.001024 2048 4.58267e-41 2650 20272 2.06877 148.842 65.563 216.53 216.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 0.001024 2048 4.57062e-41 2650 20160 2.05661 104.653 65.345 172.109 172.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 0.001024 2048 4.56963e-41 2650 20160 2.0665 86.6324 65.4945 154.245 154.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 0.001024 2048 4.56081e-41 2650 19936 2.05414 75.6472 65.1114 142.864 142.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 0.001024 2048 4.58841e-41 2650 20288 2.07171 144.093 65.575 211.792 211.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 0.001024 2048 4.55632e-41 2650 20224 2.07565 102.704 65.5615 170.393 170.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 0.001024 2048 4.57552e-41 2650 20160 2.07523 85.7776 65.6389 153.546 153.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 0.001024 2048 4.573e-41 2650 19968 2.06051 76.1385 65.2905 143.541 143.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 0.001024 2048 4.58295e-41 2650 20232 2.06416 152.217 65.4465 219.779 219.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 0.001024 2048 4.58351e-41 2650 20160 2.06666 117.103 65.5017 184.724 184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 0.001024 2048 4.58477e-41 2650 20088 2.06438 100.362 65.454 167.932 167.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 0.001024 2048 4.58449e-41 2650 19872 2.05824 91.4063 65.0385 158.554 158.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 0.001024 2048 4.558e-41 2650 19800 2.05414 87.659 65.1032 154.867 154.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 0.001024 2048 4.55632e-41 2650 20240 2.07066 148.471 65.5493 216.144 216.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 0.001024 2048 4.56669e-41 2650 20160 2.06822 114.891 65.5468 182.558 182.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 0.001024 2048 4.57286e-41 2650 19920 2.05338 95.9734 65.042 163.122 163.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 0.001024 2048 4.5779e-41 2650 19840 2.05824 89.631 65.0682 156.808 156.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 0.001024 2048 4.58533e-41 2650 19600 2.04323 88.9574 64.6856 155.74 155.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 0.001024 2048 4.57902e-41 2640 20352 2.07149 126.286 65.6332 194.043 194.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 0.001024 2048 4.58617e-41 2640 20288 2.07126 84.9524 65.5299 152.607 152.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 0.001024 2048 4.57888e-41 2640 20256 2.06682 69.9464 65.5905 137.656 137.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 0.001024 2048 4.57328e-41 2640 20224 2.07258 61.6914 65.5928 129.407 129.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 0.001024 2048 4.58491e-41 2640 20320 2.07277 155.888 65.607 223.621 223.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 0.001024 2048 4.55856e-41 2640 20240 2.06438 106.69 65.5073 174.315 174.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 0.001024 2048 4.56669e-41 2640 20160 2.0599 89.7065 65.3323 157.152 157.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 0.001024 2048 4.58785e-41 2640 20160 2.06413 77.0384 65.5062 144.66 144.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 0.001024 2048 4.58715e-41 2640 20304 2.07056 149.444 65.5934 217.158 217.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 0.001024 2048 4.58519e-41 2640 20256 2.06704 103.662 65.5236 171.303 171.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 0.001024 2048 4.56711e-41 2640 20160 2.06048 85.2165 65.4649 152.794 152.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 0.001024 2048 4.58799e-41 2640 20160 2.06848 75.7782 65.5418 143.44 143.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 0.001024 2048 4.58421e-41 2640 19920 2.05005 66.756 65.0239 133.884 133.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 0.001024 2048 4.55997e-41 2640 20328 2.07072 136.682 65.6795 204.487 204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 0.001024 2048 4.56739e-41 2640 20272 2.06714 100.237 65.6787 168.036 168.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 0.001024 2048 4.57846e-41 2640 20160 2.06768 83.4396 65.5135 151.075 151.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 0.001024 2048 4.56291e-41 2640 20160 2.0672 73.8446 65.671 141.633 141.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 0.001024 2048 4.55618e-41 2640 19880 2.05094 64.7393 65.0136 131.856 131.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 0.001024 2048 4.58855e-41 2640 20288 2.06643 135.289 65.5148 202.922 202.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 0.001024 2048 4.56557e-41 2640 20224 2.07011 97.5514 65.5385 165.217 165.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 0.001024 2048 4.56473e-41 2640 20160 2.06848 82.2398 65.5413 149.901 149.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 0.001024 2048 4.58098e-41 2640 19968 2.05699 72.3989 65.2396 139.752 139.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 0.001024 2048 4.56809e-41 2640 19840 2.05005 65.1791 65.0031 132.281 132.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 0.001024 2048 4.56053e-41 2624 20352 2.07146 122.96 65.559 190.646 190.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 0.001024 2048 4.57062e-41 2624 20288 2.07155 82.0168 65.5172 149.656 149.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 0.001024 2048 4.56711e-41 2624 20256 2.06854 68.9329 65.5228 136.574 136.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 0.001024 2048 4.57524e-41 2624 20224 2.06864 60.5737 65.4635 128.159 128.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 0.001024 2048 4.56641e-41 2624 20360 2.06861 151.937 65.5971 219.654 219.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 0.001024 2048 4.56305e-41 2624 20320 2.07117 103.079 65.6539 170.855 170.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 0.001024 2048 4.58323e-41 2624 20280 2.06835 84.9085 65.5946 152.624 152.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 0.001024 2048 4.56361e-41 2624 20160 2.06454 75.0735 65.4245 142.613 142.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 0.001024 2048 4.55534e-41 2624 20200 2.07136 66.5129 65.5936 134.231 134.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 0.001024 2048 4.56053e-41 2624 20352 2.06906 144.454 65.6568 212.231 212.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 0.001024 2048 4.55534e-41 2624 20256 2.06848 98.7873 65.4762 166.382 166.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 0.001024 2048 4.55983e-41 2624 20160 2.0601 81.927 65.3339 149.375 149.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 0.001024 2048 4.56305e-41 2624 20160 2.06992 73.2464 65.4583 140.825 140.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 0.001024 2048 4.58519e-41 2624 20160 2.0671 63.3953 65.5768 131.091 131.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 0.001024 2048 4.56053e-41 2624 20328 2.07258 136.72 65.6138 204.455 204.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 0.001024 2048 4.58491e-41 2624 20272 2.06883 95.4948 65.5579 163.174 163.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 0.001024 2048 4.5559e-41 2624 20160 2.05901 79.6328 65.4499 147.194 147.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 0.001024 2048 4.59051e-41 2624 20160 2.06899 70.5288 65.5587 138.209 138.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 0.001024 2048 4.55744e-41 2624 19880 2.05414 61.5342 64.9977 128.637 128.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 0.001024 2048 4.59065e-41 2624 20288 2.06848 133.407 65.5217 201.051 201.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 0.001024 2048 4.56991e-41 2624 20224 2.06838 94.3964 65.4482 161.966 162.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 0.001024 2048 4.58042e-41 2624 20160 2.07053 78.6919 65.4641 146.278 146.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 0.001024 2048 4.55702e-41 2624 19968 2.05578 69.8208 65.1864 137.116 137.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 0.001024 2048 4.5587e-41 2624 19840 2.0559 62.8414 64.9994 129.948 130.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 0.001024 2048 4.58351e-41 2624 19968 2.06813 59.3848 65.5159 127.021 127.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 0.001024 2048 4.56165e-41 2688 20288 2.07258 123.692 65.6632 191.481 191.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 0.001024 2048 4.59023e-41 2688 20256 2.07459 135.428 65.5589 203.115 203.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 0.001024 2048 4.57062e-41 2688 20224 2.07242 94.9334 65.599 162.658 162.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 0.001024 2048 4.56235e-41 2688 20160 2.06848 78.336 65.534 145.992 146.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 0.001024 2048 4.57412e-41 2688 20096 2.0655 69.7528 65.4401 137.309 137.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 0.001024 2048 4.56179e-41 2688 20000 2.06125 62.9332 65.2669 130.312 130.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 0.001024 2048 4.58519e-41 2688 19968 2.06192 60.0956 65.2104 127.418 127.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 0.001024 2048 4.57986e-41 2688 19936 2.06621 55.3908 65.2122 122.722 122.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 0.001024 2048 4.57342e-41 2688 19968 2.06006 53.9372 65.4429 121.489 121.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 0.001024 2048 4.56963e-41 2640 20160 2.0705 51.9852 65.611 119.718 119.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 0.001024 2048 4.57033e-41 2624 20160 2.06973 51.0827 65.5505 118.754 118.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 0.001024 2048 4.57062e-41 2650 19880 2.05357 52.1418 65.0591 119.306 119.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 0.001024 2048 4.5744e-41 2640 19880 2.05101 51.2471 65.0249 118.374 118.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 0.001024 2048 4.56711e-41 2624 20224 2.068 58.9 65.4648 126.486 126.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 0.001024 2048 4.56263e-41 2624 19680 2.0519 82.1503 65.0032 149.257 149.315
