**CXL SSD HoLB Avoid Logic**

This github is for master thesis : Improvement of I/O Latency Determinism for CXL SSD

Once you want to synthesis this verilog files, you need to make SRAM and SRAM wrapper with https://github.com/zhujingyang520/ucbsc

![그림8](https://github.com/DayDayKim/cxlssd_hal/assets/135595435/c313a684-4732-4a46-9a98-4195fa927ab9)


