
AWA_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003410  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  080035a0  080035a0  000135a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003728  08003728  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003728  08003728  00013728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003730  08003730  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003730  08003730  00013730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003734  08003734  00013734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d4  20000070  080037a8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  080037a8  00020744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a148  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ec6  00000000  00000000  0002a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000880  00000000  00000000  0002c0b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000788  00000000  00000000  0002c930  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020ba3  00000000  00000000  0002d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008157  00000000  00000000  0004dc5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c2c6d  00000000  00000000  00055db2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00118a1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000240c  00000000  00000000  00118a9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003588 	.word	0x08003588

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003588 	.word	0x08003588

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <EraseApplicationMemory>:
extern Buffer_t UART_Buffer;
extern Buffer_t FLash_UART_read_buffer;
//extern UART_HandleTypeDef huart3;

void EraseApplicationMemory(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	/*Erase the sector where the HEX data is to be stored*/
	EraseFlashSector((uint32_t)HEXFILE_FLASHSECTOR);
 8000574:	2006      	movs	r0, #6
 8000576:	f000 f80c 	bl	8000592 <EraseFlashSector>
}
 800057a:	bf00      	nop
 800057c:	bd80      	pop	{r7, pc}

0800057e <putMessages>:
{
	FlashRead(HEXFILE_FLASHADDRESS, FLash_UART_read_buffer.UART_Rx_Word_buffer, BLE_DATA_RX_IN_WORDS);
}

void putMessages(uint8_t *pData)
{
 800057e:	b480      	push	{r7}
 8000580:	b083      	sub	sp, #12
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
		temp += 1;
	}
	//print the string
	HAL_UART_Transmit(&huart3, pData, len, 1000);
#endif
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <EraseFlashSector>:

#include "FLash.h"
#include "string.h"

void EraseFlashSector(uint32_t Sector)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	b082      	sub	sp, #8
 8000596:	af00      	add	r7, sp, #0
 8000598:	6078      	str	r0, [r7, #4]
	//unlock the flash action
	HAL_FLASH_Unlock();
 800059a:	f000 fd73 	bl	8001084 <HAL_FLASH_Unlock>
	/*		FLASH ERASE			*/
	FLASH_Erase_Sector(Sector,FLASH_VOLTAGE_RANGE_3);
 800059e:	2102      	movs	r1, #2
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f000 fecf 	bl	8001344 <FLASH_Erase_Sector>
	//Lock the flash action
	HAL_FLASH_Lock();
 80005a6:	f000 fd8f 	bl	80010c8 <HAL_FLASH_Lock>

}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
	...

080005b4 <WriteByteintoFlash>:
	//Lock the flash action
	HAL_FLASH_Lock();
}

void WriteByteintoFlash(uint32_t Address,uint8_t* pData, uint32_t wordlength)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b087      	sub	sp, #28
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	//Local variables
	uint32_t index = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
	//unlock the flash action
	HAL_FLASH_Unlock();
 80005c4:	f000 fd5e 	bl	8001084 <HAL_FLASH_Unlock>
	/*		DATA WRITE			*/
	while(index < wordlength)
 80005c8:	e019      	b.n	80005fe <WriteByteintoFlash+0x4a>
	{

		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, pData[index]) == HAL_OK)
 80005ca:	68ba      	ldr	r2, [r7, #8]
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	f04f 0400 	mov.w	r4, #0
 80005d8:	461a      	mov	r2, r3
 80005da:	4623      	mov	r3, r4
 80005dc:	68f9      	ldr	r1, [r7, #12]
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 fcfc 	bl	8000fdc <HAL_FLASH_Program>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d106      	bne.n	80005f8 <WriteByteintoFlash+0x44>

		{

			//Increment the flash address by 1bytes for 8 bits of data is being stored
			Address += 1;
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	3301      	adds	r3, #1
 80005ee:	60fb      	str	r3, [r7, #12]
			//Increment the index by one as the data buffer is of 32 bits
			index += 1;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	3301      	adds	r3, #1
 80005f4:	617b      	str	r3, [r7, #20]
 80005f6:	e002      	b.n	80005fe <WriteByteintoFlash+0x4a>
		}
		else{
			putMessages((uint8_t*)"Error in flash writing\n\r");
 80005f8:	4806      	ldr	r0, [pc, #24]	; (8000614 <WriteByteintoFlash+0x60>)
 80005fa:	f7ff ffc0 	bl	800057e <putMessages>
	while(index < wordlength)
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	d3e1      	bcc.n	80005ca <WriteByteintoFlash+0x16>
		}
	}
	/**********************************/
	//Lock the flash action
	HAL_FLASH_Lock();
 8000606:	f000 fd5f 	bl	80010c8 <HAL_FLASH_Lock>
}
 800060a:	bf00      	nop
 800060c:	371c      	adds	r7, #28
 800060e:	46bd      	mov	sp, r7
 8000610:	bd90      	pop	{r4, r7, pc}
 8000612:	bf00      	nop
 8000614:	080035a0 	.word	0x080035a0

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f000 fb1f 	bl	8000c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f879 	bl	8000718 <SystemClock_Config>
  //Start the boot-loader state machine
  //FOTA_BoorloaderStateMachine();
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 f8ff 	bl	8000828 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 800062a:	f000 f8d3 	bl	80007d4 <MX_USART6_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //Start data on UART interrupt
  putMessages((uint8_t*)"=============================Booting============================\n\r");
 800062e:	4829      	ldr	r0, [pc, #164]	; (80006d4 <main+0xbc>)
 8000630:	f7ff ffa5 	bl	800057e <putMessages>
  sprintf((char*)msg_buffer,"Firmware version : %d.%d.%d\n\rModification date : %d/%d/%d\n\r",MAJOR_VER,MINOR_VER,BUG_FIX,DD,MM,YY);
 8000634:	2316      	movs	r3, #22
 8000636:	9303      	str	r3, [sp, #12]
 8000638:	230c      	movs	r3, #12
 800063a:	9302      	str	r3, [sp, #8]
 800063c:	231a      	movs	r3, #26
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	2300      	movs	r3, #0
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	2300      	movs	r3, #0
 8000646:	2202      	movs	r2, #2
 8000648:	4923      	ldr	r1, [pc, #140]	; (80006d8 <main+0xc0>)
 800064a:	4824      	ldr	r0, [pc, #144]	; (80006dc <main+0xc4>)
 800064c:	f002 fba0 	bl	8002d90 <siprintf>
  putMessages((uint8_t*)msg_buffer);
 8000650:	4822      	ldr	r0, [pc, #136]	; (80006dc <main+0xc4>)
 8000652:	f7ff ff94 	bl	800057e <putMessages>
  putMessages((uint8_t*)"Bootloader initialized\n\r");
 8000656:	4822      	ldr	r0, [pc, #136]	; (80006e0 <main+0xc8>)
 8000658:	f7ff ff91 	bl	800057e <putMessages>
  putMessages((uint8_t*)"Erasing flash...\n\r");
 800065c:	4821      	ldr	r0, [pc, #132]	; (80006e4 <main+0xcc>)
 800065e:	f7ff ff8e 	bl	800057e <putMessages>
  EraseApplicationMemory();
 8000662:	f7ff ff85 	bl	8000570 <EraseApplicationMemory>
  putMessages((uint8_t*)"Flash erased!!!\n\r");
 8000666:	4820      	ldr	r0, [pc, #128]	; (80006e8 <main+0xd0>)
 8000668:	f7ff ff89 	bl	800057e <putMessages>
#if 0
  HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, (uint16_t)5);
#else
  HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, (uint16_t)4);
 800066c:	2204      	movs	r2, #4
 800066e:	491f      	ldr	r1, [pc, #124]	; (80006ec <main+0xd4>)
 8000670:	481f      	ldr	r0, [pc, #124]	; (80006f0 <main+0xd8>)
 8000672:	f001 fcd2 	bl	800201a <HAL_UART_Receive_IT>
#endif
  putMessages((uint8_t*)"BLE UART initiated!!\n\r");
 8000676:	481f      	ldr	r0, [pc, #124]	; (80006f4 <main+0xdc>)
 8000678:	f7ff ff81 	bl	800057e <putMessages>
  putMessages((uint8_t*)"Started UART Rx interrupt\n\r");
 800067c:	481e      	ldr	r0, [pc, #120]	; (80006f8 <main+0xe0>)
 800067e:	f7ff ff7e 	bl	800057e <putMessages>
#else
		  HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, UART2_RX_LENGTH_IN_BYTES);
#endif
	  }
#else
	  if(UART_Rx_Complete)
 8000682:	4b1e      	ldr	r3, [pc, #120]	; (80006fc <main+0xe4>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d0fb      	beq.n	8000682 <main+0x6a>
	  {
		//RESET Flag
		UART_Rx_Complete = RESET;
 800068a:	4b1c      	ldr	r3, [pc, #112]	; (80006fc <main+0xe4>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]

		//Data received from UART
		//putMessages((uint8_t*)"Received data from UART\n\r");
		live_data_row += 1;
 8000690:	4b1b      	ldr	r3, [pc, #108]	; (8000700 <main+0xe8>)
 8000692:	881b      	ldrh	r3, [r3, #0]
 8000694:	3301      	adds	r3, #1
 8000696:	b29a      	uxth	r2, r3
 8000698:	4b19      	ldr	r3, [pc, #100]	; (8000700 <main+0xe8>)
 800069a:	801a      	strh	r2, [r3, #0]
		//Write data into FLASH
		//WriteDATAintoFlash(FLASHStartingAddress, UART_Buffer.UART_Rx_buffer, data_bytes);
		WriteByteintoFlash(FLASHStartingAddress, UART_Buffer.UART_Rx_buffer, data_bytes);
 800069c:	4b19      	ldr	r3, [pc, #100]	; (8000704 <main+0xec>)
 800069e:	6818      	ldr	r0, [r3, #0]
 80006a0:	4b19      	ldr	r3, [pc, #100]	; (8000708 <main+0xf0>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	4911      	ldr	r1, [pc, #68]	; (80006ec <main+0xd4>)
 80006a8:	f7ff ff84 	bl	80005b4 <WriteByteintoFlash>
		if(recv_packet_counter >= no_of_rows - 1)//410-1)
 80006ac:	4b17      	ldr	r3, [pc, #92]	; (800070c <main+0xf4>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <main+0xf8>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d305      	bcc.n	80006c8 <main+0xb0>
		{
			//Data received from UART
			putMessages((uint8_t*)"Jumping to application\n\r");
 80006bc:	4815      	ldr	r0, [pc, #84]	; (8000714 <main+0xfc>)
 80006be:	f7ff ff5e 	bl	800057e <putMessages>
			//Jump to the aplication
//			go2App();
			HAL_NVIC_SystemReset();
 80006c2:	f000 fc58 	bl	8000f76 <HAL_NVIC_SystemReset>
 80006c6:	e7dc      	b.n	8000682 <main+0x6a>
		}else
			//reset the UART for 5 no of bytes
			HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, (uint16_t)5);
 80006c8:	2205      	movs	r2, #5
 80006ca:	4908      	ldr	r1, [pc, #32]	; (80006ec <main+0xd4>)
 80006cc:	4808      	ldr	r0, [pc, #32]	; (80006f0 <main+0xd8>)
 80006ce:	f001 fca4 	bl	800201a <HAL_UART_Receive_IT>
	  if(UART_Rx_Complete)
 80006d2:	e7d6      	b.n	8000682 <main+0x6a>
 80006d4:	080035d8 	.word	0x080035d8
 80006d8:	0800361c 	.word	0x0800361c
 80006dc:	200000b0 	.word	0x200000b0
 80006e0:	08003658 	.word	0x08003658
 80006e4:	08003674 	.word	0x08003674
 80006e8:	08003688 	.word	0x08003688
 80006ec:	2000037c 	.word	0x2000037c
 80006f0:	200005f4 	.word	0x200005f4
 80006f4:	0800369c 	.word	0x0800369c
 80006f8:	080036b4 	.word	0x080036b4
 80006fc:	200000ab 	.word	0x200000ab
 8000700:	20000094 	.word	0x20000094
 8000704:	200006b0 	.word	0x200006b0
 8000708:	200006ae 	.word	0x200006ae
 800070c:	200006ac 	.word	0x200006ac
 8000710:	20000090 	.word	0x20000090
 8000714:	080035bc 	.word	0x080035bc

08000718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b094      	sub	sp, #80	; 0x50
 800071c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	f107 0320 	add.w	r3, r7, #32
 8000722:	2230      	movs	r2, #48	; 0x30
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f002 fb29 	bl	8002d7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800073c:	2300      	movs	r3, #0
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	4b22      	ldr	r3, [pc, #136]	; (80007cc <SystemClock_Config+0xb4>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000744:	4a21      	ldr	r2, [pc, #132]	; (80007cc <SystemClock_Config+0xb4>)
 8000746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074a:	6413      	str	r3, [r2, #64]	; 0x40
 800074c:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <SystemClock_Config+0xb4>)
 800074e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000758:	2300      	movs	r3, #0
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	4b1c      	ldr	r3, [pc, #112]	; (80007d0 <SystemClock_Config+0xb8>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a1b      	ldr	r2, [pc, #108]	; (80007d0 <SystemClock_Config+0xb8>)
 8000762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000766:	6013      	str	r3, [r2, #0]
 8000768:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <SystemClock_Config+0xb8>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000774:	2302      	movs	r3, #2
 8000776:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000778:	2301      	movs	r3, #1
 800077a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077c:	2310      	movs	r3, #16
 800077e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000780:	2300      	movs	r3, #0
 8000782:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000784:	f107 0320 	add.w	r3, r7, #32
 8000788:	4618      	mov	r0, r3
 800078a:	f000 ffbd 	bl	8001708 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000794:	f000 f870 	bl	8000878 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000798:	230f      	movs	r3, #15
 800079a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800079c:	2300      	movs	r3, #0
 800079e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ac:	f107 030c 	add.w	r3, r7, #12
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 fa18 	bl	8001be8 <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007be:	f000 f85b 	bl	8000878 <Error_Handler>
  }
}
 80007c2:	bf00      	nop
 80007c4:	3750      	adds	r7, #80	; 0x50
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800
 80007d0:	40007000 	.word	0x40007000

080007d4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007da:	4a12      	ldr	r2, [pc, #72]	; (8000824 <MX_USART6_UART_Init+0x50>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;//38400;
 80007de:	4b10      	ldr	r3, [pc, #64]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 80007fa:	220c      	movs	r2, #12
 80007fc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <MX_USART6_UART_Init+0x4c>)
 800080c:	f001 fbb8 	bl	8001f80 <HAL_UART_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000816:	f000 f82f 	bl	8000878 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200005f4 	.word	0x200005f4
 8000824:	40011400 	.word	0x40011400

08000828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
 8000832:	4b10      	ldr	r3, [pc, #64]	; (8000874 <MX_GPIO_Init+0x4c>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a0f      	ldr	r2, [pc, #60]	; (8000874 <MX_GPIO_Init+0x4c>)
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <MX_GPIO_Init+0x4c>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0304 	and.w	r3, r3, #4
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	603b      	str	r3, [r7, #0]
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <MX_GPIO_Init+0x4c>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a08      	ldr	r2, [pc, #32]	; (8000874 <MX_GPIO_Init+0x4c>)
 8000854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b06      	ldr	r3, [pc, #24]	; (8000874 <MX_GPIO_Init+0x4c>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000862:	603b      	str	r3, [r7, #0]
 8000864:	683b      	ldr	r3, [r7, #0]

}
 8000866:	bf00      	nop
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	40023800 	.word	0x40023800

08000878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
	...

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <HAL_MspInit+0x4c>)
 8000894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000896:	4a0f      	ldr	r2, [pc, #60]	; (80008d4 <HAL_MspInit+0x4c>)
 8000898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800089c:	6453      	str	r3, [r2, #68]	; 0x44
 800089e:	4b0d      	ldr	r3, [pc, #52]	; (80008d4 <HAL_MspInit+0x4c>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	603b      	str	r3, [r7, #0]
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <HAL_MspInit+0x4c>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	4a08      	ldr	r2, [pc, #32]	; (80008d4 <HAL_MspInit+0x4c>)
 80008b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <HAL_MspInit+0x4c>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a2c      	ldr	r2, [pc, #176]	; (80009a8 <HAL_UART_MspInit+0xd0>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d152      	bne.n	80009a0 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	4b2b      	ldr	r3, [pc, #172]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000902:	4a2a      	ldr	r2, [pc, #168]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000904:	f043 0320 	orr.w	r3, r3, #32
 8000908:	6453      	str	r3, [r2, #68]	; 0x44
 800090a:	4b28      	ldr	r3, [pc, #160]	; (80009ac <HAL_UART_MspInit+0xd4>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090e:	f003 0320 	and.w	r3, r3, #32
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	4b24      	ldr	r3, [pc, #144]	; (80009ac <HAL_UART_MspInit+0xd4>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a23      	ldr	r2, [pc, #140]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b21      	ldr	r3, [pc, #132]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	4b1d      	ldr	r3, [pc, #116]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a1c      	ldr	r2, [pc, #112]	; (80009ac <HAL_UART_MspInit+0xd4>)
 800093c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <HAL_UART_MspInit+0xd4>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PG9     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800094e:	2340      	movs	r3, #64	; 0x40
 8000950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000952:	2302      	movs	r3, #2
 8000954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000956:	2301      	movs	r3, #1
 8000958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800095e:	2308      	movs	r3, #8
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4811      	ldr	r0, [pc, #68]	; (80009b0 <HAL_UART_MspInit+0xd8>)
 800096a:	f000 fd33 	bl	80013d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800096e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	2302      	movs	r3, #2
 8000976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000978:	2301      	movs	r3, #1
 800097a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097c:	2303      	movs	r3, #3
 800097e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000980:	2308      	movs	r3, #8
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4619      	mov	r1, r3
 800098a:	480a      	ldr	r0, [pc, #40]	; (80009b4 <HAL_UART_MspInit+0xdc>)
 800098c:	f000 fd22 	bl	80013d4 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000990:	2200      	movs	r2, #0
 8000992:	2100      	movs	r1, #0
 8000994:	2047      	movs	r0, #71	; 0x47
 8000996:	f000 fac4 	bl	8000f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800099a:	2047      	movs	r0, #71	; 0x47
 800099c:	f000 fadd 	bl	8000f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80009a0:	bf00      	nop
 80009a2:	3728      	adds	r7, #40	; 0x28
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40011400 	.word	0x40011400
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40020800 	.word	0x40020800
 80009b4:	40021800 	.word	0x40021800

080009b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ca:	e7fe      	b.n	80009ca <HardFault_Handler+0x4>

080009cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <MemManage_Handler+0x4>

080009d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d2:	b480      	push	{r7}
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d6:	e7fe      	b.n	80009d6 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	e7fe      	b.n	80009dc <UsageFault_Handler+0x4>

080009de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0c:	f000 f97a 	bl	8000d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000a18:	4802      	ldr	r0, [pc, #8]	; (8000a24 <USART6_IRQHandler+0x10>)
 8000a1a:	f001 fbab 	bl	8002174 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200005f4 	.word	0x200005f4

08000a28 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	if(huart == &huart6)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a4b      	ldr	r2, [pc, #300]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	f040 808e 	bne.w	8000b56 <HAL_UART_RxCpltCallback+0x12e>
	{
		//UART_Rx_Complete = SET;
		//Abort UART 2 Rx
		//HAL_UART_Abort_IT(&huart6);

		HAL_UART_AbortReceive_IT(&huart6);
 8000a3a:	4849      	ldr	r0, [pc, #292]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000a3c:	f001 fb42 	bl	80020c4 <HAL_UART_AbortReceive_IT>
//		recv_packet_counter += 1;
		if(file_info_flag < 3)
 8000a40:	4b48      	ldr	r3, [pc, #288]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d805      	bhi.n	8000a54 <HAL_UART_RxCpltCallback+0x2c>
			file_info_flag += 1;
 8000a48:	4b46      	ldr	r3, [pc, #280]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	4b44      	ldr	r3, [pc, #272]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000a52:	701a      	strb	r2, [r3, #0]
		if(file_info_flag > 2)
 8000a54:	4b43      	ldr	r3, [pc, #268]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d93e      	bls.n	8000ada <HAL_UART_RxCpltCallback+0xb2>
		{
			data_frame += 1;
 8000a5c:	4b42      	ldr	r3, [pc, #264]	; (8000b68 <HAL_UART_RxCpltCallback+0x140>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	3301      	adds	r3, #1
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b40      	ldr	r3, [pc, #256]	; (8000b68 <HAL_UART_RxCpltCallback+0x140>)
 8000a66:	701a      	strb	r2, [r3, #0]
			switch(data_frame)
 8000a68:	4b3f      	ldr	r3, [pc, #252]	; (8000b68 <HAL_UART_RxCpltCallback+0x140>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d002      	beq.n	8000a76 <HAL_UART_RxCpltCallback+0x4e>
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d021      	beq.n	8000ab8 <HAL_UART_RxCpltCallback+0x90>
			}
		}


	}
}
 8000a74:	e070      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
				HAL_UART_AbortReceive_IT(&huart6);
 8000a76:	483a      	ldr	r0, [pc, #232]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000a78:	f001 fb24 	bl	80020c4 <HAL_UART_AbortReceive_IT>
				FLASHStartingAddress = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000a7c:	4b3b      	ldr	r3, [pc, #236]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	061a      	lsls	r2, r3, #24
						|(UART_Buffer.UART_Rx_buffer[1]<<16)
 8000a82:	4b3a      	ldr	r3, [pc, #232]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000a84:	785b      	ldrb	r3, [r3, #1]
 8000a86:	041b      	lsls	r3, r3, #16
 8000a88:	431a      	orrs	r2, r3
						|(UART_Buffer.UART_Rx_buffer[2]<<8)
 8000a8a:	4b38      	ldr	r3, [pc, #224]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000a8c:	789b      	ldrb	r3, [r3, #2]
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	4313      	orrs	r3, r2
						|(UART_Buffer.UART_Rx_buffer[3]);
 8000a92:	4a36      	ldr	r2, [pc, #216]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000a94:	78d2      	ldrb	r2, [r2, #3]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	461a      	mov	r2, r3
				FLASHStartingAddress = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000a9a:	4b35      	ldr	r3, [pc, #212]	; (8000b70 <HAL_UART_RxCpltCallback+0x148>)
 8000a9c:	601a      	str	r2, [r3, #0]
				data_bytes = UART_Buffer.UART_Rx_buffer[4];
 8000a9e:	4b33      	ldr	r3, [pc, #204]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000aa0:	791a      	ldrb	r2, [r3, #4]
 8000aa2:	4b34      	ldr	r3, [pc, #208]	; (8000b74 <HAL_UART_RxCpltCallback+0x14c>)
 8000aa4:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, (uint16_t)data_bytes);
 8000aa6:	4b33      	ldr	r3, [pc, #204]	; (8000b74 <HAL_UART_RxCpltCallback+0x14c>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	461a      	mov	r2, r3
 8000aae:	492f      	ldr	r1, [pc, #188]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000ab0:	482b      	ldr	r0, [pc, #172]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000ab2:	f001 fab2 	bl	800201a <HAL_UART_Receive_IT>
				break;
 8000ab6:	e04f      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
				data_frame = 0;
 8000ab8:	4b2b      	ldr	r3, [pc, #172]	; (8000b68 <HAL_UART_RxCpltCallback+0x140>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
				HAL_UART_AbortReceive_IT(&huart6);
 8000abe:	4828      	ldr	r0, [pc, #160]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000ac0:	f001 fb00 	bl	80020c4 <HAL_UART_AbortReceive_IT>
				UART_Rx_Complete = SET;
 8000ac4:	4b2c      	ldr	r3, [pc, #176]	; (8000b78 <HAL_UART_RxCpltCallback+0x150>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
				recv_packet_counter += 1;
 8000aca:	4b2c      	ldr	r3, [pc, #176]	; (8000b7c <HAL_UART_RxCpltCallback+0x154>)
 8000acc:	881b      	ldrh	r3, [r3, #0]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	; (8000b7c <HAL_UART_RxCpltCallback+0x154>)
 8000ad4:	801a      	strh	r2, [r3, #0]
				break;
 8000ad6:	bf00      	nop
 8000ad8:	e03e      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
			switch(file_info_flag)
 8000ada:	4b22      	ldr	r3, [pc, #136]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d002      	beq.n	8000ae8 <HAL_UART_RxCpltCallback+0xc0>
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d01a      	beq.n	8000b1c <HAL_UART_RxCpltCallback+0xf4>
				break;
 8000ae6:	e037      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
				HAL_UART_AbortReceive_IT(&huart6);
 8000ae8:	481d      	ldr	r0, [pc, #116]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000aea:	f001 faeb 	bl	80020c4 <HAL_UART_AbortReceive_IT>
				no_of_rows = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000aee:	4b1f      	ldr	r3, [pc, #124]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	061a      	lsls	r2, r3, #24
						|(UART_Buffer.UART_Rx_buffer[1]<<16)
 8000af4:	4b1d      	ldr	r3, [pc, #116]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000af6:	785b      	ldrb	r3, [r3, #1]
 8000af8:	041b      	lsls	r3, r3, #16
 8000afa:	431a      	orrs	r2, r3
						|(UART_Buffer.UART_Rx_buffer[2]<<8)
 8000afc:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000afe:	789b      	ldrb	r3, [r3, #2]
 8000b00:	021b      	lsls	r3, r3, #8
 8000b02:	4313      	orrs	r3, r2
						|(UART_Buffer.UART_Rx_buffer[3]);
 8000b04:	4a19      	ldr	r2, [pc, #100]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b06:	78d2      	ldrb	r2, [r2, #3]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	461a      	mov	r2, r3
				no_of_rows = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	; (8000b80 <HAL_UART_RxCpltCallback+0x158>)
 8000b0e:	601a      	str	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, 4);
 8000b10:	2204      	movs	r2, #4
 8000b12:	4916      	ldr	r1, [pc, #88]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b14:	4812      	ldr	r0, [pc, #72]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000b16:	f001 fa80 	bl	800201a <HAL_UART_Receive_IT>
				break;
 8000b1a:	e01d      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
				HAL_UART_AbortReceive_IT(&huart6);
 8000b1c:	4810      	ldr	r0, [pc, #64]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000b1e:	f001 fad1 	bl	80020c4 <HAL_UART_AbortReceive_IT>
				file_size_in_bytes = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000b22:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	061a      	lsls	r2, r3, #24
						|(UART_Buffer.UART_Rx_buffer[1]<<16)
 8000b28:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b2a:	785b      	ldrb	r3, [r3, #1]
 8000b2c:	041b      	lsls	r3, r3, #16
 8000b2e:	431a      	orrs	r2, r3
						|(UART_Buffer.UART_Rx_buffer[2]<<8)
 8000b30:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b32:	789b      	ldrb	r3, [r3, #2]
 8000b34:	021b      	lsls	r3, r3, #8
 8000b36:	4313      	orrs	r3, r2
						|(UART_Buffer.UART_Rx_buffer[3]);
 8000b38:	4a0c      	ldr	r2, [pc, #48]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b3a:	78d2      	ldrb	r2, [r2, #3]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	461a      	mov	r2, r3
				file_size_in_bytes = (UART_Buffer.UART_Rx_buffer[0]<<24)
 8000b40:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <HAL_UART_RxCpltCallback+0x15c>)
 8000b42:	601a      	str	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6, UART_Buffer.UART_Rx_buffer, 5);
 8000b44:	2205      	movs	r2, #5
 8000b46:	4909      	ldr	r1, [pc, #36]	; (8000b6c <HAL_UART_RxCpltCallback+0x144>)
 8000b48:	4805      	ldr	r0, [pc, #20]	; (8000b60 <HAL_UART_RxCpltCallback+0x138>)
 8000b4a:	f001 fa66 	bl	800201a <HAL_UART_Receive_IT>
				file_info_flag = 3;
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <HAL_UART_RxCpltCallback+0x13c>)
 8000b50:	2203      	movs	r2, #3
 8000b52:	701a      	strb	r2, [r3, #0]
				break;
 8000b54:	e000      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x130>
		}
 8000b56:	bf00      	nop
}
 8000b58:	bf00      	nop
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	200005f4 	.word	0x200005f4
 8000b64:	2000008c 	.word	0x2000008c
 8000b68:	20000718 	.word	0x20000718
 8000b6c:	2000037c 	.word	0x2000037c
 8000b70:	200006b0 	.word	0x200006b0
 8000b74:	200006ae 	.word	0x200006ae
 8000b78:	200000ab 	.word	0x200000ab
 8000b7c:	200006ac 	.word	0x200006ac
 8000b80:	20000090 	.word	0x20000090
 8000b84:	20000098 	.word	0x20000098

08000b88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x50>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x16>
		heap_end = &end;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	; (8000bd8 <_sbrk+0x50>)
 8000b9a:	4a10      	ldr	r2, [pc, #64]	; (8000bdc <_sbrk+0x54>)
 8000b9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <_sbrk+0x50>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <_sbrk+0x50>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4413      	add	r3, r2
 8000bac:	466a      	mov	r2, sp
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d907      	bls.n	8000bc2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000bb2:	f002 f8af 	bl	8002d14 <__errno>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	230c      	movs	r3, #12
 8000bba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bc0:	e006      	b.n	8000bd0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <_sbrk+0x50>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	4a03      	ldr	r2, [pc, #12]	; (8000bd8 <_sbrk+0x50>)
 8000bcc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	2000009c 	.word	0x2000009c
 8000bdc:	20000748 	.word	0x20000748

08000be0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <SystemInit+0x28>)
 8000be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bea:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <SystemInit+0x28>)
 8000bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <SystemInit+0x28>)
 8000bf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bfa:	609a      	str	r2, [r3, #8]
#endif
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c12:	e003      	b.n	8000c1c <LoopCopyDataInit>

08000c14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c1a:	3104      	adds	r1, #4

08000c1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c1c:	480b      	ldr	r0, [pc, #44]	; (8000c4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c24:	d3f6      	bcc.n	8000c14 <CopyDataInit>
  ldr  r2, =_sbss
 8000c26:	4a0b      	ldr	r2, [pc, #44]	; (8000c54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c28:	e002      	b.n	8000c30 <LoopFillZerobss>

08000c2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c2c:	f842 3b04 	str.w	r3, [r2], #4

08000c30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c34:	d3f9      	bcc.n	8000c2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c36:	f7ff ffd3 	bl	8000be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3a:	f002 f871 	bl	8002d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3e:	f7ff fceb 	bl	8000618 <main>
  bx  lr    
 8000c42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000c48:	08003738 	.word	0x08003738
  ldr  r0, =_sdata
 8000c4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c50:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000c54:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000c58:	20000744 	.word	0x20000744

08000c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c5c:	e7fe      	b.n	8000c5c <ADC_IRQHandler>
	...

08000c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <HAL_Init+0x40>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_Init+0x40>)
 8000c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_Init+0x40>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 f93f 	bl	8000f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 f808 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff fdf8 	bl	8000888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023c00 	.word	0x40023c00

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f95b 	bl	8000f7e <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ce0:	f000 f91f 	bl	8000f22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	20000004 	.word	0x20000004

08000d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x20>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_IncTick+0x24>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_IncTick+0x24>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008
 8000d28:	2000071c 	.word	0x2000071c

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <HAL_GetTick+0x14>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	2000071c 	.word	0x2000071c

08000d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	db0b      	blt.n	8000dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	f003 021f 	and.w	r2, r3, #31
 8000dc0:	4907      	ldr	r1, [pc, #28]	; (8000de0 <__NVIC_EnableIRQ+0x38>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	2001      	movs	r0, #1
 8000dca:	fa00 f202 	lsl.w	r2, r0, r2
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	; (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	; 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ea4:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <__NVIC_SystemReset+0x20>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000eb0:	4903      	ldr	r1, [pc, #12]	; (8000ec0 <__NVIC_SystemReset+0x20>)
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_SystemReset+0x24>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	60cb      	str	r3, [r1, #12]
 8000eb8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <__NVIC_SystemReset+0x1c>
 8000ec0:	e000ed00 	.word	0xe000ed00
 8000ec4:	05fa0004 	.word	0x05fa0004

08000ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed8:	d301      	bcc.n	8000ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eda:	2301      	movs	r3, #1
 8000edc:	e00f      	b.n	8000efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ede:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <SysTick_Config+0x40>)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ee6:	210f      	movs	r1, #15
 8000ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000eec:	f7ff ff7a 	bl	8000de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <SysTick_Config+0x40>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef6:	4b04      	ldr	r3, [pc, #16]	; (8000f08 <SysTick_Config+0x40>)
 8000ef8:	2207      	movs	r2, #7
 8000efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	e000e010 	.word	0xe000e010

08000f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff ff15 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b086      	sub	sp, #24
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	4603      	mov	r3, r0
 8000f2a:	60b9      	str	r1, [r7, #8]
 8000f2c:	607a      	str	r2, [r7, #4]
 8000f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f34:	f7ff ff2a 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000f38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	68b9      	ldr	r1, [r7, #8]
 8000f3e:	6978      	ldr	r0, [r7, #20]
 8000f40:	f7ff ff7a 	bl	8000e38 <NVIC_EncodePriority>
 8000f44:	4602      	mov	r2, r0
 8000f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff ff49 	bl	8000de4 <__NVIC_SetPriority>
}
 8000f52:	bf00      	nop
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff ff1d 	bl	8000da8 <__NVIC_EnableIRQ>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8000f7a:	f7ff ff91 	bl	8000ea0 <__NVIC_SystemReset>

08000f7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff9e 	bl	8000ec8 <SysTick_Config>
 8000f8c:	4603      	mov	r3, r0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f96:	b480      	push	{r7}
 8000f98:	b083      	sub	sp, #12
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d004      	beq.n	8000fb4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2280      	movs	r2, #128	; 0x80
 8000fae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e00c      	b.n	8000fce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2205      	movs	r2, #5
 8000fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f022 0201 	bic.w	r2, r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000fee:	4b23      	ldr	r3, [pc, #140]	; (800107c <HAL_FLASH_Program+0xa0>)
 8000ff0:	7e1b      	ldrb	r3, [r3, #24]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d101      	bne.n	8000ffa <HAL_FLASH_Program+0x1e>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e03b      	b.n	8001072 <HAL_FLASH_Program+0x96>
 8000ffa:	4b20      	ldr	r3, [pc, #128]	; (800107c <HAL_FLASH_Program+0xa0>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001000:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001004:	f000 f870 	bl	80010e8 <FLASH_WaitForLastOperation>
 8001008:	4603      	mov	r3, r0
 800100a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800100c:	7dfb      	ldrb	r3, [r7, #23]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d12b      	bne.n	800106a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d105      	bne.n	8001024 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001018:	783b      	ldrb	r3, [r7, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	68b8      	ldr	r0, [r7, #8]
 800101e:	f000 f919 	bl	8001254 <FLASH_Program_Byte>
 8001022:	e016      	b.n	8001052 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d105      	bne.n	8001036 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800102a:	883b      	ldrh	r3, [r7, #0]
 800102c:	4619      	mov	r1, r3
 800102e:	68b8      	ldr	r0, [r7, #8]
 8001030:	f000 f8ec 	bl	800120c <FLASH_Program_HalfWord>
 8001034:	e00d      	b.n	8001052 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2b02      	cmp	r3, #2
 800103a:	d105      	bne.n	8001048 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	4619      	mov	r1, r3
 8001040:	68b8      	ldr	r0, [r7, #8]
 8001042:	f000 f8c1 	bl	80011c8 <FLASH_Program_Word>
 8001046:	e004      	b.n	8001052 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800104c:	68b8      	ldr	r0, [r7, #8]
 800104e:	f000 f88b 	bl	8001168 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001052:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001056:	f000 f847 	bl	80010e8 <FLASH_WaitForLastOperation>
 800105a:	4603      	mov	r3, r0
 800105c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <HAL_FLASH_Program+0xa4>)
 8001060:	691b      	ldr	r3, [r3, #16]
 8001062:	4a07      	ldr	r2, [pc, #28]	; (8001080 <HAL_FLASH_Program+0xa4>)
 8001064:	f023 0301 	bic.w	r3, r3, #1
 8001068:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800106a:	4b04      	ldr	r3, [pc, #16]	; (800107c <HAL_FLASH_Program+0xa0>)
 800106c:	2200      	movs	r2, #0
 800106e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001070:	7dfb      	ldrb	r3, [r7, #23]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000720 	.word	0x20000720
 8001080:	40023c00 	.word	0x40023c00

08001084 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800108e:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <HAL_FLASH_Unlock+0x38>)
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	da0b      	bge.n	80010ae <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_FLASH_Unlock+0x38>)
 8001098:	4a09      	ldr	r2, [pc, #36]	; (80010c0 <HAL_FLASH_Unlock+0x3c>)
 800109a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <HAL_FLASH_Unlock+0x38>)
 800109e:	4a09      	ldr	r2, [pc, #36]	; (80010c4 <HAL_FLASH_Unlock+0x40>)
 80010a0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_FLASH_Unlock+0x38>)
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da01      	bge.n	80010ae <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80010ae:	79fb      	ldrb	r3, [r7, #7]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	40023c00 	.word	0x40023c00
 80010c0:	45670123 	.word	0x45670123
 80010c4:	cdef89ab 	.word	0xcdef89ab

080010c8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <HAL_FLASH_Lock+0x1c>)
 80010ce:	691b      	ldr	r3, [r3, #16]
 80010d0:	4a04      	ldr	r2, [pc, #16]	; (80010e4 <HAL_FLASH_Lock+0x1c>)
 80010d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80010d8:	2300      	movs	r3, #0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40023c00 	.word	0x40023c00

080010e8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010f4:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <FLASH_WaitForLastOperation+0x78>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80010fa:	f7ff fe17 	bl	8000d2c <HAL_GetTick>
 80010fe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001100:	e010      	b.n	8001124 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001108:	d00c      	beq.n	8001124 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d007      	beq.n	8001120 <FLASH_WaitForLastOperation+0x38>
 8001110:	f7ff fe0c 	bl	8000d2c <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	429a      	cmp	r2, r3
 800111e:	d201      	bcs.n	8001124 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e019      	b.n	8001158 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001124:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <FLASH_WaitForLastOperation+0x7c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1e8      	bne.n	8001102 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <FLASH_WaitForLastOperation+0x7c>)
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <FLASH_WaitForLastOperation+0x7c>)
 800113e:	2201      	movs	r2, #1
 8001140:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001142:	4b08      	ldr	r3, [pc, #32]	; (8001164 <FLASH_WaitForLastOperation+0x7c>)
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800114e:	f000 f8a3 	bl	8001298 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
  
}  
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000720 	.word	0x20000720
 8001164:	40023c00 	.word	0x40023c00

08001168 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001168:	b490      	push	{r4, r7}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 8001176:	691b      	ldr	r3, [r3, #16]
 8001178:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 800117a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800117e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	4a0f      	ldr	r2, [pc, #60]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 8001186:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800118a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800118c:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 800118e:	691b      	ldr	r3, [r3, #16]
 8001190:	4a0c      	ldr	r2, [pc, #48]	; (80011c4 <FLASH_Program_DoubleWord+0x5c>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800119e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80011a2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80011a6:	f04f 0300 	mov.w	r3, #0
 80011aa:	f04f 0400 	mov.w	r4, #0
 80011ae:	0013      	movs	r3, r2
 80011b0:	2400      	movs	r4, #0
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	3204      	adds	r2, #4
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc90      	pop	{r4, r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40023c00 	.word	0x40023c00

080011c8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <FLASH_Program_Word+0x40>)
 80011d4:	691b      	ldr	r3, [r3, #16]
 80011d6:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <FLASH_Program_Word+0x40>)
 80011d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <FLASH_Program_Word+0x40>)
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	4a09      	ldr	r2, [pc, #36]	; (8001208 <FLASH_Program_Word+0x40>)
 80011e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <FLASH_Program_Word+0x40>)
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	4a06      	ldr	r2, [pc, #24]	; (8001208 <FLASH_Program_Word+0x40>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	601a      	str	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40023c00 	.word	0x40023c00

0800120c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001218:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 800121a:	691b      	ldr	r3, [r3, #16]
 800121c:	4a0c      	ldr	r2, [pc, #48]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 800121e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001222:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001224:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	4a09      	ldr	r2, [pc, #36]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 800122a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800122e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	4a06      	ldr	r2, [pc, #24]	; (8001250 <FLASH_Program_HalfWord+0x44>)
 8001236:	f043 0301 	orr.w	r3, r3, #1
 800123a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	887a      	ldrh	r2, [r7, #2]
 8001240:	801a      	strh	r2, [r3, #0]
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023c00 	.word	0x40023c00

08001254 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <FLASH_Program_Byte+0x40>)
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <FLASH_Program_Byte+0x40>)
 8001266:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800126a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <FLASH_Program_Byte+0x40>)
 800126e:	4a09      	ldr	r2, [pc, #36]	; (8001294 <FLASH_Program_Byte+0x40>)
 8001270:	691b      	ldr	r3, [r3, #16]
 8001272:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001274:	4b07      	ldr	r3, [pc, #28]	; (8001294 <FLASH_Program_Byte+0x40>)
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	4a06      	ldr	r2, [pc, #24]	; (8001294 <FLASH_Program_Byte+0x40>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	78fa      	ldrb	r2, [r7, #3]
 8001284:	701a      	strb	r2, [r3, #0]
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40023c00 	.word	0x40023c00

08001298 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800129c:	4b27      	ldr	r3, [pc, #156]	; (800133c <FLASH_SetErrorCode+0xa4>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	f003 0310 	and.w	r3, r3, #16
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d008      	beq.n	80012ba <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80012a8:	4b25      	ldr	r3, [pc, #148]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012aa:	69db      	ldr	r3, [r3, #28]
 80012ac:	f043 0310 	orr.w	r3, r3, #16
 80012b0:	4a23      	ldr	r2, [pc, #140]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012b2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80012b4:	4b21      	ldr	r3, [pc, #132]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012b6:	2210      	movs	r2, #16
 80012b8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80012ba:	4b20      	ldr	r3, [pc, #128]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	f003 0320 	and.w	r3, r3, #32
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d008      	beq.n	80012d8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80012c6:	4b1e      	ldr	r3, [pc, #120]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	f043 0308 	orr.w	r3, r3, #8
 80012ce:	4a1c      	ldr	r2, [pc, #112]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012d0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80012d2:	4b1a      	ldr	r3, [pc, #104]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012d4:	2220      	movs	r2, #32
 80012d6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80012d8:	4b18      	ldr	r3, [pc, #96]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d008      	beq.n	80012f6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80012e4:	4b16      	ldr	r3, [pc, #88]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	f043 0304 	orr.w	r3, r3, #4
 80012ec:	4a14      	ldr	r2, [pc, #80]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 80012ee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012f2:	2240      	movs	r2, #64	; 0x40
 80012f4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <FLASH_SetErrorCode+0xa4>)
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d008      	beq.n	8001314 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001302:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	f043 0302 	orr.w	r3, r3, #2
 800130a:	4a0d      	ldr	r2, [pc, #52]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 800130c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <FLASH_SetErrorCode+0xa4>)
 8001310:	2280      	movs	r2, #128	; 0x80
 8001312:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <FLASH_SetErrorCode+0xa4>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d008      	beq.n	8001332 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	f043 0320 	orr.w	r3, r3, #32
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <FLASH_SetErrorCode+0xa8>)
 800132a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800132c:	4b03      	ldr	r3, [pc, #12]	; (800133c <FLASH_SetErrorCode+0xa4>)
 800132e:	2202      	movs	r2, #2
 8001330:	60da      	str	r2, [r3, #12]
  }
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	40023c00 	.word	0x40023c00
 8001340:	20000720 	.word	0x20000720

08001344 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d102      	bne.n	8001360 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	e010      	b.n	8001382 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001360:	78fb      	ldrb	r3, [r7, #3]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d103      	bne.n	800136e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	e009      	b.n	8001382 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	2b02      	cmp	r3, #2
 8001372:	d103      	bne.n	800137c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001374:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	e002      	b.n	8001382 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800137c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001380:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 8001384:	691b      	ldr	r3, [r3, #16]
 8001386:	4a12      	ldr	r2, [pc, #72]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 8001388:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800138c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 8001390:	691a      	ldr	r2, [r3, #16]
 8001392:	490f      	ldr	r1, [pc, #60]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4313      	orrs	r3, r2
 8001398:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	4a0c      	ldr	r2, [pc, #48]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 80013a0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 80013a8:	691a      	ldr	r2, [r3, #16]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 80013b2:	f043 0302 	orr.w	r3, r3, #2
 80013b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 80013ba:	691b      	ldr	r3, [r3, #16]
 80013bc:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <FLASH_Erase_Sector+0x8c>)
 80013be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013c2:	6113      	str	r3, [r2, #16]
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	40023c00 	.word	0x40023c00

080013d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b089      	sub	sp, #36	; 0x24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
 80013ee:	e16b      	b.n	80016c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013f0:	2201      	movs	r2, #1
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	4013      	ands	r3, r2
 8001402:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001404:	693a      	ldr	r2, [r7, #16]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	429a      	cmp	r2, r3
 800140a:	f040 815a 	bne.w	80016c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d00b      	beq.n	800142e <HAL_GPIO_Init+0x5a>
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d007      	beq.n	800142e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001422:	2b11      	cmp	r3, #17
 8001424:	d003      	beq.n	800142e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2b12      	cmp	r3, #18
 800142c:	d130      	bne.n	8001490 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	2203      	movs	r2, #3
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	68da      	ldr	r2, [r3, #12]
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001464:	2201      	movs	r2, #1
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43db      	mvns	r3, r3
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	4013      	ands	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	091b      	lsrs	r3, r3, #4
 800147a:	f003 0201 	and.w	r2, r3, #1
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4313      	orrs	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	2203      	movs	r2, #3
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4013      	ands	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0xfc>
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	2b12      	cmp	r3, #18
 80014ce:	d123      	bne.n	8001518 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	08da      	lsrs	r2, r3, #3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3208      	adds	r2, #8
 80014d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	f003 0307 	and.w	r3, r3, #7
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	220f      	movs	r2, #15
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4013      	ands	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	691a      	ldr	r2, [r3, #16]
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	4313      	orrs	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	08da      	lsrs	r2, r3, #3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3208      	adds	r2, #8
 8001512:	69b9      	ldr	r1, [r7, #24]
 8001514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	2203      	movs	r2, #3
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f003 0203 	and.w	r2, r3, #3
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001554:	2b00      	cmp	r3, #0
 8001556:	f000 80b4 	beq.w	80016c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b5f      	ldr	r3, [pc, #380]	; (80016dc <HAL_GPIO_Init+0x308>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	4a5e      	ldr	r2, [pc, #376]	; (80016dc <HAL_GPIO_Init+0x308>)
 8001564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4b5c      	ldr	r3, [pc, #368]	; (80016dc <HAL_GPIO_Init+0x308>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001576:	4a5a      	ldr	r2, [pc, #360]	; (80016e0 <HAL_GPIO_Init+0x30c>)
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	3302      	adds	r3, #2
 800157e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f003 0303 	and.w	r3, r3, #3
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	220f      	movs	r2, #15
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43db      	mvns	r3, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4013      	ands	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a51      	ldr	r2, [pc, #324]	; (80016e4 <HAL_GPIO_Init+0x310>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d02b      	beq.n	80015fa <HAL_GPIO_Init+0x226>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a50      	ldr	r2, [pc, #320]	; (80016e8 <HAL_GPIO_Init+0x314>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d025      	beq.n	80015f6 <HAL_GPIO_Init+0x222>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a4f      	ldr	r2, [pc, #316]	; (80016ec <HAL_GPIO_Init+0x318>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d01f      	beq.n	80015f2 <HAL_GPIO_Init+0x21e>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a4e      	ldr	r2, [pc, #312]	; (80016f0 <HAL_GPIO_Init+0x31c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d019      	beq.n	80015ee <HAL_GPIO_Init+0x21a>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a4d      	ldr	r2, [pc, #308]	; (80016f4 <HAL_GPIO_Init+0x320>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d013      	beq.n	80015ea <HAL_GPIO_Init+0x216>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a4c      	ldr	r2, [pc, #304]	; (80016f8 <HAL_GPIO_Init+0x324>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d00d      	beq.n	80015e6 <HAL_GPIO_Init+0x212>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a4b      	ldr	r2, [pc, #300]	; (80016fc <HAL_GPIO_Init+0x328>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d007      	beq.n	80015e2 <HAL_GPIO_Init+0x20e>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a4a      	ldr	r2, [pc, #296]	; (8001700 <HAL_GPIO_Init+0x32c>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d101      	bne.n	80015de <HAL_GPIO_Init+0x20a>
 80015da:	2307      	movs	r3, #7
 80015dc:	e00e      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015de:	2308      	movs	r3, #8
 80015e0:	e00c      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015e2:	2306      	movs	r3, #6
 80015e4:	e00a      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015e6:	2305      	movs	r3, #5
 80015e8:	e008      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015ee:	2303      	movs	r3, #3
 80015f0:	e004      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_GPIO_Init+0x228>
 80015fa:	2300      	movs	r3, #0
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	f002 0203 	and.w	r2, r2, #3
 8001602:	0092      	lsls	r2, r2, #2
 8001604:	4093      	lsls	r3, r2
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800160c:	4934      	ldr	r1, [pc, #208]	; (80016e0 <HAL_GPIO_Init+0x30c>)
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	3302      	adds	r3, #2
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800161a:	4b3a      	ldr	r3, [pc, #232]	; (8001704 <HAL_GPIO_Init+0x330>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800163e:	4a31      	ldr	r2, [pc, #196]	; (8001704 <HAL_GPIO_Init+0x330>)
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001644:	4b2f      	ldr	r3, [pc, #188]	; (8001704 <HAL_GPIO_Init+0x330>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001668:	4a26      	ldr	r2, [pc, #152]	; (8001704 <HAL_GPIO_Init+0x330>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800166e:	4b25      	ldr	r3, [pc, #148]	; (8001704 <HAL_GPIO_Init+0x330>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	43db      	mvns	r3, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4013      	ands	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001692:	4a1c      	ldr	r2, [pc, #112]	; (8001704 <HAL_GPIO_Init+0x330>)
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_GPIO_Init+0x330>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016bc:	4a11      	ldr	r2, [pc, #68]	; (8001704 <HAL_GPIO_Init+0x330>)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3301      	adds	r3, #1
 80016c6:	61fb      	str	r3, [r7, #28]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	f67f ae90 	bls.w	80013f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016d0:	bf00      	nop
 80016d2:	3724      	adds	r7, #36	; 0x24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40013800 	.word	0x40013800
 80016e4:	40020000 	.word	0x40020000
 80016e8:	40020400 	.word	0x40020400
 80016ec:	40020800 	.word	0x40020800
 80016f0:	40020c00 	.word	0x40020c00
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40021400 	.word	0x40021400
 80016fc:	40021800 	.word	0x40021800
 8001700:	40021c00 	.word	0x40021c00
 8001704:	40013c00 	.word	0x40013c00

08001708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e25b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d075      	beq.n	8001812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001726:	4ba3      	ldr	r3, [pc, #652]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b04      	cmp	r3, #4
 8001730:	d00c      	beq.n	800174c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001732:	4ba0      	ldr	r3, [pc, #640]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800173a:	2b08      	cmp	r3, #8
 800173c:	d112      	bne.n	8001764 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800173e:	4b9d      	ldr	r3, [pc, #628]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800174a:	d10b      	bne.n	8001764 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	4b99      	ldr	r3, [pc, #612]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d05b      	beq.n	8001810 <HAL_RCC_OscConfig+0x108>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d157      	bne.n	8001810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e236      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800176c:	d106      	bne.n	800177c <HAL_RCC_OscConfig+0x74>
 800176e:	4b91      	ldr	r3, [pc, #580]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a90      	ldr	r2, [pc, #576]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e01d      	b.n	80017b8 <HAL_RCC_OscConfig+0xb0>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001784:	d10c      	bne.n	80017a0 <HAL_RCC_OscConfig+0x98>
 8001786:	4b8b      	ldr	r3, [pc, #556]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a8a      	ldr	r2, [pc, #552]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	4b88      	ldr	r3, [pc, #544]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a87      	ldr	r2, [pc, #540]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e00b      	b.n	80017b8 <HAL_RCC_OscConfig+0xb0>
 80017a0:	4b84      	ldr	r3, [pc, #528]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a83      	ldr	r2, [pc, #524]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80017a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	4b81      	ldr	r3, [pc, #516]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a80      	ldr	r2, [pc, #512]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80017b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d013      	beq.n	80017e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c0:	f7ff fab4 	bl	8000d2c <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017c8:	f7ff fab0 	bl	8000d2c <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b64      	cmp	r3, #100	; 0x64
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e1fb      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017da:	4b76      	ldr	r3, [pc, #472]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d0f0      	beq.n	80017c8 <HAL_RCC_OscConfig+0xc0>
 80017e6:	e014      	b.n	8001812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e8:	f7ff faa0 	bl	8000d2c <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017f0:	f7ff fa9c 	bl	8000d2c <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b64      	cmp	r3, #100	; 0x64
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e1e7      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001802:	4b6c      	ldr	r3, [pc, #432]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1f0      	bne.n	80017f0 <HAL_RCC_OscConfig+0xe8>
 800180e:	e000      	b.n	8001812 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d063      	beq.n	80018e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800181e:	4b65      	ldr	r3, [pc, #404]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00b      	beq.n	8001842 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800182a:	4b62      	ldr	r3, [pc, #392]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001832:	2b08      	cmp	r3, #8
 8001834:	d11c      	bne.n	8001870 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001836:	4b5f      	ldr	r3, [pc, #380]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d116      	bne.n	8001870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001842:	4b5c      	ldr	r3, [pc, #368]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <HAL_RCC_OscConfig+0x152>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d001      	beq.n	800185a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e1bb      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800185a:	4b56      	ldr	r3, [pc, #344]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4952      	ldr	r1, [pc, #328]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800186a:	4313      	orrs	r3, r2
 800186c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186e:	e03a      	b.n	80018e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d020      	beq.n	80018ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001878:	4b4f      	ldr	r3, [pc, #316]	; (80019b8 <HAL_RCC_OscConfig+0x2b0>)
 800187a:	2201      	movs	r2, #1
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187e:	f7ff fa55 	bl	8000d2c <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001886:	f7ff fa51 	bl	8000d2c <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e19c      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001898:	4b46      	ldr	r3, [pc, #280]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a4:	4b43      	ldr	r3, [pc, #268]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	4940      	ldr	r1, [pc, #256]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	600b      	str	r3, [r1, #0]
 80018b8:	e015      	b.n	80018e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ba:	4b3f      	ldr	r3, [pc, #252]	; (80019b8 <HAL_RCC_OscConfig+0x2b0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c0:	f7ff fa34 	bl	8000d2c <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c8:	f7ff fa30 	bl	8000d2c <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e17b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018da:	4b36      	ldr	r3, [pc, #216]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d030      	beq.n	8001954 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d016      	beq.n	8001928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018fa:	4b30      	ldr	r3, [pc, #192]	; (80019bc <HAL_RCC_OscConfig+0x2b4>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001900:	f7ff fa14 	bl	8000d2c <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001908:	f7ff fa10 	bl	8000d2c <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e15b      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191a:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800191c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f0      	beq.n	8001908 <HAL_RCC_OscConfig+0x200>
 8001926:	e015      	b.n	8001954 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001928:	4b24      	ldr	r3, [pc, #144]	; (80019bc <HAL_RCC_OscConfig+0x2b4>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800192e:	f7ff f9fd 	bl	8000d2c <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001936:	f7ff f9f9 	bl	8000d2c <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e144      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001948:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800194a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800194c:	f003 0302 	and.w	r3, r3, #2
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1f0      	bne.n	8001936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0304 	and.w	r3, r3, #4
 800195c:	2b00      	cmp	r3, #0
 800195e:	f000 80a0 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001962:	2300      	movs	r3, #0
 8001964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10f      	bne.n	8001992 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	4a0e      	ldr	r2, [pc, #56]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 800197c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001980:	6413      	str	r3, [r2, #64]	; 0x40
 8001982:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <HAL_RCC_OscConfig+0x2ac>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800198e:	2301      	movs	r3, #1
 8001990:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_RCC_OscConfig+0x2b8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199a:	2b00      	cmp	r3, #0
 800199c:	d121      	bne.n	80019e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_RCC_OscConfig+0x2b8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_RCC_OscConfig+0x2b8>)
 80019a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019aa:	f7ff f9bf 	bl	8000d2c <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b0:	e011      	b.n	80019d6 <HAL_RCC_OscConfig+0x2ce>
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800
 80019b8:	42470000 	.word	0x42470000
 80019bc:	42470e80 	.word	0x42470e80
 80019c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c4:	f7ff f9b2 	bl	8000d2c <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e0fd      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d6:	4b81      	ldr	r3, [pc, #516]	; (8001bdc <HAL_RCC_OscConfig+0x4d4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f0      	beq.n	80019c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d106      	bne.n	80019f8 <HAL_RCC_OscConfig+0x2f0>
 80019ea:	4b7d      	ldr	r3, [pc, #500]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 80019ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ee:	4a7c      	ldr	r2, [pc, #496]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	6713      	str	r3, [r2, #112]	; 0x70
 80019f6:	e01c      	b.n	8001a32 <HAL_RCC_OscConfig+0x32a>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	2b05      	cmp	r3, #5
 80019fe:	d10c      	bne.n	8001a1a <HAL_RCC_OscConfig+0x312>
 8001a00:	4b77      	ldr	r3, [pc, #476]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a04:	4a76      	ldr	r2, [pc, #472]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a0c:	4b74      	ldr	r3, [pc, #464]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	4a73      	ldr	r2, [pc, #460]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6713      	str	r3, [r2, #112]	; 0x70
 8001a18:	e00b      	b.n	8001a32 <HAL_RCC_OscConfig+0x32a>
 8001a1a:	4b71      	ldr	r3, [pc, #452]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a1e:	4a70      	ldr	r2, [pc, #448]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a20:	f023 0301 	bic.w	r3, r3, #1
 8001a24:	6713      	str	r3, [r2, #112]	; 0x70
 8001a26:	4b6e      	ldr	r3, [pc, #440]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a2a:	4a6d      	ldr	r2, [pc, #436]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a2c:	f023 0304 	bic.w	r3, r3, #4
 8001a30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d015      	beq.n	8001a66 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a3a:	f7ff f977 	bl	8000d2c <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a40:	e00a      	b.n	8001a58 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a42:	f7ff f973 	bl	8000d2c <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e0bc      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a58:	4b61      	ldr	r3, [pc, #388]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0ee      	beq.n	8001a42 <HAL_RCC_OscConfig+0x33a>
 8001a64:	e014      	b.n	8001a90 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a66:	f7ff f961 	bl	8000d2c <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6c:	e00a      	b.n	8001a84 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a6e:	f7ff f95d 	bl	8000d2c <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e0a6      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a84:	4b56      	ldr	r3, [pc, #344]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ee      	bne.n	8001a6e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d105      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a96:	4b52      	ldr	r3, [pc, #328]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	4a51      	ldr	r2, [pc, #324]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aa0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 8092 	beq.w	8001bd0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001aac:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d05c      	beq.n	8001b72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d141      	bne.n	8001b44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac0:	4b48      	ldr	r3, [pc, #288]	; (8001be4 <HAL_RCC_OscConfig+0x4dc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7ff f931 	bl	8000d2c <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ace:	f7ff f92d 	bl	8000d2c <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e078      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ae0:	4b3f      	ldr	r3, [pc, #252]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f0      	bne.n	8001ace <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	69da      	ldr	r2, [r3, #28]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afa:	019b      	lsls	r3, r3, #6
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b02:	085b      	lsrs	r3, r3, #1
 8001b04:	3b01      	subs	r3, #1
 8001b06:	041b      	lsls	r3, r3, #16
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0e:	061b      	lsls	r3, r3, #24
 8001b10:	4933      	ldr	r1, [pc, #204]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b16:	4b33      	ldr	r3, [pc, #204]	; (8001be4 <HAL_RCC_OscConfig+0x4dc>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1c:	f7ff f906 	bl	8000d2c <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b24:	f7ff f902 	bl	8000d2c <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e04d      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b36:	4b2a      	ldr	r3, [pc, #168]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x41c>
 8001b42:	e045      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b44:	4b27      	ldr	r3, [pc, #156]	; (8001be4 <HAL_RCC_OscConfig+0x4dc>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4a:	f7ff f8ef 	bl	8000d2c <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b52:	f7ff f8eb 	bl	8000d2c <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e036      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b64:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f0      	bne.n	8001b52 <HAL_RCC_OscConfig+0x44a>
 8001b70:	e02e      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d101      	bne.n	8001b7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e029      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <HAL_RCC_OscConfig+0x4d8>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d11c      	bne.n	8001bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d115      	bne.n	8001bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d10d      	bne.n	8001bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d106      	bne.n	8001bcc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d001      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e000      	b.n	8001bd2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	40023800 	.word	0x40023800
 8001be4:	42470060 	.word	0x42470060

08001be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e0cc      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bfc:	4b68      	ldr	r3, [pc, #416]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d90c      	bls.n	8001c24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0a:	4b65      	ldr	r3, [pc, #404]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c12:	4b63      	ldr	r3, [pc, #396]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0b8      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d020      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c3c:	4b59      	ldr	r3, [pc, #356]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	4a58      	ldr	r2, [pc, #352]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c54:	4b53      	ldr	r3, [pc, #332]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	4a52      	ldr	r2, [pc, #328]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c60:	4b50      	ldr	r3, [pc, #320]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	494d      	ldr	r1, [pc, #308]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d044      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d107      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c86:	4b47      	ldr	r3, [pc, #284]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d119      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e07f      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d003      	beq.n	8001ca6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d107      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca6:	4b3f      	ldr	r3, [pc, #252]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d109      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e06f      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e067      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc6:	4b37      	ldr	r3, [pc, #220]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f023 0203 	bic.w	r2, r3, #3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	4934      	ldr	r1, [pc, #208]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd8:	f7ff f828 	bl	8000d2c <HAL_GetTick>
 8001cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cde:	e00a      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce0:	f7ff f824 	bl	8000d2c <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e04f      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cf6:	4b2b      	ldr	r3, [pc, #172]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 020c 	and.w	r2, r3, #12
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d1eb      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d08:	4b25      	ldr	r3, [pc, #148]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d20c      	bcs.n	8001d30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d16:	4b22      	ldr	r3, [pc, #136]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	4b20      	ldr	r3, [pc, #128]	; (8001da0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 030f 	and.w	r3, r3, #15
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d001      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e032      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d008      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d3c:	4b19      	ldr	r3, [pc, #100]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4916      	ldr	r1, [pc, #88]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d5a:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	490e      	ldr	r1, [pc, #56]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d6e:	f000 f821 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8001d72:	4601      	mov	r1, r0
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	f003 030f 	and.w	r3, r3, #15
 8001d7e:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d80:	5cd3      	ldrb	r3, [r2, r3]
 8001d82:	fa21 f303 	lsr.w	r3, r1, r3
 8001d86:	4a09      	ldr	r2, [pc, #36]	; (8001dac <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe ff88 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023c00 	.word	0x40023c00
 8001da4:	40023800 	.word	0x40023800
 8001da8:	080036dc 	.word	0x080036dc
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000004 	.word	0x20000004

08001db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dca:	4b50      	ldr	r3, [pc, #320]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d007      	beq.n	8001de6 <HAL_RCC_GetSysClockFreq+0x32>
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d008      	beq.n	8001dec <HAL_RCC_GetSysClockFreq+0x38>
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f040 808d 	bne.w	8001efa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001de0:	4b4b      	ldr	r3, [pc, #300]	; (8001f10 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001de2:	60bb      	str	r3, [r7, #8]
       break;
 8001de4:	e08c      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001de6:	4b4b      	ldr	r3, [pc, #300]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x160>)
 8001de8:	60bb      	str	r3, [r7, #8]
      break;
 8001dea:	e089      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dec:	4b47      	ldr	r3, [pc, #284]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001df4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001df6:	4b45      	ldr	r3, [pc, #276]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d023      	beq.n	8001e4a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e02:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	099b      	lsrs	r3, r3, #6
 8001e08:	f04f 0400 	mov.w	r4, #0
 8001e0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	ea03 0501 	and.w	r5, r3, r1
 8001e18:	ea04 0602 	and.w	r6, r4, r2
 8001e1c:	4a3d      	ldr	r2, [pc, #244]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e1e:	fb02 f106 	mul.w	r1, r2, r6
 8001e22:	2200      	movs	r2, #0
 8001e24:	fb02 f205 	mul.w	r2, r2, r5
 8001e28:	440a      	add	r2, r1
 8001e2a:	493a      	ldr	r1, [pc, #232]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e2c:	fba5 0101 	umull	r0, r1, r5, r1
 8001e30:	1853      	adds	r3, r2, r1
 8001e32:	4619      	mov	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f04f 0400 	mov.w	r4, #0
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	4623      	mov	r3, r4
 8001e3e:	f7fe fa17 	bl	8000270 <__aeabi_uldivmod>
 8001e42:	4603      	mov	r3, r0
 8001e44:	460c      	mov	r4, r1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	e049      	b.n	8001ede <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e4a:	4b30      	ldr	r3, [pc, #192]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	099b      	lsrs	r3, r3, #6
 8001e50:	f04f 0400 	mov.w	r4, #0
 8001e54:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	ea03 0501 	and.w	r5, r3, r1
 8001e60:	ea04 0602 	and.w	r6, r4, r2
 8001e64:	4629      	mov	r1, r5
 8001e66:	4632      	mov	r2, r6
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	f04f 0400 	mov.w	r4, #0
 8001e70:	0154      	lsls	r4, r2, #5
 8001e72:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e76:	014b      	lsls	r3, r1, #5
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4622      	mov	r2, r4
 8001e7c:	1b49      	subs	r1, r1, r5
 8001e7e:	eb62 0206 	sbc.w	r2, r2, r6
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	f04f 0400 	mov.w	r4, #0
 8001e8a:	0194      	lsls	r4, r2, #6
 8001e8c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e90:	018b      	lsls	r3, r1, #6
 8001e92:	1a5b      	subs	r3, r3, r1
 8001e94:	eb64 0402 	sbc.w	r4, r4, r2
 8001e98:	f04f 0100 	mov.w	r1, #0
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	00e2      	lsls	r2, r4, #3
 8001ea2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001ea6:	00d9      	lsls	r1, r3, #3
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4614      	mov	r4, r2
 8001eac:	195b      	adds	r3, r3, r5
 8001eae:	eb44 0406 	adc.w	r4, r4, r6
 8001eb2:	f04f 0100 	mov.w	r1, #0
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	02a2      	lsls	r2, r4, #10
 8001ebc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001ec0:	0299      	lsls	r1, r3, #10
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4614      	mov	r4, r2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	4621      	mov	r1, r4
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f04f 0400 	mov.w	r4, #0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4623      	mov	r3, r4
 8001ed4:	f7fe f9cc 	bl	8000270 <__aeabi_uldivmod>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	460c      	mov	r4, r1
 8001edc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ede:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x158>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	0c1b      	lsrs	r3, r3, #16
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	3301      	adds	r3, #1
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef6:	60bb      	str	r3, [r7, #8]
      break;
 8001ef8:	e002      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001efc:	60bb      	str	r3, [r7, #8]
      break;
 8001efe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f00:	68bb      	ldr	r3, [r7, #8]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	00f42400 	.word	0x00f42400
 8001f14:	017d7840 	.word	0x017d7840

08001f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	; (8001f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000000 	.word	0x20000000

08001f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f34:	f7ff fff0 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f38:	4601      	mov	r1, r0
 8001f3a:	4b05      	ldr	r3, [pc, #20]	; (8001f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	0a9b      	lsrs	r3, r3, #10
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	4a03      	ldr	r2, [pc, #12]	; (8001f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f46:	5cd3      	ldrb	r3, [r2, r3]
 8001f48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40023800 	.word	0x40023800
 8001f54:	080036ec 	.word	0x080036ec

08001f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f5c:	f7ff ffdc 	bl	8001f18 <HAL_RCC_GetHCLKFreq>
 8001f60:	4601      	mov	r1, r0
 8001f62:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	0b5b      	lsrs	r3, r3, #13
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	4a03      	ldr	r2, [pc, #12]	; (8001f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f6e:	5cd3      	ldrb	r3, [r2, r3]
 8001f70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	080036ec 	.word	0x080036ec

08001f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e03f      	b.n	8002012 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d106      	bne.n	8001fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7fe fc96 	bl	80008d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2224      	movs	r2, #36	; 0x24
 8001fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 fb29 	bl	800261c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	695a      	ldr	r2, [r3, #20]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2220      	movs	r2, #32
 800200c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800201a:	b480      	push	{r7}
 800201c:	b085      	sub	sp, #20
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	4613      	mov	r3, r2
 8002026:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b20      	cmp	r3, #32
 8002032:	d140      	bne.n	80020b6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <HAL_UART_Receive_IT+0x26>
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e039      	b.n	80020b8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800204a:	2b01      	cmp	r3, #1
 800204c:	d101      	bne.n	8002052 <HAL_UART_Receive_IT+0x38>
 800204e:	2302      	movs	r3, #2
 8002050:	e032      	b.n	80020b8 <HAL_UART_Receive_IT+0x9e>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	88fa      	ldrh	r2, [r7, #6]
 8002064:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	88fa      	ldrh	r2, [r7, #6]
 800206a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2222      	movs	r2, #34	; 0x22
 8002076:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002090:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	695a      	ldr	r2, [r3, #20]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f042 0220 	orr.w	r2, r2, #32
 80020b0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	e000      	b.n	80020b8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80020b6:	2302      	movs	r3, #2
  }
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80020da:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	695a      	ldr	r2, [r3, #20]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0201 	bic.w	r2, r2, #1
 80020ea:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f6:	2b40      	cmp	r3, #64	; 0x40
 80020f8:	d12a      	bne.n	8002150 <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002108:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800210e:	2b00      	cmp	r3, #0
 8002110:	d013      	beq.n	800213a <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002116:	4a16      	ldr	r2, [pc, #88]	; (8002170 <HAL_UART_AbortReceive_IT+0xac>)
 8002118:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe ff39 	bl	8000f96 <HAL_DMA_Abort_IT>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d01c      	beq.n	8002164 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800212e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002134:	4610      	mov	r0, r2
 8002136:	4798      	blx	r3
 8002138:	e014      	b.n	8002164 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2220      	movs	r2, #32
 8002144:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f000 f927 	bl	800239c <HAL_UART_AbortReceiveCpltCallback>
 800214e:	e009      	b.n	8002164 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2220      	movs	r2, #32
 800215a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f91c 	bl	800239c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	08002415 	.word	0x08002415

08002174 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002194:	2300      	movs	r3, #0
 8002196:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10d      	bne.n	80021c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	f003 0320 	and.w	r3, r3, #32
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d008      	beq.n	80021c6 <HAL_UART_IRQHandler+0x52>
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	f003 0320 	and.w	r3, r3, #32
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f9ab 	bl	800251a <UART_Receive_IT>
      return;
 80021c4:	e0d1      	b.n	800236a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80b0 	beq.w	800232e <HAL_UART_IRQHandler+0x1ba>
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d105      	bne.n	80021e4 <HAL_UART_IRQHandler+0x70>
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 80a5 	beq.w	800232e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_UART_IRQHandler+0x90>
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00a      	beq.n	8002224 <HAL_UART_IRQHandler+0xb0>
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	d005      	beq.n	8002224 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800221c:	f043 0202 	orr.w	r2, r3, #2
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00a      	beq.n	8002244 <HAL_UART_IRQHandler+0xd0>
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800223c:	f043 0204 	orr.w	r2, r3, #4
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00f      	beq.n	800226e <HAL_UART_IRQHandler+0xfa>
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	f003 0320 	and.w	r3, r3, #32
 8002254:	2b00      	cmp	r3, #0
 8002256:	d104      	bne.n	8002262 <HAL_UART_IRQHandler+0xee>
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d005      	beq.n	800226e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002266:	f043 0208 	orr.w	r2, r3, #8
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002272:	2b00      	cmp	r3, #0
 8002274:	d078      	beq.n	8002368 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	f003 0320 	and.w	r3, r3, #32
 800227c:	2b00      	cmp	r3, #0
 800227e:	d007      	beq.n	8002290 <HAL_UART_IRQHandler+0x11c>
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	f003 0320 	and.w	r3, r3, #32
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 f945 	bl	800251a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800229a:	2b40      	cmp	r3, #64	; 0x40
 800229c:	bf0c      	ite	eq
 800229e:	2301      	moveq	r3, #1
 80022a0:	2300      	movne	r3, #0
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d102      	bne.n	80022b8 <HAL_UART_IRQHandler+0x144>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d031      	beq.n	800231c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f879 	bl	80023b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c8:	2b40      	cmp	r3, #64	; 0x40
 80022ca:	d123      	bne.n	8002314 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695a      	ldr	r2, [r3, #20]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022da:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d013      	beq.n	800230c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e8:	4a21      	ldr	r2, [pc, #132]	; (8002370 <HAL_UART_IRQHandler+0x1fc>)
 80022ea:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fe50 	bl	8000f96 <HAL_DMA_Abort_IT>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d016      	beq.n	800232a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002306:	4610      	mov	r0, r2
 8002308:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800230a:	e00e      	b.n	800232a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f83b 	bl	8002388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002312:	e00a      	b.n	800232a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f837 	bl	8002388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800231a:	e006      	b.n	800232a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f833 	bl	8002388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002328:	e01e      	b.n	8002368 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800232a:	bf00      	nop
    return;
 800232c:	e01c      	b.n	8002368 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <HAL_UART_IRQHandler+0x1d6>
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f87b 	bl	800243e <UART_Transmit_IT>
    return;
 8002348:	e00f      	b.n	800236a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002350:	2b00      	cmp	r3, #0
 8002352:	d00a      	beq.n	800236a <HAL_UART_IRQHandler+0x1f6>
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f8c3 	bl	80024ea <UART_EndTransmit_IT>
    return;
 8002364:	bf00      	nop
 8002366:	e000      	b.n	800236a <HAL_UART_IRQHandler+0x1f6>
    return;
 8002368:	bf00      	nop
  }
}
 800236a:	3720      	adds	r7, #32
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	080023ed 	.word	0x080023ed

08002374 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80023c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0201 	bic.w	r2, r2, #1
 80023d6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f7ff ffbe 	bl	8002388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002420:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f7ff ffb3 	bl	800239c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800243e:	b480      	push	{r7}
 8002440:	b085      	sub	sp, #20
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b21      	cmp	r3, #33	; 0x21
 8002450:	d144      	bne.n	80024dc <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800245a:	d11a      	bne.n	8002492 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002470:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d105      	bne.n	8002486 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	1c9a      	adds	r2, r3, #2
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	621a      	str	r2, [r3, #32]
 8002484:	e00e      	b.n	80024a4 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	621a      	str	r2, [r3, #32]
 8002490:	e008      	b.n	80024a4 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	1c59      	adds	r1, r3, #1
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	6211      	str	r1, [r2, #32]
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	4619      	mov	r1, r3
 80024b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10f      	bne.n	80024d8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68da      	ldr	r2, [r3, #12]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	e000      	b.n	80024de <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80024dc:	2302      	movs	r3, #2
  }
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68da      	ldr	r2, [r3, #12]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002500:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2220      	movs	r2, #32
 8002506:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff ff32 	bl	8002374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b084      	sub	sp, #16
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b22      	cmp	r3, #34	; 0x22
 800252c:	d171      	bne.n	8002612 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002536:	d123      	bne.n	8002580 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10e      	bne.n	8002564 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255c:	1c9a      	adds	r2, r3, #2
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	629a      	str	r2, [r3, #40]	; 0x28
 8002562:	e029      	b.n	80025b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	b29b      	uxth	r3, r3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	b29a      	uxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002578:	1c5a      	adds	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	629a      	str	r2, [r3, #40]	; 0x28
 800257e:	e01b      	b.n	80025b8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10a      	bne.n	800259e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6858      	ldr	r0, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002592:	1c59      	adds	r1, r3, #1
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6291      	str	r1, [r2, #40]	; 0x28
 8002598:	b2c2      	uxtb	r2, r0
 800259a:	701a      	strb	r2, [r3, #0]
 800259c:	e00c      	b.n	80025b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025aa:	1c58      	adds	r0, r3, #1
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	6288      	str	r0, [r1, #40]	; 0x28
 80025b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80025bc:	b29b      	uxth	r3, r3
 80025be:	3b01      	subs	r3, #1
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	4619      	mov	r1, r3
 80025c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d120      	bne.n	800260e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0220 	bic.w	r2, r2, #32
 80025da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695a      	ldr	r2, [r3, #20]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7fe fa0f 	bl	8000a28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	e002      	b.n	8002614 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	e000      	b.n	8002614 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002612:	2302      	movs	r3, #2
  }
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800261c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002620:	b085      	sub	sp, #20
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	431a      	orrs	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4313      	orrs	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800265e:	f023 030c 	bic.w	r3, r3, #12
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	68f9      	ldr	r1, [r7, #12]
 8002668:	430b      	orrs	r3, r1
 800266a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	699a      	ldr	r2, [r3, #24]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800268a:	f040 818b 	bne.w	80029a4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4ac1      	ldr	r2, [pc, #772]	; (8002998 <UART_SetConfig+0x37c>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d005      	beq.n	80026a4 <UART_SetConfig+0x88>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4abf      	ldr	r2, [pc, #764]	; (800299c <UART_SetConfig+0x380>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	f040 80bd 	bne.w	800281e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80026a4:	f7ff fc58 	bl	8001f58 <HAL_RCC_GetPCLK2Freq>
 80026a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	461d      	mov	r5, r3
 80026ae:	f04f 0600 	mov.w	r6, #0
 80026b2:	46a8      	mov	r8, r5
 80026b4:	46b1      	mov	r9, r6
 80026b6:	eb18 0308 	adds.w	r3, r8, r8
 80026ba:	eb49 0409 	adc.w	r4, r9, r9
 80026be:	4698      	mov	r8, r3
 80026c0:	46a1      	mov	r9, r4
 80026c2:	eb18 0805 	adds.w	r8, r8, r5
 80026c6:	eb49 0906 	adc.w	r9, r9, r6
 80026ca:	f04f 0100 	mov.w	r1, #0
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80026d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80026da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80026de:	4688      	mov	r8, r1
 80026e0:	4691      	mov	r9, r2
 80026e2:	eb18 0005 	adds.w	r0, r8, r5
 80026e6:	eb49 0106 	adc.w	r1, r9, r6
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	461d      	mov	r5, r3
 80026f0:	f04f 0600 	mov.w	r6, #0
 80026f4:	196b      	adds	r3, r5, r5
 80026f6:	eb46 0406 	adc.w	r4, r6, r6
 80026fa:	461a      	mov	r2, r3
 80026fc:	4623      	mov	r3, r4
 80026fe:	f7fd fdb7 	bl	8000270 <__aeabi_uldivmod>
 8002702:	4603      	mov	r3, r0
 8002704:	460c      	mov	r4, r1
 8002706:	461a      	mov	r2, r3
 8002708:	4ba5      	ldr	r3, [pc, #660]	; (80029a0 <UART_SetConfig+0x384>)
 800270a:	fba3 2302 	umull	r2, r3, r3, r2
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	461d      	mov	r5, r3
 8002718:	f04f 0600 	mov.w	r6, #0
 800271c:	46a9      	mov	r9, r5
 800271e:	46b2      	mov	sl, r6
 8002720:	eb19 0309 	adds.w	r3, r9, r9
 8002724:	eb4a 040a 	adc.w	r4, sl, sl
 8002728:	4699      	mov	r9, r3
 800272a:	46a2      	mov	sl, r4
 800272c:	eb19 0905 	adds.w	r9, r9, r5
 8002730:	eb4a 0a06 	adc.w	sl, sl, r6
 8002734:	f04f 0100 	mov.w	r1, #0
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002740:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002744:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002748:	4689      	mov	r9, r1
 800274a:	4692      	mov	sl, r2
 800274c:	eb19 0005 	adds.w	r0, r9, r5
 8002750:	eb4a 0106 	adc.w	r1, sl, r6
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	461d      	mov	r5, r3
 800275a:	f04f 0600 	mov.w	r6, #0
 800275e:	196b      	adds	r3, r5, r5
 8002760:	eb46 0406 	adc.w	r4, r6, r6
 8002764:	461a      	mov	r2, r3
 8002766:	4623      	mov	r3, r4
 8002768:	f7fd fd82 	bl	8000270 <__aeabi_uldivmod>
 800276c:	4603      	mov	r3, r0
 800276e:	460c      	mov	r4, r1
 8002770:	461a      	mov	r2, r3
 8002772:	4b8b      	ldr	r3, [pc, #556]	; (80029a0 <UART_SetConfig+0x384>)
 8002774:	fba3 1302 	umull	r1, r3, r3, r2
 8002778:	095b      	lsrs	r3, r3, #5
 800277a:	2164      	movs	r1, #100	; 0x64
 800277c:	fb01 f303 	mul.w	r3, r1, r3
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	3332      	adds	r3, #50	; 0x32
 8002786:	4a86      	ldr	r2, [pc, #536]	; (80029a0 <UART_SetConfig+0x384>)
 8002788:	fba2 2303 	umull	r2, r3, r2, r3
 800278c:	095b      	lsrs	r3, r3, #5
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002794:	4498      	add	r8, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	461d      	mov	r5, r3
 800279a:	f04f 0600 	mov.w	r6, #0
 800279e:	46a9      	mov	r9, r5
 80027a0:	46b2      	mov	sl, r6
 80027a2:	eb19 0309 	adds.w	r3, r9, r9
 80027a6:	eb4a 040a 	adc.w	r4, sl, sl
 80027aa:	4699      	mov	r9, r3
 80027ac:	46a2      	mov	sl, r4
 80027ae:	eb19 0905 	adds.w	r9, r9, r5
 80027b2:	eb4a 0a06 	adc.w	sl, sl, r6
 80027b6:	f04f 0100 	mov.w	r1, #0
 80027ba:	f04f 0200 	mov.w	r2, #0
 80027be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80027c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80027ca:	4689      	mov	r9, r1
 80027cc:	4692      	mov	sl, r2
 80027ce:	eb19 0005 	adds.w	r0, r9, r5
 80027d2:	eb4a 0106 	adc.w	r1, sl, r6
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	461d      	mov	r5, r3
 80027dc:	f04f 0600 	mov.w	r6, #0
 80027e0:	196b      	adds	r3, r5, r5
 80027e2:	eb46 0406 	adc.w	r4, r6, r6
 80027e6:	461a      	mov	r2, r3
 80027e8:	4623      	mov	r3, r4
 80027ea:	f7fd fd41 	bl	8000270 <__aeabi_uldivmod>
 80027ee:	4603      	mov	r3, r0
 80027f0:	460c      	mov	r4, r1
 80027f2:	461a      	mov	r2, r3
 80027f4:	4b6a      	ldr	r3, [pc, #424]	; (80029a0 <UART_SetConfig+0x384>)
 80027f6:	fba3 1302 	umull	r1, r3, r3, r2
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2164      	movs	r1, #100	; 0x64
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	3332      	adds	r3, #50	; 0x32
 8002808:	4a65      	ldr	r2, [pc, #404]	; (80029a0 <UART_SetConfig+0x384>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	f003 0207 	and.w	r2, r3, #7
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4442      	add	r2, r8
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	e26f      	b.n	8002cfe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800281e:	f7ff fb87 	bl	8001f30 <HAL_RCC_GetPCLK1Freq>
 8002822:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	461d      	mov	r5, r3
 8002828:	f04f 0600 	mov.w	r6, #0
 800282c:	46a8      	mov	r8, r5
 800282e:	46b1      	mov	r9, r6
 8002830:	eb18 0308 	adds.w	r3, r8, r8
 8002834:	eb49 0409 	adc.w	r4, r9, r9
 8002838:	4698      	mov	r8, r3
 800283a:	46a1      	mov	r9, r4
 800283c:	eb18 0805 	adds.w	r8, r8, r5
 8002840:	eb49 0906 	adc.w	r9, r9, r6
 8002844:	f04f 0100 	mov.w	r1, #0
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002850:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002854:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002858:	4688      	mov	r8, r1
 800285a:	4691      	mov	r9, r2
 800285c:	eb18 0005 	adds.w	r0, r8, r5
 8002860:	eb49 0106 	adc.w	r1, r9, r6
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	461d      	mov	r5, r3
 800286a:	f04f 0600 	mov.w	r6, #0
 800286e:	196b      	adds	r3, r5, r5
 8002870:	eb46 0406 	adc.w	r4, r6, r6
 8002874:	461a      	mov	r2, r3
 8002876:	4623      	mov	r3, r4
 8002878:	f7fd fcfa 	bl	8000270 <__aeabi_uldivmod>
 800287c:	4603      	mov	r3, r0
 800287e:	460c      	mov	r4, r1
 8002880:	461a      	mov	r2, r3
 8002882:	4b47      	ldr	r3, [pc, #284]	; (80029a0 <UART_SetConfig+0x384>)
 8002884:	fba3 2302 	umull	r2, r3, r3, r2
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	461d      	mov	r5, r3
 8002892:	f04f 0600 	mov.w	r6, #0
 8002896:	46a9      	mov	r9, r5
 8002898:	46b2      	mov	sl, r6
 800289a:	eb19 0309 	adds.w	r3, r9, r9
 800289e:	eb4a 040a 	adc.w	r4, sl, sl
 80028a2:	4699      	mov	r9, r3
 80028a4:	46a2      	mov	sl, r4
 80028a6:	eb19 0905 	adds.w	r9, r9, r5
 80028aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80028ae:	f04f 0100 	mov.w	r1, #0
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028c2:	4689      	mov	r9, r1
 80028c4:	4692      	mov	sl, r2
 80028c6:	eb19 0005 	adds.w	r0, r9, r5
 80028ca:	eb4a 0106 	adc.w	r1, sl, r6
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	461d      	mov	r5, r3
 80028d4:	f04f 0600 	mov.w	r6, #0
 80028d8:	196b      	adds	r3, r5, r5
 80028da:	eb46 0406 	adc.w	r4, r6, r6
 80028de:	461a      	mov	r2, r3
 80028e0:	4623      	mov	r3, r4
 80028e2:	f7fd fcc5 	bl	8000270 <__aeabi_uldivmod>
 80028e6:	4603      	mov	r3, r0
 80028e8:	460c      	mov	r4, r1
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <UART_SetConfig+0x384>)
 80028ee:	fba3 1302 	umull	r1, r3, r3, r2
 80028f2:	095b      	lsrs	r3, r3, #5
 80028f4:	2164      	movs	r1, #100	; 0x64
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	3332      	adds	r3, #50	; 0x32
 8002900:	4a27      	ldr	r2, [pc, #156]	; (80029a0 <UART_SetConfig+0x384>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	095b      	lsrs	r3, r3, #5
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800290e:	4498      	add	r8, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	461d      	mov	r5, r3
 8002914:	f04f 0600 	mov.w	r6, #0
 8002918:	46a9      	mov	r9, r5
 800291a:	46b2      	mov	sl, r6
 800291c:	eb19 0309 	adds.w	r3, r9, r9
 8002920:	eb4a 040a 	adc.w	r4, sl, sl
 8002924:	4699      	mov	r9, r3
 8002926:	46a2      	mov	sl, r4
 8002928:	eb19 0905 	adds.w	r9, r9, r5
 800292c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002930:	f04f 0100 	mov.w	r1, #0
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800293c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002940:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002944:	4689      	mov	r9, r1
 8002946:	4692      	mov	sl, r2
 8002948:	eb19 0005 	adds.w	r0, r9, r5
 800294c:	eb4a 0106 	adc.w	r1, sl, r6
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	461d      	mov	r5, r3
 8002956:	f04f 0600 	mov.w	r6, #0
 800295a:	196b      	adds	r3, r5, r5
 800295c:	eb46 0406 	adc.w	r4, r6, r6
 8002960:	461a      	mov	r2, r3
 8002962:	4623      	mov	r3, r4
 8002964:	f7fd fc84 	bl	8000270 <__aeabi_uldivmod>
 8002968:	4603      	mov	r3, r0
 800296a:	460c      	mov	r4, r1
 800296c:	461a      	mov	r2, r3
 800296e:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <UART_SetConfig+0x384>)
 8002970:	fba3 1302 	umull	r1, r3, r3, r2
 8002974:	095b      	lsrs	r3, r3, #5
 8002976:	2164      	movs	r1, #100	; 0x64
 8002978:	fb01 f303 	mul.w	r3, r1, r3
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	3332      	adds	r3, #50	; 0x32
 8002982:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <UART_SetConfig+0x384>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	f003 0207 	and.w	r2, r3, #7
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4442      	add	r2, r8
 8002994:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002996:	e1b2      	b.n	8002cfe <UART_SetConfig+0x6e2>
 8002998:	40011000 	.word	0x40011000
 800299c:	40011400 	.word	0x40011400
 80029a0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4ad7      	ldr	r2, [pc, #860]	; (8002d08 <UART_SetConfig+0x6ec>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d005      	beq.n	80029ba <UART_SetConfig+0x39e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4ad6      	ldr	r2, [pc, #856]	; (8002d0c <UART_SetConfig+0x6f0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	f040 80d1 	bne.w	8002b5c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80029ba:	f7ff facd 	bl	8001f58 <HAL_RCC_GetPCLK2Freq>
 80029be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	469a      	mov	sl, r3
 80029c4:	f04f 0b00 	mov.w	fp, #0
 80029c8:	46d0      	mov	r8, sl
 80029ca:	46d9      	mov	r9, fp
 80029cc:	eb18 0308 	adds.w	r3, r8, r8
 80029d0:	eb49 0409 	adc.w	r4, r9, r9
 80029d4:	4698      	mov	r8, r3
 80029d6:	46a1      	mov	r9, r4
 80029d8:	eb18 080a 	adds.w	r8, r8, sl
 80029dc:	eb49 090b 	adc.w	r9, r9, fp
 80029e0:	f04f 0100 	mov.w	r1, #0
 80029e4:	f04f 0200 	mov.w	r2, #0
 80029e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80029ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80029f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80029f4:	4688      	mov	r8, r1
 80029f6:	4691      	mov	r9, r2
 80029f8:	eb1a 0508 	adds.w	r5, sl, r8
 80029fc:	eb4b 0609 	adc.w	r6, fp, r9
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4619      	mov	r1, r3
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	f04f 0400 	mov.w	r4, #0
 8002a12:	0094      	lsls	r4, r2, #2
 8002a14:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002a18:	008b      	lsls	r3, r1, #2
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	4623      	mov	r3, r4
 8002a1e:	4628      	mov	r0, r5
 8002a20:	4631      	mov	r1, r6
 8002a22:	f7fd fc25 	bl	8000270 <__aeabi_uldivmod>
 8002a26:	4603      	mov	r3, r0
 8002a28:	460c      	mov	r4, r1
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4bb8      	ldr	r3, [pc, #736]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002a2e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a32:	095b      	lsrs	r3, r3, #5
 8002a34:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	469b      	mov	fp, r3
 8002a3c:	f04f 0c00 	mov.w	ip, #0
 8002a40:	46d9      	mov	r9, fp
 8002a42:	46e2      	mov	sl, ip
 8002a44:	eb19 0309 	adds.w	r3, r9, r9
 8002a48:	eb4a 040a 	adc.w	r4, sl, sl
 8002a4c:	4699      	mov	r9, r3
 8002a4e:	46a2      	mov	sl, r4
 8002a50:	eb19 090b 	adds.w	r9, r9, fp
 8002a54:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002a58:	f04f 0100 	mov.w	r1, #0
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a6c:	4689      	mov	r9, r1
 8002a6e:	4692      	mov	sl, r2
 8002a70:	eb1b 0509 	adds.w	r5, fp, r9
 8002a74:	eb4c 060a 	adc.w	r6, ip, sl
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	f04f 0300 	mov.w	r3, #0
 8002a86:	f04f 0400 	mov.w	r4, #0
 8002a8a:	0094      	lsls	r4, r2, #2
 8002a8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002a90:	008b      	lsls	r3, r1, #2
 8002a92:	461a      	mov	r2, r3
 8002a94:	4623      	mov	r3, r4
 8002a96:	4628      	mov	r0, r5
 8002a98:	4631      	mov	r1, r6
 8002a9a:	f7fd fbe9 	bl	8000270 <__aeabi_uldivmod>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	460c      	mov	r4, r1
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	4b9a      	ldr	r3, [pc, #616]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002aa6:	fba3 1302 	umull	r1, r3, r3, r2
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2164      	movs	r1, #100	; 0x64
 8002aae:	fb01 f303 	mul.w	r3, r1, r3
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	3332      	adds	r3, #50	; 0x32
 8002ab8:	4a95      	ldr	r2, [pc, #596]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ac4:	4498      	add	r8, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	469b      	mov	fp, r3
 8002aca:	f04f 0c00 	mov.w	ip, #0
 8002ace:	46d9      	mov	r9, fp
 8002ad0:	46e2      	mov	sl, ip
 8002ad2:	eb19 0309 	adds.w	r3, r9, r9
 8002ad6:	eb4a 040a 	adc.w	r4, sl, sl
 8002ada:	4699      	mov	r9, r3
 8002adc:	46a2      	mov	sl, r4
 8002ade:	eb19 090b 	adds.w	r9, r9, fp
 8002ae2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002ae6:	f04f 0100 	mov.w	r1, #0
 8002aea:	f04f 0200 	mov.w	r2, #0
 8002aee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002af2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002af6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002afa:	4689      	mov	r9, r1
 8002afc:	4692      	mov	sl, r2
 8002afe:	eb1b 0509 	adds.w	r5, fp, r9
 8002b02:	eb4c 060a 	adc.w	r6, ip, sl
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	f04f 0400 	mov.w	r4, #0
 8002b18:	0094      	lsls	r4, r2, #2
 8002b1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002b1e:	008b      	lsls	r3, r1, #2
 8002b20:	461a      	mov	r2, r3
 8002b22:	4623      	mov	r3, r4
 8002b24:	4628      	mov	r0, r5
 8002b26:	4631      	mov	r1, r6
 8002b28:	f7fd fba2 	bl	8000270 <__aeabi_uldivmod>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	460c      	mov	r4, r1
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b77      	ldr	r3, [pc, #476]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002b34:	fba3 1302 	umull	r1, r3, r3, r2
 8002b38:	095b      	lsrs	r3, r3, #5
 8002b3a:	2164      	movs	r1, #100	; 0x64
 8002b3c:	fb01 f303 	mul.w	r3, r1, r3
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	011b      	lsls	r3, r3, #4
 8002b44:	3332      	adds	r3, #50	; 0x32
 8002b46:	4a72      	ldr	r2, [pc, #456]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	095b      	lsrs	r3, r3, #5
 8002b4e:	f003 020f 	and.w	r2, r3, #15
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4442      	add	r2, r8
 8002b58:	609a      	str	r2, [r3, #8]
 8002b5a:	e0d0      	b.n	8002cfe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b5c:	f7ff f9e8 	bl	8001f30 <HAL_RCC_GetPCLK1Freq>
 8002b60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	469a      	mov	sl, r3
 8002b66:	f04f 0b00 	mov.w	fp, #0
 8002b6a:	46d0      	mov	r8, sl
 8002b6c:	46d9      	mov	r9, fp
 8002b6e:	eb18 0308 	adds.w	r3, r8, r8
 8002b72:	eb49 0409 	adc.w	r4, r9, r9
 8002b76:	4698      	mov	r8, r3
 8002b78:	46a1      	mov	r9, r4
 8002b7a:	eb18 080a 	adds.w	r8, r8, sl
 8002b7e:	eb49 090b 	adc.w	r9, r9, fp
 8002b82:	f04f 0100 	mov.w	r1, #0
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002b8e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b92:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b96:	4688      	mov	r8, r1
 8002b98:	4691      	mov	r9, r2
 8002b9a:	eb1a 0508 	adds.w	r5, sl, r8
 8002b9e:	eb4b 0609 	adc.w	r6, fp, r9
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	f04f 0300 	mov.w	r3, #0
 8002bb0:	f04f 0400 	mov.w	r4, #0
 8002bb4:	0094      	lsls	r4, r2, #2
 8002bb6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002bba:	008b      	lsls	r3, r1, #2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4623      	mov	r3, r4
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	4631      	mov	r1, r6
 8002bc4:	f7fd fb54 	bl	8000270 <__aeabi_uldivmod>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	460c      	mov	r4, r1
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b50      	ldr	r3, [pc, #320]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002bd0:	fba3 2302 	umull	r2, r3, r3, r2
 8002bd4:	095b      	lsrs	r3, r3, #5
 8002bd6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	469b      	mov	fp, r3
 8002bde:	f04f 0c00 	mov.w	ip, #0
 8002be2:	46d9      	mov	r9, fp
 8002be4:	46e2      	mov	sl, ip
 8002be6:	eb19 0309 	adds.w	r3, r9, r9
 8002bea:	eb4a 040a 	adc.w	r4, sl, sl
 8002bee:	4699      	mov	r9, r3
 8002bf0:	46a2      	mov	sl, r4
 8002bf2:	eb19 090b 	adds.w	r9, r9, fp
 8002bf6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002bfa:	f04f 0100 	mov.w	r1, #0
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c0e:	4689      	mov	r9, r1
 8002c10:	4692      	mov	sl, r2
 8002c12:	eb1b 0509 	adds.w	r5, fp, r9
 8002c16:	eb4c 060a 	adc.w	r6, ip, sl
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	f04f 0400 	mov.w	r4, #0
 8002c2c:	0094      	lsls	r4, r2, #2
 8002c2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c32:	008b      	lsls	r3, r1, #2
 8002c34:	461a      	mov	r2, r3
 8002c36:	4623      	mov	r3, r4
 8002c38:	4628      	mov	r0, r5
 8002c3a:	4631      	mov	r1, r6
 8002c3c:	f7fd fb18 	bl	8000270 <__aeabi_uldivmod>
 8002c40:	4603      	mov	r3, r0
 8002c42:	460c      	mov	r4, r1
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b32      	ldr	r3, [pc, #200]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002c48:	fba3 1302 	umull	r1, r3, r3, r2
 8002c4c:	095b      	lsrs	r3, r3, #5
 8002c4e:	2164      	movs	r1, #100	; 0x64
 8002c50:	fb01 f303 	mul.w	r3, r1, r3
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	011b      	lsls	r3, r3, #4
 8002c58:	3332      	adds	r3, #50	; 0x32
 8002c5a:	4a2d      	ldr	r2, [pc, #180]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c60:	095b      	lsrs	r3, r3, #5
 8002c62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c66:	4498      	add	r8, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	469b      	mov	fp, r3
 8002c6c:	f04f 0c00 	mov.w	ip, #0
 8002c70:	46d9      	mov	r9, fp
 8002c72:	46e2      	mov	sl, ip
 8002c74:	eb19 0309 	adds.w	r3, r9, r9
 8002c78:	eb4a 040a 	adc.w	r4, sl, sl
 8002c7c:	4699      	mov	r9, r3
 8002c7e:	46a2      	mov	sl, r4
 8002c80:	eb19 090b 	adds.w	r9, r9, fp
 8002c84:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c88:	f04f 0100 	mov.w	r1, #0
 8002c8c:	f04f 0200 	mov.w	r2, #0
 8002c90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4692      	mov	sl, r2
 8002ca0:	eb1b 0509 	adds.w	r5, fp, r9
 8002ca4:	eb4c 060a 	adc.w	r6, ip, sl
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	4619      	mov	r1, r3
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	0094      	lsls	r4, r2, #2
 8002cbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002cc0:	008b      	lsls	r3, r1, #2
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	4623      	mov	r3, r4
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	4631      	mov	r1, r6
 8002cca:	f7fd fad1 	bl	8000270 <__aeabi_uldivmod>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	460c      	mov	r4, r1
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002cd6:	fba3 1302 	umull	r1, r3, r3, r2
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2164      	movs	r1, #100	; 0x64
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	3332      	adds	r3, #50	; 0x32
 8002ce8:	4a09      	ldr	r2, [pc, #36]	; (8002d10 <UART_SetConfig+0x6f4>)
 8002cea:	fba2 2303 	umull	r2, r3, r2, r3
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	f003 020f 	and.w	r2, r3, #15
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4442      	add	r2, r8
 8002cfa:	609a      	str	r2, [r3, #8]
}
 8002cfc:	e7ff      	b.n	8002cfe <UART_SetConfig+0x6e2>
 8002cfe:	bf00      	nop
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d08:	40011000 	.word	0x40011000
 8002d0c:	40011400 	.word	0x40011400
 8002d10:	51eb851f 	.word	0x51eb851f

08002d14 <__errno>:
 8002d14:	4b01      	ldr	r3, [pc, #4]	; (8002d1c <__errno+0x8>)
 8002d16:	6818      	ldr	r0, [r3, #0]
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	2000000c 	.word	0x2000000c

08002d20 <__libc_init_array>:
 8002d20:	b570      	push	{r4, r5, r6, lr}
 8002d22:	4e0d      	ldr	r6, [pc, #52]	; (8002d58 <__libc_init_array+0x38>)
 8002d24:	4c0d      	ldr	r4, [pc, #52]	; (8002d5c <__libc_init_array+0x3c>)
 8002d26:	1ba4      	subs	r4, r4, r6
 8002d28:	10a4      	asrs	r4, r4, #2
 8002d2a:	2500      	movs	r5, #0
 8002d2c:	42a5      	cmp	r5, r4
 8002d2e:	d109      	bne.n	8002d44 <__libc_init_array+0x24>
 8002d30:	4e0b      	ldr	r6, [pc, #44]	; (8002d60 <__libc_init_array+0x40>)
 8002d32:	4c0c      	ldr	r4, [pc, #48]	; (8002d64 <__libc_init_array+0x44>)
 8002d34:	f000 fc28 	bl	8003588 <_init>
 8002d38:	1ba4      	subs	r4, r4, r6
 8002d3a:	10a4      	asrs	r4, r4, #2
 8002d3c:	2500      	movs	r5, #0
 8002d3e:	42a5      	cmp	r5, r4
 8002d40:	d105      	bne.n	8002d4e <__libc_init_array+0x2e>
 8002d42:	bd70      	pop	{r4, r5, r6, pc}
 8002d44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d48:	4798      	blx	r3
 8002d4a:	3501      	adds	r5, #1
 8002d4c:	e7ee      	b.n	8002d2c <__libc_init_array+0xc>
 8002d4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d52:	4798      	blx	r3
 8002d54:	3501      	adds	r5, #1
 8002d56:	e7f2      	b.n	8002d3e <__libc_init_array+0x1e>
 8002d58:	08003730 	.word	0x08003730
 8002d5c:	08003730 	.word	0x08003730
 8002d60:	08003730 	.word	0x08003730
 8002d64:	08003734 	.word	0x08003734

08002d68 <memcpy>:
 8002d68:	b510      	push	{r4, lr}
 8002d6a:	1e43      	subs	r3, r0, #1
 8002d6c:	440a      	add	r2, r1
 8002d6e:	4291      	cmp	r1, r2
 8002d70:	d100      	bne.n	8002d74 <memcpy+0xc>
 8002d72:	bd10      	pop	{r4, pc}
 8002d74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d7c:	e7f7      	b.n	8002d6e <memcpy+0x6>

08002d7e <memset>:
 8002d7e:	4402      	add	r2, r0
 8002d80:	4603      	mov	r3, r0
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d100      	bne.n	8002d88 <memset+0xa>
 8002d86:	4770      	bx	lr
 8002d88:	f803 1b01 	strb.w	r1, [r3], #1
 8002d8c:	e7f9      	b.n	8002d82 <memset+0x4>
	...

08002d90 <siprintf>:
 8002d90:	b40e      	push	{r1, r2, r3}
 8002d92:	b500      	push	{lr}
 8002d94:	b09c      	sub	sp, #112	; 0x70
 8002d96:	ab1d      	add	r3, sp, #116	; 0x74
 8002d98:	9002      	str	r0, [sp, #8]
 8002d9a:	9006      	str	r0, [sp, #24]
 8002d9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002da0:	4809      	ldr	r0, [pc, #36]	; (8002dc8 <siprintf+0x38>)
 8002da2:	9107      	str	r1, [sp, #28]
 8002da4:	9104      	str	r1, [sp, #16]
 8002da6:	4909      	ldr	r1, [pc, #36]	; (8002dcc <siprintf+0x3c>)
 8002da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dac:	9105      	str	r1, [sp, #20]
 8002dae:	6800      	ldr	r0, [r0, #0]
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	a902      	add	r1, sp, #8
 8002db4:	f000 f866 	bl	8002e84 <_svfiprintf_r>
 8002db8:	9b02      	ldr	r3, [sp, #8]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
 8002dbe:	b01c      	add	sp, #112	; 0x70
 8002dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002dc4:	b003      	add	sp, #12
 8002dc6:	4770      	bx	lr
 8002dc8:	2000000c 	.word	0x2000000c
 8002dcc:	ffff0208 	.word	0xffff0208

08002dd0 <__ssputs_r>:
 8002dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dd4:	688e      	ldr	r6, [r1, #8]
 8002dd6:	429e      	cmp	r6, r3
 8002dd8:	4682      	mov	sl, r0
 8002dda:	460c      	mov	r4, r1
 8002ddc:	4690      	mov	r8, r2
 8002dde:	4699      	mov	r9, r3
 8002de0:	d837      	bhi.n	8002e52 <__ssputs_r+0x82>
 8002de2:	898a      	ldrh	r2, [r1, #12]
 8002de4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002de8:	d031      	beq.n	8002e4e <__ssputs_r+0x7e>
 8002dea:	6825      	ldr	r5, [r4, #0]
 8002dec:	6909      	ldr	r1, [r1, #16]
 8002dee:	1a6f      	subs	r7, r5, r1
 8002df0:	6965      	ldr	r5, [r4, #20]
 8002df2:	2302      	movs	r3, #2
 8002df4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002df8:	fb95 f5f3 	sdiv	r5, r5, r3
 8002dfc:	f109 0301 	add.w	r3, r9, #1
 8002e00:	443b      	add	r3, r7
 8002e02:	429d      	cmp	r5, r3
 8002e04:	bf38      	it	cc
 8002e06:	461d      	movcc	r5, r3
 8002e08:	0553      	lsls	r3, r2, #21
 8002e0a:	d530      	bpl.n	8002e6e <__ssputs_r+0x9e>
 8002e0c:	4629      	mov	r1, r5
 8002e0e:	f000 fb21 	bl	8003454 <_malloc_r>
 8002e12:	4606      	mov	r6, r0
 8002e14:	b950      	cbnz	r0, 8002e2c <__ssputs_r+0x5c>
 8002e16:	230c      	movs	r3, #12
 8002e18:	f8ca 3000 	str.w	r3, [sl]
 8002e1c:	89a3      	ldrh	r3, [r4, #12]
 8002e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e22:	81a3      	strh	r3, [r4, #12]
 8002e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e2c:	463a      	mov	r2, r7
 8002e2e:	6921      	ldr	r1, [r4, #16]
 8002e30:	f7ff ff9a 	bl	8002d68 <memcpy>
 8002e34:	89a3      	ldrh	r3, [r4, #12]
 8002e36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002e3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e3e:	81a3      	strh	r3, [r4, #12]
 8002e40:	6126      	str	r6, [r4, #16]
 8002e42:	6165      	str	r5, [r4, #20]
 8002e44:	443e      	add	r6, r7
 8002e46:	1bed      	subs	r5, r5, r7
 8002e48:	6026      	str	r6, [r4, #0]
 8002e4a:	60a5      	str	r5, [r4, #8]
 8002e4c:	464e      	mov	r6, r9
 8002e4e:	454e      	cmp	r6, r9
 8002e50:	d900      	bls.n	8002e54 <__ssputs_r+0x84>
 8002e52:	464e      	mov	r6, r9
 8002e54:	4632      	mov	r2, r6
 8002e56:	4641      	mov	r1, r8
 8002e58:	6820      	ldr	r0, [r4, #0]
 8002e5a:	f000 fa93 	bl	8003384 <memmove>
 8002e5e:	68a3      	ldr	r3, [r4, #8]
 8002e60:	1b9b      	subs	r3, r3, r6
 8002e62:	60a3      	str	r3, [r4, #8]
 8002e64:	6823      	ldr	r3, [r4, #0]
 8002e66:	441e      	add	r6, r3
 8002e68:	6026      	str	r6, [r4, #0]
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	e7dc      	b.n	8002e28 <__ssputs_r+0x58>
 8002e6e:	462a      	mov	r2, r5
 8002e70:	f000 fb4a 	bl	8003508 <_realloc_r>
 8002e74:	4606      	mov	r6, r0
 8002e76:	2800      	cmp	r0, #0
 8002e78:	d1e2      	bne.n	8002e40 <__ssputs_r+0x70>
 8002e7a:	6921      	ldr	r1, [r4, #16]
 8002e7c:	4650      	mov	r0, sl
 8002e7e:	f000 fa9b 	bl	80033b8 <_free_r>
 8002e82:	e7c8      	b.n	8002e16 <__ssputs_r+0x46>

08002e84 <_svfiprintf_r>:
 8002e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e88:	461d      	mov	r5, r3
 8002e8a:	898b      	ldrh	r3, [r1, #12]
 8002e8c:	061f      	lsls	r7, r3, #24
 8002e8e:	b09d      	sub	sp, #116	; 0x74
 8002e90:	4680      	mov	r8, r0
 8002e92:	460c      	mov	r4, r1
 8002e94:	4616      	mov	r6, r2
 8002e96:	d50f      	bpl.n	8002eb8 <_svfiprintf_r+0x34>
 8002e98:	690b      	ldr	r3, [r1, #16]
 8002e9a:	b96b      	cbnz	r3, 8002eb8 <_svfiprintf_r+0x34>
 8002e9c:	2140      	movs	r1, #64	; 0x40
 8002e9e:	f000 fad9 	bl	8003454 <_malloc_r>
 8002ea2:	6020      	str	r0, [r4, #0]
 8002ea4:	6120      	str	r0, [r4, #16]
 8002ea6:	b928      	cbnz	r0, 8002eb4 <_svfiprintf_r+0x30>
 8002ea8:	230c      	movs	r3, #12
 8002eaa:	f8c8 3000 	str.w	r3, [r8]
 8002eae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002eb2:	e0c8      	b.n	8003046 <_svfiprintf_r+0x1c2>
 8002eb4:	2340      	movs	r3, #64	; 0x40
 8002eb6:	6163      	str	r3, [r4, #20]
 8002eb8:	2300      	movs	r3, #0
 8002eba:	9309      	str	r3, [sp, #36]	; 0x24
 8002ebc:	2320      	movs	r3, #32
 8002ebe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ec2:	2330      	movs	r3, #48	; 0x30
 8002ec4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ec8:	9503      	str	r5, [sp, #12]
 8002eca:	f04f 0b01 	mov.w	fp, #1
 8002ece:	4637      	mov	r7, r6
 8002ed0:	463d      	mov	r5, r7
 8002ed2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002ed6:	b10b      	cbz	r3, 8002edc <_svfiprintf_r+0x58>
 8002ed8:	2b25      	cmp	r3, #37	; 0x25
 8002eda:	d13e      	bne.n	8002f5a <_svfiprintf_r+0xd6>
 8002edc:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ee0:	d00b      	beq.n	8002efa <_svfiprintf_r+0x76>
 8002ee2:	4653      	mov	r3, sl
 8002ee4:	4632      	mov	r2, r6
 8002ee6:	4621      	mov	r1, r4
 8002ee8:	4640      	mov	r0, r8
 8002eea:	f7ff ff71 	bl	8002dd0 <__ssputs_r>
 8002eee:	3001      	adds	r0, #1
 8002ef0:	f000 80a4 	beq.w	800303c <_svfiprintf_r+0x1b8>
 8002ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ef6:	4453      	add	r3, sl
 8002ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8002efa:	783b      	ldrb	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 809d 	beq.w	800303c <_svfiprintf_r+0x1b8>
 8002f02:	2300      	movs	r3, #0
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f0c:	9304      	str	r3, [sp, #16]
 8002f0e:	9307      	str	r3, [sp, #28]
 8002f10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f14:	931a      	str	r3, [sp, #104]	; 0x68
 8002f16:	462f      	mov	r7, r5
 8002f18:	2205      	movs	r2, #5
 8002f1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002f1e:	4850      	ldr	r0, [pc, #320]	; (8003060 <_svfiprintf_r+0x1dc>)
 8002f20:	f7fd f956 	bl	80001d0 <memchr>
 8002f24:	9b04      	ldr	r3, [sp, #16]
 8002f26:	b9d0      	cbnz	r0, 8002f5e <_svfiprintf_r+0xda>
 8002f28:	06d9      	lsls	r1, r3, #27
 8002f2a:	bf44      	itt	mi
 8002f2c:	2220      	movmi	r2, #32
 8002f2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f32:	071a      	lsls	r2, r3, #28
 8002f34:	bf44      	itt	mi
 8002f36:	222b      	movmi	r2, #43	; 0x2b
 8002f38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f3c:	782a      	ldrb	r2, [r5, #0]
 8002f3e:	2a2a      	cmp	r2, #42	; 0x2a
 8002f40:	d015      	beq.n	8002f6e <_svfiprintf_r+0xea>
 8002f42:	9a07      	ldr	r2, [sp, #28]
 8002f44:	462f      	mov	r7, r5
 8002f46:	2000      	movs	r0, #0
 8002f48:	250a      	movs	r5, #10
 8002f4a:	4639      	mov	r1, r7
 8002f4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f50:	3b30      	subs	r3, #48	; 0x30
 8002f52:	2b09      	cmp	r3, #9
 8002f54:	d94d      	bls.n	8002ff2 <_svfiprintf_r+0x16e>
 8002f56:	b1b8      	cbz	r0, 8002f88 <_svfiprintf_r+0x104>
 8002f58:	e00f      	b.n	8002f7a <_svfiprintf_r+0xf6>
 8002f5a:	462f      	mov	r7, r5
 8002f5c:	e7b8      	b.n	8002ed0 <_svfiprintf_r+0x4c>
 8002f5e:	4a40      	ldr	r2, [pc, #256]	; (8003060 <_svfiprintf_r+0x1dc>)
 8002f60:	1a80      	subs	r0, r0, r2
 8002f62:	fa0b f000 	lsl.w	r0, fp, r0
 8002f66:	4318      	orrs	r0, r3
 8002f68:	9004      	str	r0, [sp, #16]
 8002f6a:	463d      	mov	r5, r7
 8002f6c:	e7d3      	b.n	8002f16 <_svfiprintf_r+0x92>
 8002f6e:	9a03      	ldr	r2, [sp, #12]
 8002f70:	1d11      	adds	r1, r2, #4
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	9103      	str	r1, [sp, #12]
 8002f76:	2a00      	cmp	r2, #0
 8002f78:	db01      	blt.n	8002f7e <_svfiprintf_r+0xfa>
 8002f7a:	9207      	str	r2, [sp, #28]
 8002f7c:	e004      	b.n	8002f88 <_svfiprintf_r+0x104>
 8002f7e:	4252      	negs	r2, r2
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	9207      	str	r2, [sp, #28]
 8002f86:	9304      	str	r3, [sp, #16]
 8002f88:	783b      	ldrb	r3, [r7, #0]
 8002f8a:	2b2e      	cmp	r3, #46	; 0x2e
 8002f8c:	d10c      	bne.n	8002fa8 <_svfiprintf_r+0x124>
 8002f8e:	787b      	ldrb	r3, [r7, #1]
 8002f90:	2b2a      	cmp	r3, #42	; 0x2a
 8002f92:	d133      	bne.n	8002ffc <_svfiprintf_r+0x178>
 8002f94:	9b03      	ldr	r3, [sp, #12]
 8002f96:	1d1a      	adds	r2, r3, #4
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	9203      	str	r2, [sp, #12]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	bfb8      	it	lt
 8002fa0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002fa4:	3702      	adds	r7, #2
 8002fa6:	9305      	str	r3, [sp, #20]
 8002fa8:	4d2e      	ldr	r5, [pc, #184]	; (8003064 <_svfiprintf_r+0x1e0>)
 8002faa:	7839      	ldrb	r1, [r7, #0]
 8002fac:	2203      	movs	r2, #3
 8002fae:	4628      	mov	r0, r5
 8002fb0:	f7fd f90e 	bl	80001d0 <memchr>
 8002fb4:	b138      	cbz	r0, 8002fc6 <_svfiprintf_r+0x142>
 8002fb6:	2340      	movs	r3, #64	; 0x40
 8002fb8:	1b40      	subs	r0, r0, r5
 8002fba:	fa03 f000 	lsl.w	r0, r3, r0
 8002fbe:	9b04      	ldr	r3, [sp, #16]
 8002fc0:	4303      	orrs	r3, r0
 8002fc2:	3701      	adds	r7, #1
 8002fc4:	9304      	str	r3, [sp, #16]
 8002fc6:	7839      	ldrb	r1, [r7, #0]
 8002fc8:	4827      	ldr	r0, [pc, #156]	; (8003068 <_svfiprintf_r+0x1e4>)
 8002fca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fce:	2206      	movs	r2, #6
 8002fd0:	1c7e      	adds	r6, r7, #1
 8002fd2:	f7fd f8fd 	bl	80001d0 <memchr>
 8002fd6:	2800      	cmp	r0, #0
 8002fd8:	d038      	beq.n	800304c <_svfiprintf_r+0x1c8>
 8002fda:	4b24      	ldr	r3, [pc, #144]	; (800306c <_svfiprintf_r+0x1e8>)
 8002fdc:	bb13      	cbnz	r3, 8003024 <_svfiprintf_r+0x1a0>
 8002fde:	9b03      	ldr	r3, [sp, #12]
 8002fe0:	3307      	adds	r3, #7
 8002fe2:	f023 0307 	bic.w	r3, r3, #7
 8002fe6:	3308      	adds	r3, #8
 8002fe8:	9303      	str	r3, [sp, #12]
 8002fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fec:	444b      	add	r3, r9
 8002fee:	9309      	str	r3, [sp, #36]	; 0x24
 8002ff0:	e76d      	b.n	8002ece <_svfiprintf_r+0x4a>
 8002ff2:	fb05 3202 	mla	r2, r5, r2, r3
 8002ff6:	2001      	movs	r0, #1
 8002ff8:	460f      	mov	r7, r1
 8002ffa:	e7a6      	b.n	8002f4a <_svfiprintf_r+0xc6>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	3701      	adds	r7, #1
 8003000:	9305      	str	r3, [sp, #20]
 8003002:	4619      	mov	r1, r3
 8003004:	250a      	movs	r5, #10
 8003006:	4638      	mov	r0, r7
 8003008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800300c:	3a30      	subs	r2, #48	; 0x30
 800300e:	2a09      	cmp	r2, #9
 8003010:	d903      	bls.n	800301a <_svfiprintf_r+0x196>
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0c8      	beq.n	8002fa8 <_svfiprintf_r+0x124>
 8003016:	9105      	str	r1, [sp, #20]
 8003018:	e7c6      	b.n	8002fa8 <_svfiprintf_r+0x124>
 800301a:	fb05 2101 	mla	r1, r5, r1, r2
 800301e:	2301      	movs	r3, #1
 8003020:	4607      	mov	r7, r0
 8003022:	e7f0      	b.n	8003006 <_svfiprintf_r+0x182>
 8003024:	ab03      	add	r3, sp, #12
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	4622      	mov	r2, r4
 800302a:	4b11      	ldr	r3, [pc, #68]	; (8003070 <_svfiprintf_r+0x1ec>)
 800302c:	a904      	add	r1, sp, #16
 800302e:	4640      	mov	r0, r8
 8003030:	f3af 8000 	nop.w
 8003034:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003038:	4681      	mov	r9, r0
 800303a:	d1d6      	bne.n	8002fea <_svfiprintf_r+0x166>
 800303c:	89a3      	ldrh	r3, [r4, #12]
 800303e:	065b      	lsls	r3, r3, #25
 8003040:	f53f af35 	bmi.w	8002eae <_svfiprintf_r+0x2a>
 8003044:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003046:	b01d      	add	sp, #116	; 0x74
 8003048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800304c:	ab03      	add	r3, sp, #12
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	4622      	mov	r2, r4
 8003052:	4b07      	ldr	r3, [pc, #28]	; (8003070 <_svfiprintf_r+0x1ec>)
 8003054:	a904      	add	r1, sp, #16
 8003056:	4640      	mov	r0, r8
 8003058:	f000 f882 	bl	8003160 <_printf_i>
 800305c:	e7ea      	b.n	8003034 <_svfiprintf_r+0x1b0>
 800305e:	bf00      	nop
 8003060:	080036f4 	.word	0x080036f4
 8003064:	080036fa 	.word	0x080036fa
 8003068:	080036fe 	.word	0x080036fe
 800306c:	00000000 	.word	0x00000000
 8003070:	08002dd1 	.word	0x08002dd1

08003074 <_printf_common>:
 8003074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003078:	4691      	mov	r9, r2
 800307a:	461f      	mov	r7, r3
 800307c:	688a      	ldr	r2, [r1, #8]
 800307e:	690b      	ldr	r3, [r1, #16]
 8003080:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003084:	4293      	cmp	r3, r2
 8003086:	bfb8      	it	lt
 8003088:	4613      	movlt	r3, r2
 800308a:	f8c9 3000 	str.w	r3, [r9]
 800308e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003092:	4606      	mov	r6, r0
 8003094:	460c      	mov	r4, r1
 8003096:	b112      	cbz	r2, 800309e <_printf_common+0x2a>
 8003098:	3301      	adds	r3, #1
 800309a:	f8c9 3000 	str.w	r3, [r9]
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	0699      	lsls	r1, r3, #26
 80030a2:	bf42      	ittt	mi
 80030a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030a8:	3302      	addmi	r3, #2
 80030aa:	f8c9 3000 	strmi.w	r3, [r9]
 80030ae:	6825      	ldr	r5, [r4, #0]
 80030b0:	f015 0506 	ands.w	r5, r5, #6
 80030b4:	d107      	bne.n	80030c6 <_printf_common+0x52>
 80030b6:	f104 0a19 	add.w	sl, r4, #25
 80030ba:	68e3      	ldr	r3, [r4, #12]
 80030bc:	f8d9 2000 	ldr.w	r2, [r9]
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	42ab      	cmp	r3, r5
 80030c4:	dc28      	bgt.n	8003118 <_printf_common+0xa4>
 80030c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80030ca:	6822      	ldr	r2, [r4, #0]
 80030cc:	3300      	adds	r3, #0
 80030ce:	bf18      	it	ne
 80030d0:	2301      	movne	r3, #1
 80030d2:	0692      	lsls	r2, r2, #26
 80030d4:	d42d      	bmi.n	8003132 <_printf_common+0xbe>
 80030d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030da:	4639      	mov	r1, r7
 80030dc:	4630      	mov	r0, r6
 80030de:	47c0      	blx	r8
 80030e0:	3001      	adds	r0, #1
 80030e2:	d020      	beq.n	8003126 <_printf_common+0xb2>
 80030e4:	6823      	ldr	r3, [r4, #0]
 80030e6:	68e5      	ldr	r5, [r4, #12]
 80030e8:	f8d9 2000 	ldr.w	r2, [r9]
 80030ec:	f003 0306 	and.w	r3, r3, #6
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	bf08      	it	eq
 80030f4:	1aad      	subeq	r5, r5, r2
 80030f6:	68a3      	ldr	r3, [r4, #8]
 80030f8:	6922      	ldr	r2, [r4, #16]
 80030fa:	bf0c      	ite	eq
 80030fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003100:	2500      	movne	r5, #0
 8003102:	4293      	cmp	r3, r2
 8003104:	bfc4      	itt	gt
 8003106:	1a9b      	subgt	r3, r3, r2
 8003108:	18ed      	addgt	r5, r5, r3
 800310a:	f04f 0900 	mov.w	r9, #0
 800310e:	341a      	adds	r4, #26
 8003110:	454d      	cmp	r5, r9
 8003112:	d11a      	bne.n	800314a <_printf_common+0xd6>
 8003114:	2000      	movs	r0, #0
 8003116:	e008      	b.n	800312a <_printf_common+0xb6>
 8003118:	2301      	movs	r3, #1
 800311a:	4652      	mov	r2, sl
 800311c:	4639      	mov	r1, r7
 800311e:	4630      	mov	r0, r6
 8003120:	47c0      	blx	r8
 8003122:	3001      	adds	r0, #1
 8003124:	d103      	bne.n	800312e <_printf_common+0xba>
 8003126:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800312a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800312e:	3501      	adds	r5, #1
 8003130:	e7c3      	b.n	80030ba <_printf_common+0x46>
 8003132:	18e1      	adds	r1, r4, r3
 8003134:	1c5a      	adds	r2, r3, #1
 8003136:	2030      	movs	r0, #48	; 0x30
 8003138:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800313c:	4422      	add	r2, r4
 800313e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003142:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003146:	3302      	adds	r3, #2
 8003148:	e7c5      	b.n	80030d6 <_printf_common+0x62>
 800314a:	2301      	movs	r3, #1
 800314c:	4622      	mov	r2, r4
 800314e:	4639      	mov	r1, r7
 8003150:	4630      	mov	r0, r6
 8003152:	47c0      	blx	r8
 8003154:	3001      	adds	r0, #1
 8003156:	d0e6      	beq.n	8003126 <_printf_common+0xb2>
 8003158:	f109 0901 	add.w	r9, r9, #1
 800315c:	e7d8      	b.n	8003110 <_printf_common+0x9c>
	...

08003160 <_printf_i>:
 8003160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003164:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003168:	460c      	mov	r4, r1
 800316a:	7e09      	ldrb	r1, [r1, #24]
 800316c:	b085      	sub	sp, #20
 800316e:	296e      	cmp	r1, #110	; 0x6e
 8003170:	4617      	mov	r7, r2
 8003172:	4606      	mov	r6, r0
 8003174:	4698      	mov	r8, r3
 8003176:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003178:	f000 80b3 	beq.w	80032e2 <_printf_i+0x182>
 800317c:	d822      	bhi.n	80031c4 <_printf_i+0x64>
 800317e:	2963      	cmp	r1, #99	; 0x63
 8003180:	d036      	beq.n	80031f0 <_printf_i+0x90>
 8003182:	d80a      	bhi.n	800319a <_printf_i+0x3a>
 8003184:	2900      	cmp	r1, #0
 8003186:	f000 80b9 	beq.w	80032fc <_printf_i+0x19c>
 800318a:	2958      	cmp	r1, #88	; 0x58
 800318c:	f000 8083 	beq.w	8003296 <_printf_i+0x136>
 8003190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003194:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003198:	e032      	b.n	8003200 <_printf_i+0xa0>
 800319a:	2964      	cmp	r1, #100	; 0x64
 800319c:	d001      	beq.n	80031a2 <_printf_i+0x42>
 800319e:	2969      	cmp	r1, #105	; 0x69
 80031a0:	d1f6      	bne.n	8003190 <_printf_i+0x30>
 80031a2:	6820      	ldr	r0, [r4, #0]
 80031a4:	6813      	ldr	r3, [r2, #0]
 80031a6:	0605      	lsls	r5, r0, #24
 80031a8:	f103 0104 	add.w	r1, r3, #4
 80031ac:	d52a      	bpl.n	8003204 <_printf_i+0xa4>
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6011      	str	r1, [r2, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	da03      	bge.n	80031be <_printf_i+0x5e>
 80031b6:	222d      	movs	r2, #45	; 0x2d
 80031b8:	425b      	negs	r3, r3
 80031ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80031be:	486f      	ldr	r0, [pc, #444]	; (800337c <_printf_i+0x21c>)
 80031c0:	220a      	movs	r2, #10
 80031c2:	e039      	b.n	8003238 <_printf_i+0xd8>
 80031c4:	2973      	cmp	r1, #115	; 0x73
 80031c6:	f000 809d 	beq.w	8003304 <_printf_i+0x1a4>
 80031ca:	d808      	bhi.n	80031de <_printf_i+0x7e>
 80031cc:	296f      	cmp	r1, #111	; 0x6f
 80031ce:	d020      	beq.n	8003212 <_printf_i+0xb2>
 80031d0:	2970      	cmp	r1, #112	; 0x70
 80031d2:	d1dd      	bne.n	8003190 <_printf_i+0x30>
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	f043 0320 	orr.w	r3, r3, #32
 80031da:	6023      	str	r3, [r4, #0]
 80031dc:	e003      	b.n	80031e6 <_printf_i+0x86>
 80031de:	2975      	cmp	r1, #117	; 0x75
 80031e0:	d017      	beq.n	8003212 <_printf_i+0xb2>
 80031e2:	2978      	cmp	r1, #120	; 0x78
 80031e4:	d1d4      	bne.n	8003190 <_printf_i+0x30>
 80031e6:	2378      	movs	r3, #120	; 0x78
 80031e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80031ec:	4864      	ldr	r0, [pc, #400]	; (8003380 <_printf_i+0x220>)
 80031ee:	e055      	b.n	800329c <_printf_i+0x13c>
 80031f0:	6813      	ldr	r3, [r2, #0]
 80031f2:	1d19      	adds	r1, r3, #4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6011      	str	r1, [r2, #0]
 80031f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003200:	2301      	movs	r3, #1
 8003202:	e08c      	b.n	800331e <_printf_i+0x1be>
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6011      	str	r1, [r2, #0]
 8003208:	f010 0f40 	tst.w	r0, #64	; 0x40
 800320c:	bf18      	it	ne
 800320e:	b21b      	sxthne	r3, r3
 8003210:	e7cf      	b.n	80031b2 <_printf_i+0x52>
 8003212:	6813      	ldr	r3, [r2, #0]
 8003214:	6825      	ldr	r5, [r4, #0]
 8003216:	1d18      	adds	r0, r3, #4
 8003218:	6010      	str	r0, [r2, #0]
 800321a:	0628      	lsls	r0, r5, #24
 800321c:	d501      	bpl.n	8003222 <_printf_i+0xc2>
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	e002      	b.n	8003228 <_printf_i+0xc8>
 8003222:	0668      	lsls	r0, r5, #25
 8003224:	d5fb      	bpl.n	800321e <_printf_i+0xbe>
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	4854      	ldr	r0, [pc, #336]	; (800337c <_printf_i+0x21c>)
 800322a:	296f      	cmp	r1, #111	; 0x6f
 800322c:	bf14      	ite	ne
 800322e:	220a      	movne	r2, #10
 8003230:	2208      	moveq	r2, #8
 8003232:	2100      	movs	r1, #0
 8003234:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003238:	6865      	ldr	r5, [r4, #4]
 800323a:	60a5      	str	r5, [r4, #8]
 800323c:	2d00      	cmp	r5, #0
 800323e:	f2c0 8095 	blt.w	800336c <_printf_i+0x20c>
 8003242:	6821      	ldr	r1, [r4, #0]
 8003244:	f021 0104 	bic.w	r1, r1, #4
 8003248:	6021      	str	r1, [r4, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d13d      	bne.n	80032ca <_printf_i+0x16a>
 800324e:	2d00      	cmp	r5, #0
 8003250:	f040 808e 	bne.w	8003370 <_printf_i+0x210>
 8003254:	4665      	mov	r5, ip
 8003256:	2a08      	cmp	r2, #8
 8003258:	d10b      	bne.n	8003272 <_printf_i+0x112>
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	07db      	lsls	r3, r3, #31
 800325e:	d508      	bpl.n	8003272 <_printf_i+0x112>
 8003260:	6923      	ldr	r3, [r4, #16]
 8003262:	6862      	ldr	r2, [r4, #4]
 8003264:	429a      	cmp	r2, r3
 8003266:	bfde      	ittt	le
 8003268:	2330      	movle	r3, #48	; 0x30
 800326a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800326e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003272:	ebac 0305 	sub.w	r3, ip, r5
 8003276:	6123      	str	r3, [r4, #16]
 8003278:	f8cd 8000 	str.w	r8, [sp]
 800327c:	463b      	mov	r3, r7
 800327e:	aa03      	add	r2, sp, #12
 8003280:	4621      	mov	r1, r4
 8003282:	4630      	mov	r0, r6
 8003284:	f7ff fef6 	bl	8003074 <_printf_common>
 8003288:	3001      	adds	r0, #1
 800328a:	d14d      	bne.n	8003328 <_printf_i+0x1c8>
 800328c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003290:	b005      	add	sp, #20
 8003292:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003296:	4839      	ldr	r0, [pc, #228]	; (800337c <_printf_i+0x21c>)
 8003298:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800329c:	6813      	ldr	r3, [r2, #0]
 800329e:	6821      	ldr	r1, [r4, #0]
 80032a0:	1d1d      	adds	r5, r3, #4
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6015      	str	r5, [r2, #0]
 80032a6:	060a      	lsls	r2, r1, #24
 80032a8:	d50b      	bpl.n	80032c2 <_printf_i+0x162>
 80032aa:	07ca      	lsls	r2, r1, #31
 80032ac:	bf44      	itt	mi
 80032ae:	f041 0120 	orrmi.w	r1, r1, #32
 80032b2:	6021      	strmi	r1, [r4, #0]
 80032b4:	b91b      	cbnz	r3, 80032be <_printf_i+0x15e>
 80032b6:	6822      	ldr	r2, [r4, #0]
 80032b8:	f022 0220 	bic.w	r2, r2, #32
 80032bc:	6022      	str	r2, [r4, #0]
 80032be:	2210      	movs	r2, #16
 80032c0:	e7b7      	b.n	8003232 <_printf_i+0xd2>
 80032c2:	064d      	lsls	r5, r1, #25
 80032c4:	bf48      	it	mi
 80032c6:	b29b      	uxthmi	r3, r3
 80032c8:	e7ef      	b.n	80032aa <_printf_i+0x14a>
 80032ca:	4665      	mov	r5, ip
 80032cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80032d0:	fb02 3311 	mls	r3, r2, r1, r3
 80032d4:	5cc3      	ldrb	r3, [r0, r3]
 80032d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80032da:	460b      	mov	r3, r1
 80032dc:	2900      	cmp	r1, #0
 80032de:	d1f5      	bne.n	80032cc <_printf_i+0x16c>
 80032e0:	e7b9      	b.n	8003256 <_printf_i+0xf6>
 80032e2:	6813      	ldr	r3, [r2, #0]
 80032e4:	6825      	ldr	r5, [r4, #0]
 80032e6:	6961      	ldr	r1, [r4, #20]
 80032e8:	1d18      	adds	r0, r3, #4
 80032ea:	6010      	str	r0, [r2, #0]
 80032ec:	0628      	lsls	r0, r5, #24
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	d501      	bpl.n	80032f6 <_printf_i+0x196>
 80032f2:	6019      	str	r1, [r3, #0]
 80032f4:	e002      	b.n	80032fc <_printf_i+0x19c>
 80032f6:	066a      	lsls	r2, r5, #25
 80032f8:	d5fb      	bpl.n	80032f2 <_printf_i+0x192>
 80032fa:	8019      	strh	r1, [r3, #0]
 80032fc:	2300      	movs	r3, #0
 80032fe:	6123      	str	r3, [r4, #16]
 8003300:	4665      	mov	r5, ip
 8003302:	e7b9      	b.n	8003278 <_printf_i+0x118>
 8003304:	6813      	ldr	r3, [r2, #0]
 8003306:	1d19      	adds	r1, r3, #4
 8003308:	6011      	str	r1, [r2, #0]
 800330a:	681d      	ldr	r5, [r3, #0]
 800330c:	6862      	ldr	r2, [r4, #4]
 800330e:	2100      	movs	r1, #0
 8003310:	4628      	mov	r0, r5
 8003312:	f7fc ff5d 	bl	80001d0 <memchr>
 8003316:	b108      	cbz	r0, 800331c <_printf_i+0x1bc>
 8003318:	1b40      	subs	r0, r0, r5
 800331a:	6060      	str	r0, [r4, #4]
 800331c:	6863      	ldr	r3, [r4, #4]
 800331e:	6123      	str	r3, [r4, #16]
 8003320:	2300      	movs	r3, #0
 8003322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003326:	e7a7      	b.n	8003278 <_printf_i+0x118>
 8003328:	6923      	ldr	r3, [r4, #16]
 800332a:	462a      	mov	r2, r5
 800332c:	4639      	mov	r1, r7
 800332e:	4630      	mov	r0, r6
 8003330:	47c0      	blx	r8
 8003332:	3001      	adds	r0, #1
 8003334:	d0aa      	beq.n	800328c <_printf_i+0x12c>
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	079b      	lsls	r3, r3, #30
 800333a:	d413      	bmi.n	8003364 <_printf_i+0x204>
 800333c:	68e0      	ldr	r0, [r4, #12]
 800333e:	9b03      	ldr	r3, [sp, #12]
 8003340:	4298      	cmp	r0, r3
 8003342:	bfb8      	it	lt
 8003344:	4618      	movlt	r0, r3
 8003346:	e7a3      	b.n	8003290 <_printf_i+0x130>
 8003348:	2301      	movs	r3, #1
 800334a:	464a      	mov	r2, r9
 800334c:	4639      	mov	r1, r7
 800334e:	4630      	mov	r0, r6
 8003350:	47c0      	blx	r8
 8003352:	3001      	adds	r0, #1
 8003354:	d09a      	beq.n	800328c <_printf_i+0x12c>
 8003356:	3501      	adds	r5, #1
 8003358:	68e3      	ldr	r3, [r4, #12]
 800335a:	9a03      	ldr	r2, [sp, #12]
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	42ab      	cmp	r3, r5
 8003360:	dcf2      	bgt.n	8003348 <_printf_i+0x1e8>
 8003362:	e7eb      	b.n	800333c <_printf_i+0x1dc>
 8003364:	2500      	movs	r5, #0
 8003366:	f104 0919 	add.w	r9, r4, #25
 800336a:	e7f5      	b.n	8003358 <_printf_i+0x1f8>
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1ac      	bne.n	80032ca <_printf_i+0x16a>
 8003370:	7803      	ldrb	r3, [r0, #0]
 8003372:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003376:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800337a:	e76c      	b.n	8003256 <_printf_i+0xf6>
 800337c:	08003705 	.word	0x08003705
 8003380:	08003716 	.word	0x08003716

08003384 <memmove>:
 8003384:	4288      	cmp	r0, r1
 8003386:	b510      	push	{r4, lr}
 8003388:	eb01 0302 	add.w	r3, r1, r2
 800338c:	d807      	bhi.n	800339e <memmove+0x1a>
 800338e:	1e42      	subs	r2, r0, #1
 8003390:	4299      	cmp	r1, r3
 8003392:	d00a      	beq.n	80033aa <memmove+0x26>
 8003394:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003398:	f802 4f01 	strb.w	r4, [r2, #1]!
 800339c:	e7f8      	b.n	8003390 <memmove+0xc>
 800339e:	4283      	cmp	r3, r0
 80033a0:	d9f5      	bls.n	800338e <memmove+0xa>
 80033a2:	1881      	adds	r1, r0, r2
 80033a4:	1ad2      	subs	r2, r2, r3
 80033a6:	42d3      	cmn	r3, r2
 80033a8:	d100      	bne.n	80033ac <memmove+0x28>
 80033aa:	bd10      	pop	{r4, pc}
 80033ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80033b4:	e7f7      	b.n	80033a6 <memmove+0x22>
	...

080033b8 <_free_r>:
 80033b8:	b538      	push	{r3, r4, r5, lr}
 80033ba:	4605      	mov	r5, r0
 80033bc:	2900      	cmp	r1, #0
 80033be:	d045      	beq.n	800344c <_free_r+0x94>
 80033c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033c4:	1f0c      	subs	r4, r1, #4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bfb8      	it	lt
 80033ca:	18e4      	addlt	r4, r4, r3
 80033cc:	f000 f8d2 	bl	8003574 <__malloc_lock>
 80033d0:	4a1f      	ldr	r2, [pc, #124]	; (8003450 <_free_r+0x98>)
 80033d2:	6813      	ldr	r3, [r2, #0]
 80033d4:	4610      	mov	r0, r2
 80033d6:	b933      	cbnz	r3, 80033e6 <_free_r+0x2e>
 80033d8:	6063      	str	r3, [r4, #4]
 80033da:	6014      	str	r4, [r2, #0]
 80033dc:	4628      	mov	r0, r5
 80033de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033e2:	f000 b8c8 	b.w	8003576 <__malloc_unlock>
 80033e6:	42a3      	cmp	r3, r4
 80033e8:	d90c      	bls.n	8003404 <_free_r+0x4c>
 80033ea:	6821      	ldr	r1, [r4, #0]
 80033ec:	1862      	adds	r2, r4, r1
 80033ee:	4293      	cmp	r3, r2
 80033f0:	bf04      	itt	eq
 80033f2:	681a      	ldreq	r2, [r3, #0]
 80033f4:	685b      	ldreq	r3, [r3, #4]
 80033f6:	6063      	str	r3, [r4, #4]
 80033f8:	bf04      	itt	eq
 80033fa:	1852      	addeq	r2, r2, r1
 80033fc:	6022      	streq	r2, [r4, #0]
 80033fe:	6004      	str	r4, [r0, #0]
 8003400:	e7ec      	b.n	80033dc <_free_r+0x24>
 8003402:	4613      	mov	r3, r2
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	b10a      	cbz	r2, 800340c <_free_r+0x54>
 8003408:	42a2      	cmp	r2, r4
 800340a:	d9fa      	bls.n	8003402 <_free_r+0x4a>
 800340c:	6819      	ldr	r1, [r3, #0]
 800340e:	1858      	adds	r0, r3, r1
 8003410:	42a0      	cmp	r0, r4
 8003412:	d10b      	bne.n	800342c <_free_r+0x74>
 8003414:	6820      	ldr	r0, [r4, #0]
 8003416:	4401      	add	r1, r0
 8003418:	1858      	adds	r0, r3, r1
 800341a:	4282      	cmp	r2, r0
 800341c:	6019      	str	r1, [r3, #0]
 800341e:	d1dd      	bne.n	80033dc <_free_r+0x24>
 8003420:	6810      	ldr	r0, [r2, #0]
 8003422:	6852      	ldr	r2, [r2, #4]
 8003424:	605a      	str	r2, [r3, #4]
 8003426:	4401      	add	r1, r0
 8003428:	6019      	str	r1, [r3, #0]
 800342a:	e7d7      	b.n	80033dc <_free_r+0x24>
 800342c:	d902      	bls.n	8003434 <_free_r+0x7c>
 800342e:	230c      	movs	r3, #12
 8003430:	602b      	str	r3, [r5, #0]
 8003432:	e7d3      	b.n	80033dc <_free_r+0x24>
 8003434:	6820      	ldr	r0, [r4, #0]
 8003436:	1821      	adds	r1, r4, r0
 8003438:	428a      	cmp	r2, r1
 800343a:	bf04      	itt	eq
 800343c:	6811      	ldreq	r1, [r2, #0]
 800343e:	6852      	ldreq	r2, [r2, #4]
 8003440:	6062      	str	r2, [r4, #4]
 8003442:	bf04      	itt	eq
 8003444:	1809      	addeq	r1, r1, r0
 8003446:	6021      	streq	r1, [r4, #0]
 8003448:	605c      	str	r4, [r3, #4]
 800344a:	e7c7      	b.n	80033dc <_free_r+0x24>
 800344c:	bd38      	pop	{r3, r4, r5, pc}
 800344e:	bf00      	nop
 8003450:	200000a0 	.word	0x200000a0

08003454 <_malloc_r>:
 8003454:	b570      	push	{r4, r5, r6, lr}
 8003456:	1ccd      	adds	r5, r1, #3
 8003458:	f025 0503 	bic.w	r5, r5, #3
 800345c:	3508      	adds	r5, #8
 800345e:	2d0c      	cmp	r5, #12
 8003460:	bf38      	it	cc
 8003462:	250c      	movcc	r5, #12
 8003464:	2d00      	cmp	r5, #0
 8003466:	4606      	mov	r6, r0
 8003468:	db01      	blt.n	800346e <_malloc_r+0x1a>
 800346a:	42a9      	cmp	r1, r5
 800346c:	d903      	bls.n	8003476 <_malloc_r+0x22>
 800346e:	230c      	movs	r3, #12
 8003470:	6033      	str	r3, [r6, #0]
 8003472:	2000      	movs	r0, #0
 8003474:	bd70      	pop	{r4, r5, r6, pc}
 8003476:	f000 f87d 	bl	8003574 <__malloc_lock>
 800347a:	4a21      	ldr	r2, [pc, #132]	; (8003500 <_malloc_r+0xac>)
 800347c:	6814      	ldr	r4, [r2, #0]
 800347e:	4621      	mov	r1, r4
 8003480:	b991      	cbnz	r1, 80034a8 <_malloc_r+0x54>
 8003482:	4c20      	ldr	r4, [pc, #128]	; (8003504 <_malloc_r+0xb0>)
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	b91b      	cbnz	r3, 8003490 <_malloc_r+0x3c>
 8003488:	4630      	mov	r0, r6
 800348a:	f000 f863 	bl	8003554 <_sbrk_r>
 800348e:	6020      	str	r0, [r4, #0]
 8003490:	4629      	mov	r1, r5
 8003492:	4630      	mov	r0, r6
 8003494:	f000 f85e 	bl	8003554 <_sbrk_r>
 8003498:	1c43      	adds	r3, r0, #1
 800349a:	d124      	bne.n	80034e6 <_malloc_r+0x92>
 800349c:	230c      	movs	r3, #12
 800349e:	6033      	str	r3, [r6, #0]
 80034a0:	4630      	mov	r0, r6
 80034a2:	f000 f868 	bl	8003576 <__malloc_unlock>
 80034a6:	e7e4      	b.n	8003472 <_malloc_r+0x1e>
 80034a8:	680b      	ldr	r3, [r1, #0]
 80034aa:	1b5b      	subs	r3, r3, r5
 80034ac:	d418      	bmi.n	80034e0 <_malloc_r+0x8c>
 80034ae:	2b0b      	cmp	r3, #11
 80034b0:	d90f      	bls.n	80034d2 <_malloc_r+0x7e>
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	50cd      	str	r5, [r1, r3]
 80034b6:	18cc      	adds	r4, r1, r3
 80034b8:	4630      	mov	r0, r6
 80034ba:	f000 f85c 	bl	8003576 <__malloc_unlock>
 80034be:	f104 000b 	add.w	r0, r4, #11
 80034c2:	1d23      	adds	r3, r4, #4
 80034c4:	f020 0007 	bic.w	r0, r0, #7
 80034c8:	1ac3      	subs	r3, r0, r3
 80034ca:	d0d3      	beq.n	8003474 <_malloc_r+0x20>
 80034cc:	425a      	negs	r2, r3
 80034ce:	50e2      	str	r2, [r4, r3]
 80034d0:	e7d0      	b.n	8003474 <_malloc_r+0x20>
 80034d2:	428c      	cmp	r4, r1
 80034d4:	684b      	ldr	r3, [r1, #4]
 80034d6:	bf16      	itet	ne
 80034d8:	6063      	strne	r3, [r4, #4]
 80034da:	6013      	streq	r3, [r2, #0]
 80034dc:	460c      	movne	r4, r1
 80034de:	e7eb      	b.n	80034b8 <_malloc_r+0x64>
 80034e0:	460c      	mov	r4, r1
 80034e2:	6849      	ldr	r1, [r1, #4]
 80034e4:	e7cc      	b.n	8003480 <_malloc_r+0x2c>
 80034e6:	1cc4      	adds	r4, r0, #3
 80034e8:	f024 0403 	bic.w	r4, r4, #3
 80034ec:	42a0      	cmp	r0, r4
 80034ee:	d005      	beq.n	80034fc <_malloc_r+0xa8>
 80034f0:	1a21      	subs	r1, r4, r0
 80034f2:	4630      	mov	r0, r6
 80034f4:	f000 f82e 	bl	8003554 <_sbrk_r>
 80034f8:	3001      	adds	r0, #1
 80034fa:	d0cf      	beq.n	800349c <_malloc_r+0x48>
 80034fc:	6025      	str	r5, [r4, #0]
 80034fe:	e7db      	b.n	80034b8 <_malloc_r+0x64>
 8003500:	200000a0 	.word	0x200000a0
 8003504:	200000a4 	.word	0x200000a4

08003508 <_realloc_r>:
 8003508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350a:	4607      	mov	r7, r0
 800350c:	4614      	mov	r4, r2
 800350e:	460e      	mov	r6, r1
 8003510:	b921      	cbnz	r1, 800351c <_realloc_r+0x14>
 8003512:	4611      	mov	r1, r2
 8003514:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003518:	f7ff bf9c 	b.w	8003454 <_malloc_r>
 800351c:	b922      	cbnz	r2, 8003528 <_realloc_r+0x20>
 800351e:	f7ff ff4b 	bl	80033b8 <_free_r>
 8003522:	4625      	mov	r5, r4
 8003524:	4628      	mov	r0, r5
 8003526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003528:	f000 f826 	bl	8003578 <_malloc_usable_size_r>
 800352c:	42a0      	cmp	r0, r4
 800352e:	d20f      	bcs.n	8003550 <_realloc_r+0x48>
 8003530:	4621      	mov	r1, r4
 8003532:	4638      	mov	r0, r7
 8003534:	f7ff ff8e 	bl	8003454 <_malloc_r>
 8003538:	4605      	mov	r5, r0
 800353a:	2800      	cmp	r0, #0
 800353c:	d0f2      	beq.n	8003524 <_realloc_r+0x1c>
 800353e:	4631      	mov	r1, r6
 8003540:	4622      	mov	r2, r4
 8003542:	f7ff fc11 	bl	8002d68 <memcpy>
 8003546:	4631      	mov	r1, r6
 8003548:	4638      	mov	r0, r7
 800354a:	f7ff ff35 	bl	80033b8 <_free_r>
 800354e:	e7e9      	b.n	8003524 <_realloc_r+0x1c>
 8003550:	4635      	mov	r5, r6
 8003552:	e7e7      	b.n	8003524 <_realloc_r+0x1c>

08003554 <_sbrk_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	4c06      	ldr	r4, [pc, #24]	; (8003570 <_sbrk_r+0x1c>)
 8003558:	2300      	movs	r3, #0
 800355a:	4605      	mov	r5, r0
 800355c:	4608      	mov	r0, r1
 800355e:	6023      	str	r3, [r4, #0]
 8003560:	f7fd fb12 	bl	8000b88 <_sbrk>
 8003564:	1c43      	adds	r3, r0, #1
 8003566:	d102      	bne.n	800356e <_sbrk_r+0x1a>
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	b103      	cbz	r3, 800356e <_sbrk_r+0x1a>
 800356c:	602b      	str	r3, [r5, #0]
 800356e:	bd38      	pop	{r3, r4, r5, pc}
 8003570:	20000740 	.word	0x20000740

08003574 <__malloc_lock>:
 8003574:	4770      	bx	lr

08003576 <__malloc_unlock>:
 8003576:	4770      	bx	lr

08003578 <_malloc_usable_size_r>:
 8003578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800357c:	1f18      	subs	r0, r3, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	bfbc      	itt	lt
 8003582:	580b      	ldrlt	r3, [r1, r0]
 8003584:	18c0      	addlt	r0, r0, r3
 8003586:	4770      	bx	lr

08003588 <_init>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	bf00      	nop
 800358c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358e:	bc08      	pop	{r3}
 8003590:	469e      	mov	lr, r3
 8003592:	4770      	bx	lr

08003594 <_fini>:
 8003594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003596:	bf00      	nop
 8003598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800359a:	bc08      	pop	{r3}
 800359c:	469e      	mov	lr, r3
 800359e:	4770      	bx	lr
