<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 15 13:17:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14946</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14903</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>31.845(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.636</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_2_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.358</td>
</tr>
<tr>
<td>2</td>
<td>5.636</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_11_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.358</td>
</tr>
<tr>
<td>3</td>
<td>7.152</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_12_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.841</td>
</tr>
<tr>
<td>4</td>
<td>7.152</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_16_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.841</td>
</tr>
<tr>
<td>5</td>
<td>7.328</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_8_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.666</td>
</tr>
<tr>
<td>6</td>
<td>7.328</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_12_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.666</td>
</tr>
<tr>
<td>7</td>
<td>7.383</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_4_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.611</td>
</tr>
<tr>
<td>8</td>
<td>7.383</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_7_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.611</td>
</tr>
<tr>
<td>9</td>
<td>7.625</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_2_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.368</td>
</tr>
<tr>
<td>10</td>
<td>7.625</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_7_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.368</td>
</tr>
<tr>
<td>11</td>
<td>7.662</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_9_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.332</td>
</tr>
<tr>
<td>12</td>
<td>7.662</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_12_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.332</td>
</tr>
<tr>
<td>13</td>
<td>8.159</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_2_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.835</td>
</tr>
<tr>
<td>14</td>
<td>8.159</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_16_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.835</td>
</tr>
<tr>
<td>15</td>
<td>8.409</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_8_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.584</td>
</tr>
<tr>
<td>16</td>
<td>8.409</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_17_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.584</td>
</tr>
<tr>
<td>17</td>
<td>8.470</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_4_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.524</td>
</tr>
<tr>
<td>18</td>
<td>8.470</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_12_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.524</td>
</tr>
<tr>
<td>19</td>
<td>8.502</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_2_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.492</td>
</tr>
<tr>
<td>20</td>
<td>8.502</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_12_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.492</td>
</tr>
<tr>
<td>21</td>
<td>8.536</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_21_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.457</td>
</tr>
<tr>
<td>22</td>
<td>8.536</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_29_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.457</td>
</tr>
<tr>
<td>23</td>
<td>8.582</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_6_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.411</td>
</tr>
<tr>
<td>24</td>
<td>8.582</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_13_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.411</td>
</tr>
<tr>
<td>25</td>
<td>8.702</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_17_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.292</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.569</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_8_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_0_s0/Q</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.573</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>5</td>
<td>0.573</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>6</td>
<td>0.576</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_2_s0/Q</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>7</td>
<td>0.582</td>
<td>uflash_inst/state_3_s0/Q</td>
<td>uflash_inst/state_2_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>8</td>
<td>0.703</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_11_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/DI[3]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>2</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>3</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>4</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>5</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>6</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>7</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>8</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>9</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>10</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>11</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>12</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>13</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>14</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>15</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>16</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>17</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>18</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>19</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>20</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>21</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>22</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>23</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>24</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
<tr>
<td>25</td>
<td>33.419</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.574</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>2</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>3</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>4</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>5</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>6</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>7</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>8</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>9</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>10</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>11</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>12</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>13</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>14</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>15</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>16</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>17</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>18</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>19</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>20</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>21</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>22</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>23</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>24</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
<tr>
<td>25</td>
<td>2.106</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.119</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/I0</td>
</tr>
<tr>
<td>22.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/F</td>
</tr>
<tr>
<td>22.584</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/I1</td>
</tr>
<tr>
<td>23.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/F</td>
</tr>
<tr>
<td>33.690</td>
<td>10.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 13.359%; route: 26.711, 85.180%; tC2Q: 0.458, 1.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/I0</td>
</tr>
<tr>
<td>22.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/F</td>
</tr>
<tr>
<td>22.584</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/I1</td>
</tr>
<tr>
<td>23.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/F</td>
</tr>
<tr>
<td>33.690</td>
<td>10.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 13.359%; route: 26.711, 85.180%; tC2Q: 0.458, 1.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/I0</td>
</tr>
<tr>
<td>22.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/F</td>
</tr>
<tr>
<td>22.584</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/I1</td>
</tr>
<tr>
<td>23.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/F</td>
</tr>
<tr>
<td>32.173</td>
<td>8.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 14.038%; route: 25.194, 84.427%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/I0</td>
</tr>
<tr>
<td>22.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[56]_31_s6/F</td>
</tr>
<tr>
<td>22.584</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/I1</td>
</tr>
<tr>
<td>23.610</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_31_s2/F</td>
</tr>
<tr>
<td>32.173</td>
<td>8.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[57]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 14.038%; route: 25.194, 84.427%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.650</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.080</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/I1</td>
</tr>
<tr>
<td>24.141</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/F</td>
</tr>
<tr>
<td>31.998</td>
<td>7.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 13.463%; route: 25.213, 84.992%; tC2Q: 0.458, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.650</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.080</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/I1</td>
</tr>
<tr>
<td>24.141</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/F</td>
</tr>
<tr>
<td>31.998</td>
<td>7.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 13.463%; route: 25.213, 84.992%; tC2Q: 0.458, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>31.943</td>
<td>7.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.438%; route: 25.174, 85.015%; tC2Q: 0.458, 1.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>31.943</td>
<td>7.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.438%; route: 25.174, 85.015%; tC2Q: 0.458, 1.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[40]_31_s4/I3</td>
</tr>
<tr>
<td>22.629</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[40]_31_s4/F</td>
</tr>
<tr>
<td>22.673</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_31_s2/I1</td>
</tr>
<tr>
<td>23.298</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_31_s2/F</td>
</tr>
<tr>
<td>31.700</td>
<td>8.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.855, 13.126%; route: 25.055, 85.313%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.530</td>
<td>7.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[40]_31_s4/I3</td>
</tr>
<tr>
<td>22.629</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[40]_31_s4/F</td>
</tr>
<tr>
<td>22.673</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_31_s2/I1</td>
</tr>
<tr>
<td>23.298</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_31_s2/F</td>
</tr>
<tr>
<td>31.700</td>
<td>8.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[46]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.855, 13.126%; route: 25.055, 85.313%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/mtimecmp_we[0]_0_s9/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/mtimecmp_we[0]_0_s9/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/n410_s6/I1</td>
</tr>
<tr>
<td>12.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R4C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/n410_s6/F</td>
</tr>
<tr>
<td>15.818</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[0]_30_s5/I1</td>
</tr>
<tr>
<td>16.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[0]_30_s5/F</td>
</tr>
<tr>
<td>21.146</td>
<td>4.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_31_s2/I2</td>
</tr>
<tr>
<td>22.172</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_31_s2/F</td>
</tr>
<tr>
<td>31.664</td>
<td>9.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 13.337%; route: 24.961, 85.100%; tC2Q: 0.458, 1.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/mtimecmp_we[0]_0_s9/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/mtimecmp_we[0]_0_s9/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/n410_s6/I1</td>
</tr>
<tr>
<td>12.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R4C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/n410_s6/F</td>
</tr>
<tr>
<td>15.818</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[0]_30_s5/I1</td>
</tr>
<tr>
<td>16.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[0]_30_s5/F</td>
</tr>
<tr>
<td>21.146</td>
<td>4.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_31_s2/I2</td>
</tr>
<tr>
<td>22.172</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_31_s2/F</td>
</tr>
<tr>
<td>31.664</td>
<td>9.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[90]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 13.337%; route: 24.961, 85.100%; tC2Q: 0.458, 1.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.650</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.080</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/I1</td>
</tr>
<tr>
<td>24.141</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/F</td>
</tr>
<tr>
<td>31.167</td>
<td>7.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 13.851%; route: 24.382, 84.559%; tC2Q: 0.458, 1.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.650</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.080</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/I1</td>
</tr>
<tr>
<td>24.141</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_31_s2/F</td>
</tr>
<tr>
<td>31.167</td>
<td>7.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[30]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 13.851%; route: 24.382, 84.559%; tC2Q: 0.458, 1.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>20.561</td>
<td>6.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/I0</td>
</tr>
<tr>
<td>21.660</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/F</td>
</tr>
<tr>
<td>22.491</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_31_s2/I1</td>
</tr>
<tr>
<td>23.293</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_31_s2/F</td>
</tr>
<tr>
<td>30.916</td>
<td>7.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 14.106%; route: 24.094, 84.291%; tC2Q: 0.458, 1.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>20.561</td>
<td>6.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/I0</td>
</tr>
<tr>
<td>21.660</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/F</td>
</tr>
<tr>
<td>22.491</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_31_s2/I1</td>
</tr>
<tr>
<td>23.293</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_31_s2/F</td>
</tr>
<tr>
<td>30.916</td>
<td>7.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C11[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[50]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 14.106%; route: 24.094, 84.291%; tC2Q: 0.458, 1.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>19.746</td>
<td>5.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[8]_31_s3/I3</td>
</tr>
<tr>
<td>20.372</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C31[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[8]_31_s3/F</td>
</tr>
<tr>
<td>22.660</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_31_s2/I1</td>
</tr>
<tr>
<td>23.686</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_31_s2/F</td>
</tr>
<tr>
<td>30.856</td>
<td>7.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 13.263%; route: 24.282, 85.130%; tC2Q: 0.458, 1.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>19.746</td>
<td>5.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[8]_31_s3/I3</td>
</tr>
<tr>
<td>20.372</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C31[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[8]_31_s3/F</td>
</tr>
<tr>
<td>22.660</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_31_s2/I1</td>
</tr>
<tr>
<td>23.686</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_31_s2/F</td>
</tr>
<tr>
<td>30.856</td>
<td>7.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[12]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 13.263%; route: 24.282, 85.130%; tC2Q: 0.458, 1.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.824</td>
<td>6.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.965%; route: 24.055, 84.426%; tC2Q: 0.458, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.824</td>
<td>6.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.965%; route: 24.055, 84.426%; tC2Q: 0.458, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.789</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_21_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.982%; route: 24.020, 84.407%; tC2Q: 0.458, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.789</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_29_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C46[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 13.982%; route: 24.020, 84.407%; tC2Q: 0.458, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.743</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 14.005%; route: 23.974, 84.382%; tC2Q: 0.458, 1.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>21.848</td>
<td>7.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/I2</td>
</tr>
<tr>
<td>22.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[24]_31_s3/F</td>
</tr>
<tr>
<td>23.512</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/I1</td>
</tr>
<tr>
<td>24.538</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_31_s2/F</td>
</tr>
<tr>
<td>30.743</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_13_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[25]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 14.005%; route: 23.974, 84.382%; tC2Q: 0.458, 1.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>226</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.addr_5_s0/Q</td>
</tr>
<tr>
<td>10.769</td>
<td>7.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s5/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[54]_31_s6/F</td>
</tr>
<tr>
<td>20.561</td>
<td>6.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/I0</td>
</tr>
<tr>
<td>21.622</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[48]_31_s4/F</td>
</tr>
<tr>
<td>22.053</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_31_s2/I1</td>
</tr>
<tr>
<td>22.678</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_31_s2/F</td>
</tr>
<tr>
<td>30.624</td>
<td>7.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[52]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.817, 13.492%; route: 24.016, 84.888%; tC2Q: 0.458, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C3[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C3[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_2_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C3</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.657%; tC2Q: 0.333, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_8_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.sreg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C17[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_0_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.087%; tC2Q: 0.333, 56.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.087%; tC2Q: 0.333, 56.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_2_s0/Q</td>
</tr>
<tr>
<td>2.153</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/sreg_ext_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uflash_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uflash_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>uflash_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">uflash_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">uflash_inst/state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>uflash_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>uflash_inst/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C5[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_11_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[1].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s6/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n441_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n498_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n498_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n495_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n495_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n365_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n365_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n36_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n36_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n54_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n54_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/n998_s8/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_bus_gateway_inst/n998_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/n13_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/n13_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n30_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n30_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n24_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n24_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n6_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n6_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n68_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n68_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n61_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n61_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n49_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n49_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n47_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/n47_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/cnts_enabled.neorv32_cpu_counters_inst/base_enabled.instret_inst/count_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.116, 87.177%; tC2Q: 0.458, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R5C19[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>1.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>5091</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.785, 84.266%; tC2Q: 0.333, 15.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5091</td>
<td>clk_i_d</td>
<td>5.636</td>
<td>0.262</td>
</tr>
<tr>
<td>1785</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>11.495</td>
<td>8.252</td>
</tr>
<tr>
<td>892</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>11.700</td>
<td>7.045</td>
</tr>
<tr>
<td>426</td>
<td>neorv32_inst/iodev_req[1].addr[4]</td>
<td>10.041</td>
<td>11.950</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>31.952</td>
<td>3.600</td>
</tr>
<tr>
<td>226</td>
<td>neorv32_inst/iodev_req[1].addr[5]</td>
<td>5.636</td>
<td>13.045</td>
</tr>
<tr>
<td>148</td>
<td>neorv32_inst/iodev_req[1].addr[6]</td>
<td>8.634</td>
<td>14.457</td>
</tr>
<tr>
<td>112</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>20.918</td>
<td>5.207</td>
</tr>
<tr>
<td>102</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/data_mem[0]_30_10</td>
<td>14.537</td>
<td>6.040</td>
</tr>
<tr>
<td>101</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n13282_7</td>
<td>11.294</td>
<td>9.270</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C39</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
