#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 24 09:13:48 2022
# Process ID: 2764
# Current directory: C:/Users/Beyazit/vivadoprojects/riscv_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8184 C:\Users\Beyazit\vivadoprojects\riscv_single_cycle\riscv_single_cycle.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/riscv_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/byzt/Desktop/vivada/riscv_single_cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx_2016/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 656.125 ; gain = 82.813
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_top_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/xor_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/srl_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srl_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/sra_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sra_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/slt_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity slt_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/sltu_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sltu_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/SLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLL_op
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/or_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/and_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/write_data_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_data_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/PC_target.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_target
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/PC_src_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_src_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/pc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/pc_inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_inc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/instruct_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruct_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
ERROR: [VRFC 10-1412] syntax error near 6 [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:33]
ERROR: [VRFC 10-1504] unit controller ignored due to previous errors [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:32]
INFO: [VRFC 10-240] VHDL file C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/new/alu_src_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_src_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/ALU_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sim_1/new/tb_top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 695.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 695.824 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
check_syntax
CRITICAL WARNING: [HDL 9-806] Syntax error near "6". [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:33]
CRITICAL WARNING: [HDL 9-69] <i_opcode> is not declared. [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:63]
CRITICAL WARNING: [HDL 9-69] <i_opcode> is not declared. [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:51]
CRITICAL WARNING: [HDL 9-69] <i_zero> is not declared. [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:51]
CRITICAL WARNING: [HDL 9-69] <i_zero> is not declared. [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:129]
CRITICAL WARNING: [HDL 9-9] Found 0 definitions for operator "and". [C:/Users/Beyazit/vivadoprojects/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/rtl/controller.vhd:129]
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 24 09:16:47 2022...
