"radeon: ring %d test failed (0x%08X)\n"	,	L_7
LMI_SOFT_RESET	,	V_28
UVD_MPC_SET_MUX	,	V_46
ring	,	V_4
uint64_t	,	T_3
"ring test on %d succeeded in %d usecs\n"	,	L_6
rptr	,	V_54
radeon_uvd_get_destroy_msg	,	F_29
UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_15
radeon_uvd_get_create_msg	,	F_28
upper_32_bits	,	F_21
"radeon: failed to get create msg (%d).\n"	,	L_9
tmp	,	V_9
PACKET0	,	F_12
ib	,	V_69
uvd_v1_0_semaphore_emit	,	F_25
UVD_SEMA_ADDR_LOW	,	V_65
wptr	,	V_7
UVD_VCPU_CNTL	,	V_47
UVD_MPC_SET_ALU	,	V_45
radeon_fence	,	V_73
TAP_SOFT_RESET	,	V_34
radeon_fence_unref	,	F_31
radeon_ring_unlock_commit	,	F_14
UVD_CONTEXT_ID	,	V_57
semaphore	,	V_62
UVD_RBC_RB_RPTR	,	V_5
"UVD not responding, giving up!!!\n"	,	L_4
radeon_ring_test	,	F_9
DRM_INFO	,	F_15
status	,	V_48
UVD_LMI_CTRL2	,	V_25
SRBM_SOFT_RESET	,	V_36
usec_timeout	,	V_59
ring_size	,	V_56
RREG32	,	F_2
UVD_SEMA_TIMEOUT_STATUS	,	V_16
uvd_v1_0_stop	,	F_17
UVD_SEMA_CMD	,	V_67
UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_13
UVD_RBC_RB_CNTL	,	V_50
uvd_v1_0_get_wptr	,	F_3
UVD_SOFT_RESET	,	V_27
UVD_MPC_SET_MUXB1	,	V_44
UVD_MPC_SET_MUXB0	,	V_43
rdev	,	V_2
uvd_v1_0_set_wptr	,	F_4
order_base_2	,	F_22
uvd_v1_0_init	,	F_6
uint32_t	,	T_1
i	,	V_19
j	,	V_20
rb_bufsz	,	V_18
DRM_UDELAY	,	F_24
EINVAL	,	V_60
UVD_MP_SWAP_CNTL	,	V_40
r	,	V_10
UVD_MPC_SET_MUXA0	,	V_41
UVD_SEMA_CNTL	,	V_17
length_dw	,	V_72
uvd_v1_0_ib_test	,	F_27
UVD_MPC_SET_MUXA1	,	V_42
RBC_SOFT_RESET	,	V_31
"ib test on ring %d succeeded\n"	,	L_12
radeon_ring_lock	,	F_10
LMI_UMC_SOFT_RESET	,	V_35
radeon_device	,	V_1
mdelay	,	F_19
"radeon: failed to get destroy ib (%d).\n"	,	L_10
uvd_v1_0_ib_execute	,	F_26
mp_swap_cntl	,	V_22
u32	,	T_2
radeon_ring	,	V_3
uvd_v1_0_fini	,	F_16
UVD_CGC_GATE	,	V_23
VCPU_SOFT_RESET	,	V_29
UVD_RBC_RB_WPTR	,	V_6
radeon_semaphore	,	V_61
CXW_SOFT_RESET	,	V_33
WREG32_P	,	F_18
radeon_ring_write	,	F_13
done	,	V_11
"radeon: cp failed to lock ring %d (%d).\n"	,	L_5
UVD_RBC_RB_BASE	,	V_55
LBSI_SOFT_RESET	,	V_30
"radeon: fence wait failed (%d).\n"	,	L_11
DRM_ERROR	,	F_11
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_3
"radeon: ring failed to lock UVD ring (%d).\n"	,	L_1
idx	,	V_58
uvd_v1_0_get_rptr	,	F_1
uvd_v1_0_ring_test	,	F_23
WREG32	,	F_5
gpu_addr	,	V_53
UVD_LMI_EXT40_ADDR	,	V_52
radeon_fence_wait	,	F_30
UVD_RBC_IB_BASE	,	V_70
emit_wait	,	V_63
"UVD initialized successfully.\n"	,	L_2
ready	,	V_12
UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_14
UVD_RBC_IB_SIZE	,	V_71
R600_RING_TYPE_UVD_INDEX	,	V_8
UVD_SEMA_ADDR_HIGH	,	V_66
CSM_SOFT_RESET	,	V_32
SOFT_RESET_UVD	,	V_37
addr	,	V_64
UVD_LMI_CTRL	,	V_38
radeon_ib	,	V_68
UVD_RBC_RB_WPTR_CNTL	,	V_51
UVD_STATUS	,	V_49
UVD_LMI_SWAP_CNTL	,	V_39
__BIG_ENDIAN	,	F_20
uvd_v1_0_start	,	F_8
UVD_MASTINT_EN	,	V_24
radeon_set_uvd_clocks	,	F_7
"radeon: failed to raise UVD clocks (%d).\n"	,	L_8
UVD_RB_ARB_CTRL	,	V_26
fence	,	V_74
lmi_swap_cntl	,	V_21
