INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/a_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/adder_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/b_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/logic_unit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_unit_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
