Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Apr 13 12:05:17 2025
    Info: System process ID: 2540930
Info: Command: quartus_sh --flow compile ./cxltyp2_ed.qsf
Info: Quartus(args): compile ./cxltyp2_ed.qsf
Info: Project Name = /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed
Info: Revision Name = cxltyp2_ed
Info: Run task: IP Generation
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition
    Info: Processing started: Sun Apr 13 12:05:18 2025
    Info: System process ID: 2541030
Info: Command: quartus_ipgenerate cxltyp2_ed -c cxltyp2_ed --run_default_mode_op
Info: Found 20 IP file(s) in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/intel_reset_release/intel_reset_release.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/BRAM/port_1_ram.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/page_hotness/ip/fifo/fifo_w32_d256.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_12b_128w_show_ahead.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif_cal_one_ch.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/emif_ip/emif.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/pll/pll_0.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo/fifo_cdc.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_28w_16d.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w64_d8192.ip was found in the project.
    Info: IP file /root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w32_d1024.ip was found in the project.
Info: Finished generating IP file(s) in the project.
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/intel_reset_release/intel_reset_release).
    Info: Skipped generation of synthesis files for the Platform Designer IP file common/intel_reset_release/intel_reset_release.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./../intel_rtile_cxl_top_cxltyp2_ed).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./../intel_rtile_cxl_top_cxltyp2_ed.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/BRAM/port_1_ram).
    Info: Skipped generation of synthesis files for the Platform Designer IP file common/BRAM/port_1_ram.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/page_hotness/ip/fifo/fifo_w32_d256).
    Info: Skipped generation of synthesis files for the Platform Designer IP file common/page_hotness/ip/fifo/fifo_w32_d256.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/cdc_fifos/fifo_12b_128w_show_ahead).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/cdc_fifos/fifo_12b_128w_show_ahead.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/emif_ip/emif_cal_one_ch).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/emif_ip/emif_cal_one_ch.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/emif_ip/emif).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/emif_ip/emif.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/pll/pll_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file IP/pll/pll_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo/fifo_cdc).
    Info: Skipped generation of synthesis files for the Platform Designer IP file IP/fifo/fifo_cdc.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4).
    Info: Skipped generation of synthesis files for the Platform Designer IP file IP/fifo_cdc_to_mc_axi4/fifo_cdc_to_mc_axi4.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cdc_fifos/fifo_28w_16d).
    Info: Skipped generation of synthesis files for the Platform Designer IP file common/cdc_fifos/fifo_28w_16d.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w64_d8192).
    Info: Skipped generation of synthesis files for the Platform Designer IP file IP/bram/w64_d8192.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/root/m5_zenodo_v0/m5_rtl/hardware_test_design/IP/bram/w32_d1024).
    Info: Skipped generation of synthesis files for the Platform Designer IP file IP/bram/w32_d1024.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 946 megabytes
    Info: Processing ended: Sun Apr 13 12:05:19 2025
    Info: Elapsed time: 00:00:01
    Info: System process ID: 2541030
Info: Run task: Design Analysis
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition
    Info: Processing started: Sun Apr 13 12:05:20 2025
    Info: System process ID: 2541098
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed --quick_elab
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "cxltyp2_ed"
Info: Revision = "cxltyp2_ed"
Info: Running Design Analysis
Info: Analyzing source files for Design Analysis mode
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(4): parameter 'AXI_ADDR_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 4
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(5): parameter 'AXI_DATA_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 5
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(6): parameter 'AXI_ID_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 6
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(7): parameter 'AXI_LEN_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 7
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(8): parameter 'AXI_SIZE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 8
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(9): parameter 'AXI_BURST_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 9
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(10): parameter 'AXI_LOCK_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 10
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(11): parameter 'AXI_CACHE_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 11
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(12): parameter 'AXI_PROT_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 12
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(13): parameter 'AXI_QOS_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 13
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(14): parameter 'AXI_REGION_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 14
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(15): parameter 'AXI_USER_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 15
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(16): parameter 'AXI_STRB_WIDTH' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 16
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(19): parameter 'MC_AXI_RAC_ADDR_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 19
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(20): parameter 'MC_AXI_RAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 20
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(21): parameter 'MC_AXI_WAC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 21
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(22): parameter 'MC_AXI_WRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 22
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(23): parameter 'MC_AXI_WRC_USER_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 23
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(24): parameter 'MC_AXI_RRC_ID_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 24
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(25): parameter 'MC_AXI_RRC_DATA_BW' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 25
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(28): parameter 'BURST_FIXED' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 28
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(29): parameter 'BURST_INCR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 29
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(30): parameter 'BURST_WRAP' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 30
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(33): parameter 'RESP_OKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 33
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(34): parameter 'RESP_EXOKAY' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 34
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(35): parameter 'RESP_SLVERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 35
Warning (21442): Verilog HDL warning at mc_axi_if_pkg.sv(36): parameter 'RESP_DECERR' declared inside package 'mc_axi_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_axi_if_pkg.sv Line: 36
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(4): parameter 'TYPE_1_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 4
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(5): parameter 'TYPE_2_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 5
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(6): parameter 'TYPE_3_DEV' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 6
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(9): parameter 'CAFU2IP_CSR0_CFG_IF_WIDTH' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 9
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(10): parameter 'TMP_NEW_DVSEC_FBCTRL2_STATUS2_T_BW' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 10
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(44): parameter 'TYPE2_CDAT_0' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 44
Warning (21442): Verilog HDL warning at ext_csr_if_pkg.sv(45): parameter 'TYPE2_CDAT_1' declared inside package 'ext_csr_if_pkg' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/ext_csr_if_pkg.sv Line: 45
Warning (16818): Verilog HDL warning at sketch_unit.sv(62): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 62
Warning (16818): Verilog HDL warning at sketch_unit.sv(63): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 63
Warning (16818): Verilog HDL warning at sketch_unit.sv(84): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 84
Warning (16818): Verilog HDL warning at sketch_unit.sv(103): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 103
Warning (16818): Verilog HDL warning at sketch_unit.sv(110): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 110
Warning (16818): Verilog HDL warning at sketch_unit.sv(151): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 151
Warning (16818): Verilog HDL warning at sketch_unit.sv(167): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch_unit.sv Line: 167
Warning (16818): Verilog HDL warning at sketch.sv(87): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 87
Warning (16818): Verilog HDL warning at sketch.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 95
Warning (16818): Verilog HDL warning at sketch.sv(96): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 96
Warning (16818): Verilog HDL warning at sketch.sv(142): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 142
Warning (16818): Verilog HDL warning at sketch.sv(143): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/sketch.sv Line: 143
Warning (16818): Verilog HDL warning at one_hash_computation.sv(45): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 45
Warning (16818): Verilog HDL warning at one_hash_computation.sv(58): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 58
Warning (16818): Verilog HDL warning at one_hash_computation.sv(71): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 71
Warning (16818): Verilog HDL warning at one_hash_computation.sv(84): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 84
Warning (16818): Verilog HDL warning at one_hash_computation.sv(97): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/one_hash_computation.sv Line: 97
Warning (16818): Verilog HDL warning at min_computation.sv(75): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 75
Warning (16818): Verilog HDL warning at min_computation.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 95
Warning (16818): Verilog HDL warning at min_computation.sv(113): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 113
Warning (16818): Verilog HDL warning at min_computation.sv(114): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/min_computation.sv Line: 114
Info (16884): Verilog HDL info at hot_tracker_top.sv(4): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv Line: 4
Info (19624): Verilog HDL info at hot_tracker_top.sv(4): back to file 'common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker_top.sv Line: 4
Warning (16818): Verilog HDL warning at hot_tracker.sv(95): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/hot_tracker.sv Line: 95
Warning (16818): Verilog HDL warning at cam.sv(221): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cam.sv Line: 221
Warning (16818): Verilog HDL warning at cam.sv(264): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cm_sketch_sorted_cam/afu_banking/src/cam.sv Line: 264
Info (16884): Verilog HDL info at afu_banking_top.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_banking_top.sv Line: 31
Warning (16817): Verilog HDL warning at cxl_type2_defines.svh.iv(87): overwriting previous definition of cxl_type2_defines package File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at afu_banking_top.sv(31): back to file 'common/afu/afu_banking_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/afu/afu_banking_top.sv Line: 31
Info (16884): Verilog HDL info at mc_cxlmem_ready_control.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Info (19624): Verilog HDL info at mc_cxlmem_ready_control.sv(30): back to file 'common/mc_top/mc_cxlmem_ready_control.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv Line: 30
Info (16884): Verilog HDL info at cxlip_top_pkg.sv(32): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Info (19624): Verilog HDL info at cxlip_top_pkg.sv(32): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Info (16884): Verilog HDL info at mc_top.sv(30): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at mc_top.sv(30): back to file 'common/mc_top/mc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/mc_top.sv Line: 30
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 15
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 16
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 17
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 18
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 19
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 20
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 21
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 22
Info (16884): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_core_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 32
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(101): Parameter Declaration 'CTRL_IDLE' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 101
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(102): Parameter Declaration 'RD_HDR_S0_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 102
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(103): Parameter Declaration 'RD_HDR_S1_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 103
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(104): Parameter Declaration 'RD_HDR_S2_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 104
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(105): Parameter Declaration 'RD_HDR_S3_FIFO' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 105
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(120): Parameter Declaration 'CPL_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 120
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(121): Parameter Declaration 'NP_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 121
Warning (13461): Verilog HDL Parameter Declaration warning at avst4to1_ss_rx_core_fifos.sv(122): Parameter Declaration 'P_TLP' in module 'avst4to1_ss_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_core_fifos.sv Line: 122
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_check.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_check.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(31): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 31
Info (16884): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_crd_lmt.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_crd_lmt.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(32): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 32
Info (16884): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at avst4to1_ss_rx_hdr_data_fifos.sv(33): back to file 'common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_ss_rx_hdr_data_fifos.sv Line: 33
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): analyzing included file common/avst4to1_rx/ed_define.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(14): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 14
Info (16884): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): analyzing included file common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at cxl_ed_avst_4to1_rx_side.sv(16): back to file 'common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/cxl_ed_avst_4to1_rx_side.sv Line: 16
Warning (18455): Verilog HDL warning at ed_define.svh.iv(53): module ed_define is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (18437): Verilog HDL info at ed_define.svh.iv(53): previous definition of module ed_define is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/ed_define.svh.iv Line: 53
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (19624): Verilog HDL info at cafu_csr0_cfg_pkg.sv(35): back to file 'common/cafu_csr0/cafu_csr0_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg_pkg.sv Line: 35
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(34): analyzing included file common/cafu_csr0/cafu_csr0_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(34): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_cfg.sv(36): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (19624): Verilog HDL info at cafu_csr0_cfg.sv(36): back to file 'common/cafu_csr0/cafu_csr0_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_cfg.sv Line: 36
Info (16884): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_write.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_write.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_write.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_write.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_response_count.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_execute_response_count.sv(30): back to file 'common/cafu_csr0/alg_1a_execute_response_count.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_execute_response_count.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_read.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_read.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_read.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_response.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_verify_sc_response.sv(30): back to file 'common/cafu_csr0/alg_1a_verify_sc_response.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_verify_sc_response.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): back to file 'common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top.sv Line: 30
Info (19624): Verilog HDL info at alg_1a_top.sv(30): back to file 'common/cafu_csr0/alg_1a_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/alg_1a_top.sv Line: 30
Info (16884): Verilog HDL info at mwae_afu_status_regs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (19624): Verilog HDL info at mwae_afu_status_regs.sv(30): back to file 'common/cafu_csr0/mwae_afu_status_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_afu_status_regs.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): back to file 'common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_check.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (19624): Verilog HDL info at mwae_config_check.sv(30): back to file 'common/cafu_csr0/mwae_config_check.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_config_check.sv Line: 30
Info (16884): Verilog HDL info at mwae_debug_logs.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (19624): Verilog HDL info at mwae_debug_logs.sv(30): back to file 'common/cafu_csr0/mwae_debug_logs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_debug_logs.sv Line: 30
Info (16884): Verilog HDL info at mwae_error_injection_regs.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (19624): Verilog HDL info at mwae_error_injection_regs.sv(31): back to file 'common/cafu_csr0/mwae_error_injection_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_error_injection_regs.sv Line: 31
Info (16884): Verilog HDL info at mwae_poison_injection.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (19624): Verilog HDL info at mwae_poison_injection.sv(31): back to file 'common/cafu_csr0/mwae_poison_injection.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_poison_injection.sv Line: 31
Info (16884): Verilog HDL info at mwae_top_level_fsm.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (19624): Verilog HDL info at mwae_top_level_fsm.sv(30): back to file 'common/cafu_csr0/mwae_top_level_fsm.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top_level_fsm.sv Line: 30
Info (16884): Verilog HDL info at mwae_top.sv(31): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (19624): Verilog HDL info at mwae_top.sv(31): back to file 'common/cafu_csr0/mwae_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 31
Info (16884): Verilog HDL info at mwae_top.sv(33): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(69): macro SUPPORT_ALGORITHM_1A redefined File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 69
Warning (16744): Verilog HDL warning at cxl_ed_defines.svh.iv(70): macro ALG_1A_SUPPORT_SELF_CHECK redefined File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 70
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at mwae_top.sv(33): back to file 'common/cafu_csr0/mwae_top.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/mwae_top.sv Line: 33
Warning (18457): Verilog HDL warning at cafu_csr_doe.sv(664): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr_doe.sv Line: 664
Info (16884): Verilog HDL info at cafu_csr0_wrapper.sv(34): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 34
Info (19624): Verilog HDL info at cafu_csr0_wrapper.sv(34): back to file 'common/cafu_csr0/cafu_csr0_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_wrapper.sv Line: 34
Info (16884): Verilog HDL info at cafu_csr0_iosf_wrapper.sv(30): analyzing included file common/cafu_csr0/ccv_afu_globals.vh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_iosf_wrapper.sv Line: 30
Info (19624): Verilog HDL info at cafu_csr0_iosf_wrapper.sv(30): back to file 'common/cafu_csr0/cafu_csr0_iosf_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_csr0_iosf_wrapper.sv Line: 30
Warning (17377): Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv Line: 0
Warning (17377): Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv Line: 0
Warning (21774): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 0
Info (16884): Verilog HDL info at custom_sb_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 0
Info (19624): Verilog HDL info at custom_sb_top.sv(557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 557
Warning (18455): Verilog HDL warning at rtlgen_pkg_v12.sv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (16884): Verilog HDL info at aibwrap_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at aibwrap_pkg.sv(1076): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 1076
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv Line: 0
Info (16884): Verilog HDL info at ial_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_ingress.sv(984): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 984
Info (16884): Verilog HDL info at ial_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_egress.sv(680): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 680
Info (16884): Verilog HDL info at ial_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_top.sv(1078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 1078
Info (16884): Verilog HDL info at dcc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dcc_top.sv(4242): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 4242
Info (16884): Verilog HDL info at ucc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ucc_top.sv(353): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 353
Info (16884): Verilog HDL info at dfc_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_pkg.sv(767): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 767
Info (16884): Verilog HDL info at devmem_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at devmem_top.sv(1165): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 1165
Info (16884): Verilog HDL info at ddfc_ctrl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_ctrl.sv(1607): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 1607
Info (16884): Verilog HDL info at ddfc_dataflow.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_dataflow.sv(582): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 582
Info (16884): Verilog HDL info at ddfc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_top.sv(1283): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 1283
Info (16884): Verilog HDL info at dfc_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_top.sv(350): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 350
Info (16884): Verilog HDL info at m2sq_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at m2sq_top.sv(940): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 940
Info (16884): Verilog HDL info at bbs_slice.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice.sv(689): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 689
Info (16884): Verilog HDL info at bbs_fme_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_fme_top.sv(2998): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 2998
Info (16884): Verilog HDL info at bbs_slice_memwrap.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_memwrap.sv(7159): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 7159
Info (16884): Verilog HDL info at bbs_slice_wrap.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_wrap.sv(863): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 863
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_bfe.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_bfe.sv(2390): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 2390
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Warning (16818): Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (16884): Verilog HDL info at cxl_io_gtprs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtprs.sv(167): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 167
Info (16884): Verilog HDL info at cxl_io_gti.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gti.v(1755): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 1755
Info (16884): Verilog HDL info at cxl_io_gto.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gto.v(1637): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 1637
Info (16884): Verilog HDL info at cxl_io_gtopf.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtopf.v(3408): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 3408
Info (16884): Verilog HDL info at cxl_io_gtunit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtunit.v(3727): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 3727
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4397): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4397
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Warning (16818): Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pdecode.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pdecode.v(13870): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 13870
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Warning (16743): Verilog HDL warning at cxl_io_punit.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qtgpslicer.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_rx_side.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_side.sv(181): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_tx_side.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_tx_side.sv(214): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 214
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Warning (16818): Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_rx_core_fifos.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_core_fifos.sv(2392): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 2392
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_pld_if.svh.iv(0): previous definition of module pld_if is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Warning (16818): Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Warning (16818): Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Warning (17526): Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Warning (17526): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Warning (17526): Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Warning (17526): Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_steal_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_cfg_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Warning (17526): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Warning (17526): Verilog HDL warning at cxl_t2ip_top.sv(0): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_top.sv(0): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__root_m5_zenodo_v0_m5_rtl_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_ip_top_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(42): analyzing included file ./common/avst4to1_rx/avst4to1_pld_if.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 42
Warning (18455): Verilog HDL warning at avst4to1_pld_if.svh.iv(382): module avst4to1_if is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (18437): Verilog HDL info at avst4to1_pld_if.svh.iv(382): previous definition of module avst4to1_if is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/avst4to1_rx/avst4to1_pld_if.svh.iv Line: 382
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(42): back to file 'ed_top_wrapper_typ2.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 42
Info (16884): Verilog HDL info at ed_top_wrapper_typ2.sv(43): analyzing included file ./common/cxl_ed_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 43
Warning (18455): Verilog HDL warning at cxl_ed_defines.svh.iv(76): module cxl_ed_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (18437): Verilog HDL info at cxl_ed_defines.svh.iv(76): previous definition of module cxl_ed_defines is here File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cxl_ed_defines.svh.iv Line: 76
Info (19624): Verilog HDL info at ed_top_wrapper_typ2.sv(43): back to file 'ed_top_wrapper_typ2.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/ed_top_wrapper_typ2.sv Line: 43
Info (16884): Verilog HDL info at cxltyp2_ed.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 31
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxltyp2_ed.sv(31): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 31
Info (16884): Verilog HDL info at cxltyp2_ed.sv(37): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (19624): Verilog HDL info at cxltyp2_ed.sv(37): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (16884): Verilog HDL info at cxltyp2_ed.sv(38): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Info (19624): Verilog HDL info at cxltyp2_ed.sv(38): back to file 'cxltyp2_ed.sv' File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (17526): Verilog HDL warning at cxltyp2_ed.sv(38): `include directive not isolated on its own line File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (18457): Verilog HDL warning at cxltyp2_ed.sv(38): extra semicolon in $unit (global) scope File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp2_ed_sv' shall be treated as localparam File: /root/m5_zenodo_v0/m5_rtl/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info: Elaborating for Design Analysis mode from top-level entity "cxltyp2_ed"
Info (18235): Library search order is as follows: "ram_1port_2011; port_1_ram; fifo_1923; fifo_w32_d256; fifo_12b_128w_show_ahead; intel_rtile_cxl_top_150; cfg_to_iosf_fifo_vcd_ED; iosf_to_cfg_fifo_vcd_ED; altecc_1912; altecc_enc_latency0; altecc_dec_latency1; altecc_dec_latency2; altera_emif_cal_iossm_272; altera_emif_cal_272; emif_cal_one_ch; altera_emif_arch_fm_191; altera_emif_fm_272; emif; rspfifo; reqfifo; altera_s10_user_rst_clkgate_1945; intel_reset_release; intel_rtile_cxl_ast_100; altera_avalon_mm_bridge_2001; st_dc_fifo_1941; mm_ccb_1921; altera_merlin_master_translator_191; altera_merlin_slave_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1923; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; cxltyp3ddr_avmm_interconnect_100; altera_iopll_1931; intel_rtile_cxl_top_cxltyp2_ed; intelclkctrl_200; pll_0; fifo_cdc; fifo_cdc_to_mc_axi4; fifo_28w_16d; ram_2port_2041; w64_d8192; w32_d1024". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Error (14394): Verilog HDL error at cafu_mem_target.sv(134): target_hdm is not declared under the prefix "awuser" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv Line: 134
Error (14394): Verilog HDL error at cafu_mem_target.sv(200): target_hdm is not declared under the prefix "aruser" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/cafu_csr0/cafu_mem_target.sv Line: 200
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(149): rid is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 149
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(150): rdata is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 150
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(151): rresp is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 151
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(152): rvalid is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 152
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(153): ruser is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 153
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(154): rlast is not declared under the prefix "o_from_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 154
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(201): awid is not declared under the prefix "i_to_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 201
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(202): arid is not declared under the prefix "i_to_mc_axi4" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 202
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(311): id is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 311
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(312): resp is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 312
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(314): user is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 314
Error (14394): Verilog HDL error at axi2avmm_bridge.sv(318): id is not declared under the prefix "b_resp" File: /root/m5_zenodo_v0/m5_rtl/hardware_test_design/common/mc_top/axi2avmm_bridge.sv Line: 318
Error: Flow failed: 0x24ba1040
Error: Quartus Prime Synthesis was unsuccessful. 15 errors, 236 warnings
    Error: Peak virtual memory: 1586 megabytes
    Error: Processing ended: Sun Apr 13 12:05:52 2025
    Error: Elapsed time: 00:00:32
    Error: System process ID: 2541098
Error (21794): Quartus Prime Full Compilation was unsuccessful. 17 errors, 236 warnings
Error: Flow compile (for project /root/m5_zenodo_v0/m5_rtl/hardware_test_design/cxltyp2_ed) was not successful
Error: run_flow flow:run1 finished: 0 Failed
Error (23031): Evaluation of Tcl script /root/intelFPGA_pro/22.3/quartus/common/tcl/internal/qsh_flowengine.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 24 errors, 236 warnings
    Error: Peak virtual memory: 1012 megabytes
    Error: Processing ended: Sun Apr 13 12:05:57 2025
    Error: Elapsed time: 00:00:40
    Error: System process ID: 2540930
