

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.088 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       41|       41|  0.410 us|  0.410 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |       39|       39|        12|          4|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dct.cpp:35->dct.cpp:103]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 0, i4 %i" [dct.cpp:35->dct.cpp:103]   --->   Operation 16 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i1"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [dct.cpp:39->dct.cpp:103]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %i_1, i4 8" [dct.cpp:39->dct.cpp:103]   --->   Operation 19 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.i1.split, void %for.inc18.i.preheader.exitStub" [dct.cpp:39->dct.cpp:103]   --->   Operation 20 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %i_1" [dct.cpp:39->dct.cpp:103]   --->   Operation 21 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 22 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 23 'getelementptr' 'buf_2d_in_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 24 'getelementptr' 'buf_2d_in_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 25 'getelementptr' 'buf_2d_in_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 26 'getelementptr' 'buf_2d_in_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 27 'getelementptr' 'buf_2d_in_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 28 'getelementptr' 'buf_2d_in_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 29 'getelementptr' 'buf_2d_in_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 30 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 31 'load' 'buf_2d_in_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 32 'load' 'buf_2d_in_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 33 'load' 'buf_2d_in_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 34 'load' 'buf_2d_in_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 35 'load' 'buf_2d_in_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 36 'load' 'buf_2d_in_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 37 'load' 'buf_2d_in_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 38 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_load = load i3 %buf_2d_in_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 38 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_1_load = load i3 %buf_2d_in_1_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 39 'load' 'buf_2d_in_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_2_load = load i3 %buf_2d_in_2_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 40 'load' 'buf_2d_in_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_3_load = load i3 %buf_2d_in_3_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 41 'load' 'buf_2d_in_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_4_load = load i3 %buf_2d_in_4_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 42 'load' 'buf_2d_in_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_5_load = load i3 %buf_2d_in_5_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 43 'load' 'buf_2d_in_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_6_load = load i3 %buf_2d_in_6_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 44 'load' 'buf_2d_in_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2d_in_7_load = load i3 %buf_2d_in_7_addr" [dct.cpp:40->dct.cpp:103]   --->   Operation 45 'load' 'buf_2d_in_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.36>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i_1, i4 1" [dct.cpp:39->dct.cpp:103]   --->   Operation 46 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %i_1" [dct.cpp:39->dct.cpp:103]   --->   Operation 47 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 48 [10/10] (6.36ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 48 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 6.36> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln39, i4 %i" [dct.cpp:35->dct.cpp:103]   --->   Operation 49 'store' 'store_ln35' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.08>
ST_4 : Operation 50 [9/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 50 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.08>
ST_5 : Operation 51 [8/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 51 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 52 [7/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 52 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.08>
ST_7 : Operation 53 [6/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 53 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.08>
ST_8 : Operation 54 [5/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 54 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 63 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.08>
ST_9 : Operation 55 [4/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 55 'call' 'call_ln40' <Predicate = (!icmp_ln39)> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.08>
ST_10 : Operation 56 [3/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 56 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.08>
ST_11 : Operation 57 [2/10] (7.08ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 57 'call' 'call_ln40' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:35->dct.cpp:103]   --->   Operation 58 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [dct.cpp:35->dct.cpp:103]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dct.cpp:39->dct.cpp:103]   --->   Operation 60 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/10] (0.00ns)   --->   "%call_ln40 = call void @dct_1d.1, i16 %buf_2d_in_load, i16 %buf_2d_in_1_load, i16 %buf_2d_in_2_load, i16 %buf_2d_in_3_load, i16 %buf_2d_in_4_load, i16 %buf_2d_in_5_load, i16 %buf_2d_in_6_load, i16 %buf_2d_in_7_load, i16 %row_outbuf, i3 %trunc_ln39" [dct.cpp:40->dct.cpp:103]   --->   Operation 61 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.i1" [dct.cpp:39->dct.cpp:103]   --->   Operation 62 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.910ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', dct.cpp:35->dct.cpp:103) of constant 0 on local variable 'i', dct.cpp:35->dct.cpp:103 [11]  (1.588 ns)
	'load' operation 4 bit ('i', dct.cpp:39->dct.cpp:103) on local variable 'i', dct.cpp:35->dct.cpp:103 [14]  (0.000 ns)
	'getelementptr' operation 3 bit ('buf_2d_in_addr', dct.cpp:40->dct.cpp:103) [24]  (0.000 ns)
	'load' operation 16 bit ('buf_2d_in_load', dct.cpp:40->dct.cpp:103) on array 'buf_2d_in' [32]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('buf_2d_in_load', dct.cpp:40->dct.cpp:103) on array 'buf_2d_in' [32]  (2.322 ns)

 <State 3>: 6.360ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (6.360 ns)

 <State 4>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 5>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 6>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 7>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 8>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 9>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 10>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 11>: 7.088ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln40', dct.cpp:40->dct.cpp:103) to 'dct_1d.1' [40]  (7.088 ns)

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
