<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="../../CSS/header_footer.css">
    <link rel="stylesheet" href="../../CSS/syllabus_subjects.css">
    <title>  Digital System Design</title>
</head>
<body>
    <!-- THis part contains the FOOTER of the page -->
    <!-- COPY AND PASE THE PROVIDED CODE OF THE HEADER HEERE -->
    
    <!-- The header of the page -->
    <script
    src="https://code.jquery.com/jquery-3.3.1.js"
    integrity="sha256-2Kok7MbOyxpgUVvAk/HJ2jigOSYS2auK4Pfzbm7uH60="
    crossorigin="anonymous">
    </script>
    <div id="header"></div>

  <!-- tHE MAIN BODY -->
  <!--Remaining section-->


    <!-- Main Syllabus part of the page -->
    <!-- EDIT THE CONTENTS OF THE PAGE HERE -->
    <main>
        <!-- The topbar of the page -->
        <!-- Shows the image and the semester selected. -->
        <section class="topfirst">
            <!-- The leftside -->
            <!-- CHANGE THE ANCHOR TAG BELOW ON EACH SEMESTER -->
            <a href="../../SUBJECT_SELECTIONS/FIrst-sem.html"><h1><span class="textColor1">Seventh </span><span class="textColor2">Semester</span></h1></a>

            <!-- the right image -->
            <img src="../../Resources/svg/online_articles.svg" alt="Selction Image">

        </section>

         <!-- Main Subject's Name -->
         <h1 class="s_name">Digital System Design</h1>
        <!-- THe main syllabus -->
        <section class="mainSyllabus">
           

            <!-- DIsplays the subjects credit, full marks, pass marks -->
            <section class="topbar_syllabus">
                <section class="syllabus_top_left">
                    <p><b> Course Title:</b> Digital System Design</p>  
                    <p><b> Course No.:</b> CSC417</p>  
                    <p><b> Course Nature:</b> Theory + Lab</p>
                    <p><b> Semester:</b> Seventh </p>
                    <p><b> Year:</b> Fourth</p>
    
                </section>
                <selection class="syllabus_top_right">
                    <p><b> Full Marks: </b> 60 + 20 + 20</p>
                    <p><b> Pass Marks: </b> 24 + 8 + 8 </p>
                    <p><b> Credit Hours:</b> 3</p>
                </selection>
            </section>


            <section>
                <p><b> 
                    Course Description:
                </b> 
                This course introduces the concepts of VLSI design and testing                 </p>

                <p><b> 
                    Course Objectives:    
                </b> 
                The course objective is to provide ample knowledge on digital design process with the VLSI design procedures and to enhance the knowledge of hardware design applying subsystem design with VHDL and FPGA.                </p>
            </section>

            <!-- Display the syllabus with the chapter's name and everything. -->
            <section class="syllabus_table">
                <table>
                    <!-- The main heading for the table -->
                    <tr>
                        <th><h4>Contents of Chapter</h4></th>
                    </tr>
                    <!-- Add the row below in table as needed for chapters -->
                    <!-- Unit-1 -->
                    <tr>
                        <td>
                            <h4>Unit 1: Introduction (5 Hrs.)</h4>


                            <p>
                                Digital Systems and Integration, Electronic Design Automation, IC Manufacturing, Logic Families, IC Design Techniques, IC characteristics: fan-out, power dissipation, propagation delay, and noise margin of TTL and CMOS integrated circuit logic devices                            </p>
                        </td>
                    </tr>

                    <!-- Unit-2-->
                    <tr>
                        <td>
                            <h4>Unit 2: Logic Manipulation (5 Hrs.)</h4>


                            <p>
                                DeMorgan's Theorem, Canonical Forms, Minterm and Maxterm, implicant, prime implicant, K-Maps, Quine-McCluskey Method.                            </p>
                        </td>
                    </tr>

                     <!-- Unit-3-->
                     <tr>
                        <td>
                            <h4>Unit 3: Application Specific Devices (8 Hrs.)</h4>


                            <p>
                                PROMs and EPROMs, Programmable Array Logic (PAL), Programmed Logic Array (PLA), Gate Arrays, Programmable Gate Array, Full Custom Design.                            </p>
                        </td>
                    </tr>

                     <!-- Unit-4-->
                    <tr>
                        <td>
                            <h4>Unit 4: State Machine and Design (7 Hrs.)</h4>


                            <p>
                                Mealy and Moore machines, state transition tables and diagrams, algorithmic state machine charts, Synchronous State Machine Design, Design of Input Forming Logic and Output Forming Logic of state machine.                            </p>
                        </td>
                    </tr>

                    <!-- Unit-5-->
                    <tr>
                        <td>
                            <h4>Unit 5: VLSI Design (8 Hrs.)</h4>


                            <p>
                                Transistor and Layouts, Fabrication Process, Design Rules, Layout design and tools, Logic Gates, Combinational logic Networks and Design, Sequential Systems and Design, Subsystem Design, Various Floorplanning Methods, Off-Chip Connections.                            </p>
                        </td>
                    </tr>

                    <!-- Unit-6-->
                    <tr>
                        <td>
                            <h4>Unit 6: Testing (6 Hrs.)</h4>


                            <p>
                                Testing and Verification, Testing logic circuits, Combinational gate testing, Combinational network testing, Sequential Testing, Test vector generation, fault, fault model and fault detection, SA0, SA1, Design for Testability.                            </p>
                        </td>
                    </tr>

                    <!-- Unit-7-->
                    <tr>
                        <td>
                            <h4>Unit 7: Hardware Description Languages (6 Hrs.)</h4>


                            <p>
                                VHDL and its use in programmable logic devices (PLDs) like FPGA                            </p>
                        </td>
                    </tr>
                </table>

            </section>

            
            <!-- LAB WORKS, BOOKS, REFERENCE BOOKS -->
            <section class="bottom_bar">
                <!-- LAB WORKS SECTION -->
                <section>
                    <h3><b>
                        Laboratory Works: 
                    </b></h3>

                    <p>
                        Laboratory Exercise should cover the implementation of combinational and sequential circuits, FSM, FPGA and VHDL. Testing and verification of circuits.

                    </p>
                </section>

                <!-- TEXT BOOKS SECTION -->
                <section class="text_book">
                    <h3><b>
                        Text Books:
                    </b></h3>
                    <ol>
                        <li>
                            Wolf, Wayne, Modern VLSI Design-Systems on Silicon , Third Edition, Pearson                        </li>

                    </ol>
                </section>
                
                <!-- REFERENCE BOOKS -->
                <section class="ref_book">
                    <h3><b>
                        Reference Books:
                    </b></h3>
                    <ol>
                        <li>
                            Comer, David J. Digital Logic State Machine Design, Third Edition, Oxford University Press                        </li>

                        <li>
                            Ashenden, Peter J., The Student's Guide to VHDL, Morgan Kaufma                        </li>
                    </ol>
                </section>
            </section>
        
    </main>

    <!-- THis part contains the FOOTER of the page -->
    <!-- COPY AND PASE THE PROVIDED CODE OF THE FOOTER HEERE -->
    <!-- fOOTER SECTION -->
    
    <div id="footer"></div>
    <script> 
    $(function(){
    
        $("#header").load("../../HTML/hf/header_sem_select.html"); 
        $("#footer").load("../../HTML/hf/footer_sem_select.html"); 
    });
    </script> 
</body>
</html>