# Riscv-Processor

This is my internship project.It is a basic riscv core with all the formats of instruction implemented(Only most used instructions of all formats were implemented). It is pipelined but only data hazard is removed among pipelined hazards.
It has following instructions implemented and tested:
