// Seed: 3395543980
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    input tri0 id_4
);
  assign id_0 = 1 & id_1 != 1;
  assign id_2 = 1 > 1;
  wire id_6;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1
    , id_5,
    input supply0 id_2,
    output logic id_3
);
  always @(1) begin
    id_3 <= 1'b0 != id_2 && id_1 && id_5 && 1 && 1;
  end
  module_0(
      id_0, id_2, id_0, id_1, id_2
  );
endmodule
