Classic Timing Analyzer report for universal_shift_register
Fri Jan 12 20:07:43 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.257 ns                                       ; s2               ; Data_out[2]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.942 ns                                       ; Data_out[0]~reg0 ; Data_out[0]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.679 ns                                      ; Data_in[6]       ; Data_out[6]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[0]~reg0 ; Data_out[1]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[0]~reg0 ; Data_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[7]~reg0 ; Data_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[1]~reg0 ; Data_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[1]~reg0 ; Data_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[6]~reg0 ; Data_out[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[0]~reg0 ; Data_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[7]~reg0 ; Data_out[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[0]~reg0 ; Data_out[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[2]~reg0 ; Data_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.880 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[1]~reg0 ; Data_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[3]~reg0 ; Data_out[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[7]~reg0 ; Data_out[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[4]~reg0 ; Data_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[7]~reg0 ; MSB_out~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[0]~reg0 ; LSB_out~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[6]~reg0 ; Data_out[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.625 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[5]~reg0 ; Data_out[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[3]~reg0 ; Data_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[2]~reg0 ; Data_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[4]~reg0 ; Data_out[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Data_out[5]~reg0 ; Data_out[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.431 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 4.257 ns   ; s2         ; Data_out[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.257 ns   ; s2         ; Data_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.238 ns   ; s1         ; Data_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.231 ns   ; s1         ; Data_out[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.231 ns   ; s1         ; Data_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.223 ns   ; s1         ; Data_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.223 ns   ; s1         ; Data_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.203 ns   ; rst        ; Data_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.196 ns   ; rst        ; Data_out[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.196 ns   ; rst        ; Data_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.188 ns   ; rst        ; Data_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.188 ns   ; rst        ; Data_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.179 ns   ; s3         ; Data_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.174 ns   ; s3         ; Data_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.174 ns   ; s3         ; Data_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.157 ns   ; s2         ; Data_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.157 ns   ; s2         ; Data_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.157 ns   ; s2         ; Data_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.082 ns   ; s3         ; Data_out[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.082 ns   ; s3         ; Data_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.899 ns   ; s2         ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.868 ns   ; s2         ; Data_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.847 ns   ; s2         ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.794 ns   ; s1         ; Data_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.752 ns   ; s3         ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.670 ns   ; Data_in[7] ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.647 ns   ; s3         ; Data_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.621 ns   ; s3         ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.525 ns   ; MSB_in     ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.516 ns   ; LSB_in     ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.499 ns   ; Data_in[1] ; Data_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.440 ns   ; rst        ; MSB_out~reg0     ; clk      ;
; N/A   ; None         ; 3.440 ns   ; rst        ; LSB_out~reg0     ; clk      ;
; N/A   ; None         ; 3.432 ns   ; Data_in[0] ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.330 ns   ; s1         ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.330 ns   ; s1         ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.295 ns   ; rst        ; Data_out[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.275 ns   ; Data_in[5] ; Data_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.135 ns   ; rst        ; Data_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.134 ns   ; rst        ; Data_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.015 ns   ; Data_in[4] ; Data_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.008 ns   ; Data_in[3] ; Data_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 2.933 ns   ; Data_in[2] ; Data_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 2.918 ns   ; Data_in[6] ; Data_out[6]~reg0 ; clk      ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 6.942 ns   ; Data_out[0]~reg0 ; Data_out[0] ; clk        ;
; N/A   ; None         ; 6.540 ns   ; Data_out[5]~reg0 ; Data_out[5] ; clk        ;
; N/A   ; None         ; 6.074 ns   ; Data_out[7]~reg0 ; Data_out[7] ; clk        ;
; N/A   ; None         ; 6.053 ns   ; Data_out[4]~reg0 ; Data_out[4] ; clk        ;
; N/A   ; None         ; 5.978 ns   ; Data_out[1]~reg0 ; Data_out[1] ; clk        ;
; N/A   ; None         ; 5.971 ns   ; MSB_out~reg0     ; MSB_out     ; clk        ;
; N/A   ; None         ; 5.896 ns   ; Data_out[2]~reg0 ; Data_out[2] ; clk        ;
; N/A   ; None         ; 5.789 ns   ; Data_out[3]~reg0 ; Data_out[3] ; clk        ;
; N/A   ; None         ; 5.772 ns   ; LSB_out~reg0     ; LSB_out     ; clk        ;
; N/A   ; None         ; 5.752 ns   ; Data_out[6]~reg0 ; Data_out[6] ; clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; -2.679 ns ; Data_in[6] ; Data_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -2.694 ns ; Data_in[2] ; Data_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.769 ns ; Data_in[3] ; Data_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.776 ns ; Data_in[4] ; Data_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -2.895 ns ; rst        ; Data_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.896 ns ; rst        ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.036 ns ; Data_in[5] ; Data_out[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.056 ns ; s3         ; Data_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.056 ns ; rst        ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.091 ns ; s1         ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.091 ns ; s1         ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.193 ns ; Data_in[0] ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.201 ns ; rst        ; MSB_out~reg0     ; clk      ;
; N/A           ; None        ; -3.201 ns ; rst        ; LSB_out~reg0     ; clk      ;
; N/A           ; None        ; -3.235 ns ; s2         ; Data_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.260 ns ; Data_in[1] ; Data_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.277 ns ; LSB_in     ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.286 ns ; MSB_in     ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.313 ns ; s3         ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.322 ns ; s3         ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.358 ns ; s1         ; Data_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.394 ns ; s1         ; Data_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.394 ns ; s1         ; Data_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.431 ns ; Data_in[7] ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.457 ns ; rst        ; Data_out[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.457 ns ; rst        ; Data_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.457 ns ; rst        ; Data_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.535 ns ; rst        ; Data_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.535 ns ; rst        ; Data_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.564 ns ; s2         ; Data_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.584 ns ; s2         ; Data_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.611 ns ; s2         ; Data_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.611 ns ; s2         ; Data_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.621 ns ; s1         ; Data_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.621 ns ; s1         ; Data_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.626 ns ; s1         ; Data_out[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.708 ns ; s3         ; Data_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.708 ns ; s3         ; Data_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.743 ns ; s3         ; Data_out[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.743 ns ; s3         ; Data_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.743 ns ; s3         ; Data_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.838 ns ; s2         ; Data_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.838 ns ; s2         ; Data_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.843 ns ; s2         ; Data_out[5]~reg0 ; clk      ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 12 20:07:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off universal_shift_register -c universal_shift_register --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "Data_out[0]~reg0" and destination register "Data_out[1]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.170 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N25; Fanout = 7; REG Node = 'Data_out[0]~reg0'
            Info: 2: + IC(0.284 ns) + CELL(0.272 ns) = 0.556 ns; Loc. = LCCOMB_X14_Y12_N2; Fanout = 1; COMB Node = 'Data_out~17'
            Info: 3: + IC(0.234 ns) + CELL(0.225 ns) = 1.015 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 1; COMB Node = 'Data_out~19'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.170 ns; Loc. = LCFF_X14_Y12_N29; Fanout = 5; REG Node = 'Data_out[1]~reg0'
            Info: Total cell delay = 0.652 ns ( 55.73 % )
            Info: Total interconnect delay = 0.518 ns ( 44.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.465 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N29; Fanout = 5; REG Node = 'Data_out[1]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.72 % )
                Info: Total interconnect delay = 0.993 ns ( 40.28 % )
            Info: - Longest clock path from clock "clk" to source register is 2.465 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N25; Fanout = 7; REG Node = 'Data_out[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.72 % )
                Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Data_out[6]~reg0" (data pin = "s2", clock pin = "clk") is 4.257 ns
    Info: + Longest pin to register delay is 6.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 9; PIN Node = 's2'
        Info: 2: + IC(4.352 ns) + CELL(0.357 ns) = 5.566 ns; Loc. = LCCOMB_X15_Y12_N24; Fanout = 5; COMB Node = 'Data_out[2]~11'
        Info: 3: + IC(0.320 ns) + CELL(0.746 ns) = 6.632 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 4; REG Node = 'Data_out[6]~reg0'
        Info: Total cell delay = 1.960 ns ( 29.55 % )
        Info: Total interconnect delay = 4.672 ns ( 70.45 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 4; REG Node = 'Data_out[6]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
Info: tco from clock "clk" to destination pin "Data_out[0]" through register "Data_out[0]~reg0" is 6.942 ns
    Info: + Longest clock path from clock "clk" to source register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N25; Fanout = 7; REG Node = 'Data_out[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N25; Fanout = 7; REG Node = 'Data_out[0]~reg0'
        Info: 2: + IC(2.229 ns) + CELL(2.154 ns) = 4.383 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'Data_out[0]'
        Info: Total cell delay = 2.154 ns ( 49.14 % )
        Info: Total interconnect delay = 2.229 ns ( 50.86 % )
Info: th for register "Data_out[6]~reg0" (data pin = "Data_in[6]", clock pin = "clk") is -2.679 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 4; REG Node = 'Data_out[6]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'Data_in[6]'
        Info: 2: + IC(4.046 ns) + CELL(0.228 ns) = 5.138 ns; Loc. = LCCOMB_X14_Y12_N18; Fanout = 1; COMB Node = 'Data_out~15'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.293 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 4; REG Node = 'Data_out[6]~reg0'
        Info: Total cell delay = 1.247 ns ( 23.56 % )
        Info: Total interconnect delay = 4.046 ns ( 76.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Fri Jan 12 20:07:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


