$date
	Sat Oct 22 22:51:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#902214
b10 &
b10 %
1$
b10 !
1"
#902215
0"
#902218
b1 &
b1 %
1#
#902222
b0 &
0#
b0 %
0$
#1872715
b100 !
1"
#1872718
b100 &
b100 %
1$
#1872719
0"
#1872722
b10 &
b10 %
#1872726
b1 &
1#
b1 %
#1872730
b0 &
b0 %
0#
0$
#2859051
b1011 !
1"
#2859054
b1011 &
b1011 %
1$
#2859055
0"
#2859058
b100010 &
b100010 %
#2859062
b10001 &
b10001 %
#2859066
b110100 &
b110100 %
#2859070
b11010 &
b11010 %
#2859074
b1101 &
b1101 %
#2859078
b101000 &
b101000 %
#2859082
b10100 &
b10100 %
#2859086
b1010 &
b1010 %
#2859090
b101 &
b101 %
#2859094
b10000 &
b10000 %
#2859098
b1000 &
b1000 %
#2859102
b100 &
b100 %
#2859106
b10 &
b10 %
#2859110
b1 &
1#
b1 %
#2859114
b0 &
b0 %
0#
0$
#4500012
