{
  "DESIGN_NAME": "not_gate",
  "VERILOG_FILES": ["dir::not.v"],
  "CLOCK_PERIOD": 25.0,
  "CLOCK_PORT": "clk",
  "SYNTH_STRATEGY": "DELAY 4",
  "FP_IO_MIN_DISTANCE": 1,
  "FP_CORE_UTIL": 70,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 50 50",
  "PLACE_DENSITY": 0.65,
  "PL_TARGET_DENSITY": 0.8
}
