Classic Timing Analyzer report for myclock
Sat Nov 27 14:40:15 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.452 ns                                       ; M1[1]        ; TIMEOUT~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.367 ns                                       ; TIMEOUT~reg0 ; TIMEOUT      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.832 ns                                      ; S0[3]        ; TIMEOUT~reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; TIMEOUT~reg0 ; TIMEOUT~reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; TIMEOUT~reg0 ; TIMEOUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.828 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+-------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To           ; To Clock ;
+-------+--------------+------------+-------+--------------+----------+
; N/A   ; None         ; 7.452 ns   ; M1[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 7.340 ns   ; S0[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 6.924 ns   ; M1[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 6.785 ns   ; M1[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 6.503 ns   ; S0[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 6.144 ns   ; M1[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 6.121 ns   ; M0[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.911 ns   ; S0[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.898 ns   ; M0[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.729 ns   ; S1[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.704 ns   ; M0[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.318 ns   ; S1[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.296 ns   ; CLK1  ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.201 ns   ; S1[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 5.132 ns   ; M0[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 4.985 ns   ; S1[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A   ; None         ; 4.884 ns   ; S0[3] ; TIMEOUT~reg0 ; CLK      ;
+-------+--------------+------------+-------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 9.367 ns   ; TIMEOUT~reg0 ; TIMEOUT ; CLK        ;
+-------+--------------+------------+--------------+---------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+-------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To           ; To Clock ;
+---------------+-------------+-----------+-------+--------------+----------+
; N/A           ; None        ; -4.832 ns ; S0[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -4.933 ns ; S1[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.080 ns ; M0[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.149 ns ; S1[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.244 ns ; CLK1  ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.266 ns ; S1[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.652 ns ; M0[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.677 ns ; S1[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.846 ns ; M0[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -5.859 ns ; S0[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -6.069 ns ; M0[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -6.092 ns ; M1[3] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -6.451 ns ; S0[1] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -6.733 ns ; M1[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -6.872 ns ; M1[2] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -7.288 ns ; S0[0] ; TIMEOUT~reg0 ; CLK      ;
; N/A           ; None        ; -7.400 ns ; M1[1] ; TIMEOUT~reg0 ; CLK      ;
+---------------+-------------+-----------+-------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 27 14:40:15 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myclock -c myclock --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "TIMEOUT~reg0" and destination register "TIMEOUT~reg0"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
            Info: 2: + IC(0.519 ns) + CELL(0.309 ns) = 0.828 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
            Info: Total cell delay = 0.309 ns ( 37.32 % )
            Info: Total interconnect delay = 0.519 ns ( 62.68 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.959 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.779 ns) + CELL(0.711 ns) = 3.959 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
                Info: Total cell delay = 2.180 ns ( 55.06 % )
                Info: Total interconnect delay = 1.779 ns ( 44.94 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.959 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.779 ns) + CELL(0.711 ns) = 3.959 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
                Info: Total cell delay = 2.180 ns ( 55.06 % )
                Info: Total interconnect delay = 1.779 ns ( 44.94 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "TIMEOUT~reg0" (data pin = "M1[1]", clock pin = "CLK") is 7.452 ns
    Info: + Longest pin to register delay is 11.374 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'M1[1]'
        Info: 2: + IC(7.374 ns) + CELL(0.590 ns) = 9.433 ns; Loc. = LC_X3_Y16_N6; Fanout = 1; COMB Node = 'process_0~3'
        Info: 3: + IC(0.429 ns) + CELL(0.590 ns) = 10.452 ns; Loc. = LC_X3_Y16_N9; Fanout = 1; COMB Node = 'process_0~7'
        Info: 4: + IC(0.444 ns) + CELL(0.478 ns) = 11.374 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: Total cell delay = 3.127 ns ( 27.49 % )
        Info: Total interconnect delay = 8.247 ns ( 72.51 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.959 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.779 ns) + CELL(0.711 ns) = 3.959 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: Total cell delay = 2.180 ns ( 55.06 % )
        Info: Total interconnect delay = 1.779 ns ( 44.94 % )
Info: tco from clock "CLK" to destination pin "TIMEOUT" through register "TIMEOUT~reg0" is 9.367 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.959 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.779 ns) + CELL(0.711 ns) = 3.959 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: Total cell delay = 2.180 ns ( 55.06 % )
        Info: Total interconnect delay = 1.779 ns ( 44.94 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: 2: + IC(3.076 ns) + CELL(2.108 ns) = 5.184 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'TIMEOUT'
        Info: Total cell delay = 2.108 ns ( 40.66 % )
        Info: Total interconnect delay = 3.076 ns ( 59.34 % )
Info: th for register "TIMEOUT~reg0" (data pin = "S0[3]", clock pin = "CLK") is -4.832 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.959 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.779 ns) + CELL(0.711 ns) = 3.959 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: Total cell delay = 2.180 ns ( 55.06 % )
        Info: Total interconnect delay = 1.779 ns ( 44.94 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.806 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 1; PIN Node = 'S0[3]'
        Info: 2: + IC(5.432 ns) + CELL(0.442 ns) = 7.349 ns; Loc. = LC_X3_Y16_N5; Fanout = 1; COMB Node = 'process_0~6'
        Info: 3: + IC(0.421 ns) + CELL(0.114 ns) = 7.884 ns; Loc. = LC_X3_Y16_N9; Fanout = 1; COMB Node = 'process_0~7'
        Info: 4: + IC(0.444 ns) + CELL(0.478 ns) = 8.806 ns; Loc. = LC_X3_Y16_N0; Fanout = 2; REG Node = 'TIMEOUT~reg0'
        Info: Total cell delay = 2.509 ns ( 28.49 % )
        Info: Total interconnect delay = 6.297 ns ( 71.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sat Nov 27 14:40:15 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


