// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_mul_fiat_25519_carry_mul,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=73,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4750,HLS_SYN_LUT=12719,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_mul (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
wire   [63:0] arg2;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state27;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state34;
wire   [31:0] grp_fu_499_p2;
reg   [31:0] reg_552;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [31:0] grp_fu_504_p2;
reg   [31:0] reg_556;
wire   [31:0] grp_fu_509_p2;
reg   [31:0] reg_560;
wire   [31:0] grp_fu_514_p2;
reg   [31:0] reg_564;
reg   [61:0] trunc_ln24_1_reg_1737;
reg   [61:0] trunc_ln31_1_reg_1743;
reg   [61:0] trunc_ln87_1_reg_1749;
wire   [63:0] zext_ln49_fu_672_p1;
reg   [63:0] zext_ln49_reg_1807;
wire   [63:0] zext_ln49_5_fu_677_p1;
reg   [63:0] zext_ln49_5_reg_1819;
wire   [63:0] zext_ln49_9_fu_700_p1;
reg   [63:0] zext_ln49_9_reg_1826;
wire   [63:0] grp_fu_351_p2;
reg   [63:0] arr_reg_1832;
wire   [63:0] zext_ln49_10_fu_707_p1;
reg   [63:0] zext_ln49_10_reg_1837;
wire   [63:0] zext_ln49_11_fu_714_p1;
reg   [63:0] zext_ln49_11_reg_1846;
wire   [63:0] zext_ln49_12_fu_719_p1;
reg   [63:0] zext_ln49_12_reg_1853;
wire   [31:0] mul_ln49_24_fu_522_p2;
reg   [31:0] mul_ln49_24_reg_1860;
wire   [31:0] mul_ln49_30_fu_527_p2;
reg   [31:0] mul_ln49_30_reg_1865;
wire   [63:0] add_ln49_18_fu_724_p2;
reg   [63:0] add_ln49_18_reg_1870;
wire   [31:0] mul_ln49_38_fu_532_p2;
reg   [31:0] mul_ln49_38_reg_1875;
wire   [31:0] mul_ln49_40_fu_537_p2;
reg   [31:0] mul_ln49_40_reg_1880;
wire   [63:0] add_ln49_25_fu_730_p2;
reg   [63:0] add_ln49_25_reg_1885;
wire   [31:0] mul_ln49_48_fu_542_p2;
reg   [31:0] mul_ln49_48_reg_1890;
wire   [63:0] add_ln49_33_fu_742_p2;
reg   [63:0] add_ln49_33_reg_1895;
wire   [63:0] arr_1_fu_815_p2;
reg   [63:0] arr_1_reg_1918;
wire    ap_CS_fsm_state24;
wire   [63:0] arr_2_fu_828_p2;
reg   [63:0] arr_2_reg_1923;
wire   [63:0] arr_3_fu_864_p2;
reg   [63:0] arr_3_reg_1928;
wire   [63:0] arr_4_fu_896_p2;
reg   [63:0] arr_4_reg_1933;
wire   [63:0] arr_5_fu_940_p2;
reg   [63:0] arr_5_reg_1938;
wire   [63:0] arr_6_fu_975_p2;
reg   [63:0] arr_6_reg_1943;
wire   [63:0] arr_7_fu_1020_p2;
reg   [63:0] arr_7_reg_1948;
wire   [63:0] arr_8_fu_1060_p2;
reg   [63:0] arr_8_reg_1953;
wire   [25:0] trunc_ln74_fu_1079_p1;
reg   [25:0] trunc_ln74_reg_1958;
wire    ap_CS_fsm_state26;
reg   [38:0] lshr_ln74_3_reg_1964;
reg   [25:0] trunc_ln74_9_reg_1969;
wire   [24:0] add_ln75_1_fu_1205_p2;
reg   [24:0] add_ln75_1_reg_1974;
wire   [25:0] add_ln76_1_fu_1211_p2;
reg   [25:0] add_ln76_1_reg_1980;
wire   [24:0] out1_w_3_fu_1217_p2;
reg   [24:0] out1_w_3_reg_1985;
reg   [38:0] trunc_ln74_18_reg_1990;
wire   [25:0] out1_w_4_fu_1434_p2;
reg   [25:0] out1_w_4_reg_1995;
wire   [24:0] out1_w_5_fu_1439_p2;
reg   [24:0] out1_w_5_reg_2000;
wire   [25:0] out1_w_6_fu_1445_p2;
reg   [25:0] out1_w_6_reg_2005;
wire   [24:0] out1_w_7_fu_1451_p2;
reg   [24:0] out1_w_7_reg_2010;
wire   [25:0] out1_w_8_fu_1457_p2;
reg   [25:0] out1_w_8_reg_2015;
wire   [24:0] out1_w_9_fu_1463_p2;
reg   [24:0] out1_w_9_reg_2020;
wire   [25:0] out1_w_fu_1487_p2;
reg   [25:0] out1_w_reg_2030;
wire    ap_CS_fsm_state28;
wire   [24:0] out1_w_1_fu_1520_p2;
reg   [24:0] out1_w_1_reg_2035;
wire   [26:0] out1_w_2_fu_1550_p2;
reg   [26:0] out1_w_2_reg_2040;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_ready;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg;
wire    ap_CS_fsm_state25;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg;
wire    ap_CS_fsm_state29;
wire  signed [63:0] sext_ln24_fu_598_p1;
wire  signed [63:0] sext_ln31_fu_608_p1;
wire  signed [63:0] sext_ln87_fu_1469_p1;
reg   [31:0] grp_fu_351_p0;
reg   [31:0] grp_fu_351_p1;
reg   [31:0] grp_fu_355_p0;
reg   [31:0] grp_fu_355_p1;
wire   [63:0] zext_ln49_1_fu_773_p1;
reg   [31:0] grp_fu_359_p0;
reg   [31:0] grp_fu_359_p1;
wire   [63:0] zext_ln49_6_fu_682_p1;
reg   [31:0] grp_fu_363_p0;
reg   [31:0] grp_fu_363_p1;
reg   [31:0] grp_fu_367_p0;
reg   [31:0] grp_fu_367_p1;
wire   [63:0] zext_ln49_7_fu_689_p1;
wire   [63:0] zext_ln49_2_fu_785_p1;
reg   [31:0] grp_fu_371_p0;
wire   [63:0] zext_ln49_13_fu_835_p1;
reg   [31:0] grp_fu_371_p1;
reg   [31:0] grp_fu_375_p0;
wire   [63:0] zext_ln49_14_fu_845_p1;
reg   [31:0] grp_fu_375_p1;
reg   [31:0] grp_fu_379_p0;
reg   [31:0] grp_fu_379_p1;
wire   [63:0] zext_ln49_8_fu_695_p1;
wire   [31:0] mul_ln49_15_fu_383_p0;
wire   [31:0] mul_ln49_15_fu_383_p1;
wire   [63:0] zext_ln49_3_fu_796_p1;
wire   [31:0] mul_ln49_17_fu_387_p0;
wire   [63:0] zext_ln49_15_fu_871_p1;
wire   [31:0] mul_ln49_17_fu_387_p1;
wire   [31:0] mul_ln49_18_fu_391_p0;
wire   [31:0] mul_ln49_18_fu_391_p1;
wire   [31:0] mul_ln49_19_fu_395_p0;
wire   [31:0] mul_ln49_19_fu_395_p1;
wire   [31:0] mul_ln49_20_fu_399_p0;
wire   [31:0] mul_ln49_20_fu_399_p1;
wire   [31:0] mul_ln49_21_fu_403_p0;
wire   [31:0] mul_ln49_21_fu_403_p1;
wire   [63:0] zext_ln49_4_fu_806_p1;
wire   [31:0] mul_ln49_23_fu_407_p0;
wire   [63:0] zext_ln49_16_fu_903_p1;
wire   [31:0] mul_ln49_23_fu_407_p1;
wire   [31:0] mul_ln49_25_fu_411_p0;
wire   [63:0] zext_ln49_17_fu_911_p1;
wire   [31:0] mul_ln49_25_fu_411_p1;
wire   [31:0] mul_ln49_26_fu_415_p0;
wire   [31:0] mul_ln49_26_fu_415_p1;
wire   [31:0] mul_ln49_27_fu_419_p0;
wire   [31:0] mul_ln49_27_fu_419_p1;
wire   [31:0] mul_ln49_28_fu_423_p0;
wire   [31:0] mul_ln49_28_fu_423_p1;
wire   [31:0] mul_ln49_29_fu_427_p0;
wire   [31:0] mul_ln49_29_fu_427_p1;
wire   [31:0] mul_ln49_31_fu_431_p0;
wire   [63:0] zext_ln49_18_fu_947_p1;
wire   [31:0] mul_ln49_31_fu_431_p1;
wire   [31:0] mul_ln49_32_fu_435_p0;
wire   [31:0] mul_ln49_32_fu_435_p1;
wire   [31:0] mul_ln49_33_fu_439_p0;
wire   [31:0] mul_ln49_33_fu_439_p1;
wire   [31:0] mul_ln49_34_fu_443_p0;
wire   [31:0] mul_ln49_34_fu_443_p1;
wire   [31:0] mul_ln49_35_fu_447_p0;
wire   [31:0] mul_ln49_35_fu_447_p1;
wire   [31:0] mul_ln49_39_fu_451_p0;
wire   [63:0] zext_ln49_19_fu_982_p1;
wire   [31:0] mul_ln49_39_fu_451_p1;
wire   [31:0] mul_ln49_41_fu_455_p0;
wire   [31:0] mul_ln49_41_fu_455_p1;
wire   [31:0] mul_ln49_42_fu_459_p0;
wire   [31:0] mul_ln49_42_fu_459_p1;
wire   [31:0] mul_ln49_43_fu_463_p0;
wire   [31:0] mul_ln49_43_fu_463_p1;
wire   [31:0] mul_ln49_44_fu_467_p0;
wire   [31:0] mul_ln49_44_fu_467_p1;
wire   [31:0] mul_ln49_45_fu_471_p0;
wire   [31:0] mul_ln49_45_fu_471_p1;
wire   [31:0] mul_ln49_49_fu_475_p0;
wire   [31:0] mul_ln49_49_fu_475_p1;
wire   [31:0] mul_ln49_50_fu_479_p0;
wire   [31:0] mul_ln49_50_fu_479_p1;
wire   [31:0] mul_ln49_51_fu_483_p0;
wire   [31:0] mul_ln49_51_fu_483_p1;
wire   [31:0] mul_ln49_52_fu_487_p0;
wire   [31:0] mul_ln49_52_fu_487_p1;
wire   [31:0] mul_ln49_53_fu_491_p0;
wire   [31:0] mul_ln49_53_fu_491_p1;
wire   [31:0] mul_ln49_54_fu_495_p0;
wire   [31:0] mul_ln49_54_fu_495_p1;
reg  signed [31:0] grp_fu_499_p0;
reg   [6:0] grp_fu_499_p1;
reg  signed [31:0] grp_fu_504_p0;
wire   [5:0] grp_fu_504_p1;
reg  signed [31:0] grp_fu_509_p0;
reg   [6:0] grp_fu_509_p1;
reg  signed [31:0] grp_fu_514_p0;
reg   [6:0] grp_fu_514_p1;
wire   [5:0] mul_ln49_24_fu_522_p1;
wire   [6:0] mul_ln49_30_fu_527_p1;
wire   [5:0] mul_ln49_38_fu_532_p1;
wire   [5:0] mul_ln49_40_fu_537_p1;
wire   [6:0] mul_ln49_48_fu_542_p1;
wire   [38:0] mul_ln74_fu_547_p0;
wire   [5:0] mul_ln74_fu_547_p1;
wire   [63:0] grp_fu_355_p2;
wire   [63:0] grp_fu_359_p2;
wire   [63:0] grp_fu_363_p2;
wire   [63:0] grp_fu_367_p2;
wire   [63:0] grp_fu_375_p2;
wire   [63:0] grp_fu_379_p2;
wire   [63:0] add_ln49_32_fu_736_p2;
wire   [63:0] grp_fu_371_p2;
wire   [63:0] add_ln49_1_fu_822_p2;
wire   [63:0] mul_ln49_15_fu_383_p2;
wire   [63:0] add_ln49_4_fu_858_p2;
wire   [63:0] add_ln49_3_fu_852_p2;
wire   [63:0] mul_ln49_18_fu_391_p2;
wire   [63:0] mul_ln49_17_fu_387_p2;
wire   [63:0] mul_ln49_20_fu_399_p2;
wire   [63:0] mul_ln49_21_fu_403_p2;
wire   [63:0] add_ln49_7_fu_884_p2;
wire   [63:0] mul_ln49_19_fu_395_p2;
wire   [63:0] add_ln49_8_fu_890_p2;
wire   [63:0] add_ln49_6_fu_878_p2;
wire   [63:0] mul_ln49_23_fu_407_p2;
wire   [63:0] mul_ln49_26_fu_415_p2;
wire   [63:0] add_ln49_10_fu_916_p2;
wire   [63:0] mul_ln49_25_fu_411_p2;
wire   [63:0] mul_ln49_28_fu_423_p2;
wire   [63:0] mul_ln49_29_fu_427_p2;
wire   [63:0] add_ln49_12_fu_928_p2;
wire   [63:0] mul_ln49_27_fu_419_p2;
wire   [63:0] add_ln49_13_fu_934_p2;
wire   [63:0] add_ln49_11_fu_922_p2;
wire   [63:0] mul_ln49_31_fu_431_p2;
wire   [63:0] mul_ln49_33_fu_439_p2;
wire   [63:0] add_ln49_15_fu_952_p2;
wire   [63:0] mul_ln49_32_fu_435_p2;
wire   [63:0] mul_ln49_34_fu_443_p2;
wire   [63:0] mul_ln49_35_fu_447_p2;
wire   [63:0] add_ln49_17_fu_964_p2;
wire   [63:0] add_ln49_19_fu_970_p2;
wire   [63:0] add_ln49_16_fu_958_p2;
wire   [63:0] mul_ln49_41_fu_455_p2;
wire   [63:0] mul_ln49_39_fu_451_p2;
wire   [63:0] mul_ln49_42_fu_459_p2;
wire   [63:0] mul_ln49_43_fu_463_p2;
wire   [63:0] add_ln49_22_fu_997_p2;
wire   [63:0] add_ln49_21_fu_991_p2;
wire   [63:0] mul_ln49_44_fu_467_p2;
wire   [63:0] mul_ln49_45_fu_471_p2;
wire   [63:0] add_ln49_24_fu_1009_p2;
wire   [63:0] add_ln49_26_fu_1015_p2;
wire   [63:0] add_ln49_23_fu_1003_p2;
wire   [63:0] mul_ln49_50_fu_479_p2;
wire   [63:0] mul_ln49_49_fu_475_p2;
wire   [63:0] mul_ln49_51_fu_483_p2;
wire   [63:0] mul_ln49_52_fu_487_p2;
wire   [63:0] add_ln49_29_fu_1037_p2;
wire   [63:0] add_ln49_28_fu_1031_p2;
wire   [63:0] mul_ln49_53_fu_491_p2;
wire   [63:0] mul_ln49_54_fu_495_p2;
wire   [63:0] add_ln49_31_fu_1049_p2;
wire   [63:0] add_ln49_34_fu_1055_p2;
wire   [63:0] add_ln49_30_fu_1043_p2;
wire   [37:0] lshr_ln_fu_1083_p4;
wire   [63:0] zext_ln74_1_fu_1093_p1;
wire   [63:0] add_ln74_fu_1111_p2;
wire   [38:0] lshr_ln74_1_fu_1117_p4;
wire   [63:0] zext_ln74_2_fu_1127_p1;
wire   [63:0] add_ln74_1_fu_1145_p2;
wire   [37:0] lshr_ln74_2_fu_1151_p4;
wire   [63:0] zext_ln74_3_fu_1161_p1;
wire   [63:0] add_ln74_2_fu_1179_p2;
wire   [24:0] trunc_ln74_3_fu_1101_p4;
wire   [24:0] trunc_ln74_1_fu_1097_p1;
wire   [25:0] trunc_ln74_5_fu_1135_p4;
wire   [25:0] trunc_ln74_2_fu_1131_p1;
wire   [24:0] trunc_ln74_7_fu_1169_p4;
wire   [24:0] trunc_ln74_4_fu_1165_p1;
wire   [63:0] zext_ln74_4_fu_1241_p1;
wire   [63:0] add_ln74_3_fu_1248_p2;
wire   [37:0] lshr_ln74_4_fu_1254_p4;
wire   [63:0] zext_ln74_5_fu_1264_p1;
wire   [63:0] add_ln74_4_fu_1282_p2;
wire   [38:0] lshr_ln74_5_fu_1288_p4;
wire   [63:0] zext_ln74_6_fu_1298_p1;
wire   [63:0] add_ln74_5_fu_1316_p2;
wire   [37:0] lshr_ln74_6_fu_1322_p4;
wire   [63:0] zext_ln74_7_fu_1332_p1;
wire   [63:0] add_ln74_6_fu_1350_p2;
wire   [38:0] lshr_ln74_7_fu_1356_p4;
wire   [63:0] zext_ln74_8_fu_1366_p1;
wire   [63:0] add_ln74_7_fu_1384_p2;
wire   [37:0] lshr_ln74_8_fu_1390_p4;
wire   [63:0] zext_ln74_9_fu_1400_p1;
wire   [63:0] add_ln74_8_fu_1418_p2;
wire   [25:0] trunc_ln74_6_fu_1244_p1;
wire   [24:0] trunc_ln74_s_fu_1272_p4;
wire   [24:0] trunc_ln74_8_fu_1268_p1;
wire   [25:0] trunc_ln74_11_fu_1306_p4;
wire   [25:0] trunc_ln74_10_fu_1302_p1;
wire   [24:0] trunc_ln74_13_fu_1340_p4;
wire   [24:0] trunc_ln74_12_fu_1336_p1;
wire   [25:0] trunc_ln74_15_fu_1374_p4;
wire   [25:0] trunc_ln74_14_fu_1370_p1;
wire   [24:0] trunc_ln74_17_fu_1408_p4;
wire   [24:0] trunc_ln74_16_fu_1404_p1;
wire   [43:0] mul_ln74_fu_547_p2;
wire   [25:0] trunc_ln74_19_fu_1483_p1;
wire   [43:0] zext_ln75_fu_1493_p1;
wire   [43:0] add_ln75_fu_1496_p2;
wire   [17:0] tmp_s_fu_1502_p4;
wire   [24:0] zext_ln75_2_fu_1516_p1;
wire   [25:0] zext_ln75_1_fu_1512_p1;
wire   [25:0] zext_ln76_fu_1526_p1;
wire   [25:0] add_ln76_fu_1529_p2;
wire   [0:0] tmp_fu_1535_p3;
wire   [26:0] zext_ln76_2_fu_1547_p1;
wire   [26:0] zext_ln76_1_fu_1543_p1;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire   [63:0] mul_ln49_41_fu_455_p00;
wire   [63:0] mul_ln49_49_fu_475_p00;
wire   [43:0] mul_ln74_fu_547_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg = 1'b0;
end

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln24(trunc_ln24_1_reg_1737),
    .arg1_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln31(trunc_ln31_1_reg_1743),
    .arg2_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out),
    .arg2_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out_ap_vld),
    .arg2_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out),
    .arg2_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out_ap_vld),
    .arg2_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out),
    .arg2_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out_ap_vld),
    .arg2_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out),
    .arg2_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out_ap_vld),
    .arg2_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out),
    .arg2_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out_ap_vld),
    .arg2_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out),
    .arg2_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out_ap_vld),
    .arg2_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out),
    .arg2_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out_ap_vld),
    .arg2_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out),
    .arg2_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out_ap_vld),
    .arg2_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out),
    .arg2_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out_ap_vld),
    .arg2_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out),
    .arg2_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_ready),
    .arr(arr_reg_1832),
    .arr_1(arr_1_reg_1918),
    .arr_2(arr_2_reg_1923),
    .arr_3(arr_3_reg_1928),
    .arr_4(arr_4_reg_1933),
    .arr_5(arr_5_reg_1938),
    .arr_6(arr_6_reg_1943),
    .arr_7(arr_7_reg_1948),
    .arr_8(arr_8_reg_1953),
    .arg1_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out),
    .arg1_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out),
    .arg2_r_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out),
    .arg2_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out),
    .arg2_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out),
    .arg2_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out),
    .arg2_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out),
    .arg2_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out),
    .arg2_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out),
    .arg2_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out),
    .arg2_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out),
    .arg1_r_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_out),
    .zext_ln68_8(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_out),
    .arg2_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out),
    .add120_9280_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out),
    .add120_9280_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out_ap_vld),
    .add120_8279_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out),
    .add120_8279_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out_ap_vld),
    .add120_7278_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out),
    .add120_7278_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out_ap_vld),
    .add120_6277_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out),
    .add120_6277_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out_ap_vld),
    .add120_5276_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out),
    .add120_5276_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out_ap_vld),
    .add120_474275_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out),
    .add120_474275_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out_ap_vld),
    .add120_358274_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out),
    .add120_358274_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out_ap_vld),
    .add120_242273_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out),
    .add120_242273_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out_ap_vld),
    .add120_126272_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out),
    .add120_126272_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out_ap_vld),
    .add120271_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out),
    .add120271_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln87(trunc_ln87_1_reg_1749),
    .zext_ln75(out1_w_reg_2030),
    .zext_ln76(out1_w_1_reg_2035),
    .out1_w_2(out1_w_2_reg_2040),
    .zext_ln78(out1_w_3_reg_1985),
    .zext_ln79(out1_w_4_reg_1995),
    .zext_ln80(out1_w_5_reg_2000),
    .zext_ln81(out1_w_6_reg_2005),
    .zext_ln82(out1_w_7_reg_2010),
    .zext_ln83(out1_w_8_reg_2015),
    .zext_ln14(out1_w_9_reg_2020)
);

fiat_25519_carry_mul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .arg2(arg2),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_mul_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U143(
    .din0(grp_fu_351_p0),
    .din1(grp_fu_351_p1),
    .dout(grp_fu_351_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U144(
    .din0(grp_fu_355_p0),
    .din1(grp_fu_355_p1),
    .dout(grp_fu_355_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U145(
    .din0(grp_fu_359_p0),
    .din1(grp_fu_359_p1),
    .dout(grp_fu_359_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U146(
    .din0(grp_fu_363_p0),
    .din1(grp_fu_363_p1),
    .dout(grp_fu_363_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U147(
    .din0(grp_fu_367_p0),
    .din1(grp_fu_367_p1),
    .dout(grp_fu_367_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U148(
    .din0(grp_fu_371_p0),
    .din1(grp_fu_371_p1),
    .dout(grp_fu_371_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U149(
    .din0(grp_fu_375_p0),
    .din1(grp_fu_375_p1),
    .dout(grp_fu_375_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U150(
    .din0(grp_fu_379_p0),
    .din1(grp_fu_379_p1),
    .dout(grp_fu_379_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U151(
    .din0(mul_ln49_15_fu_383_p0),
    .din1(mul_ln49_15_fu_383_p1),
    .dout(mul_ln49_15_fu_383_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U152(
    .din0(mul_ln49_17_fu_387_p0),
    .din1(mul_ln49_17_fu_387_p1),
    .dout(mul_ln49_17_fu_387_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U153(
    .din0(mul_ln49_18_fu_391_p0),
    .din1(mul_ln49_18_fu_391_p1),
    .dout(mul_ln49_18_fu_391_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U154(
    .din0(mul_ln49_19_fu_395_p0),
    .din1(mul_ln49_19_fu_395_p1),
    .dout(mul_ln49_19_fu_395_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U155(
    .din0(mul_ln49_20_fu_399_p0),
    .din1(mul_ln49_20_fu_399_p1),
    .dout(mul_ln49_20_fu_399_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U156(
    .din0(mul_ln49_21_fu_403_p0),
    .din1(mul_ln49_21_fu_403_p1),
    .dout(mul_ln49_21_fu_403_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U157(
    .din0(mul_ln49_23_fu_407_p0),
    .din1(mul_ln49_23_fu_407_p1),
    .dout(mul_ln49_23_fu_407_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U158(
    .din0(mul_ln49_25_fu_411_p0),
    .din1(mul_ln49_25_fu_411_p1),
    .dout(mul_ln49_25_fu_411_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U159(
    .din0(mul_ln49_26_fu_415_p0),
    .din1(mul_ln49_26_fu_415_p1),
    .dout(mul_ln49_26_fu_415_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U160(
    .din0(mul_ln49_27_fu_419_p0),
    .din1(mul_ln49_27_fu_419_p1),
    .dout(mul_ln49_27_fu_419_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U161(
    .din0(mul_ln49_28_fu_423_p0),
    .din1(mul_ln49_28_fu_423_p1),
    .dout(mul_ln49_28_fu_423_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U162(
    .din0(mul_ln49_29_fu_427_p0),
    .din1(mul_ln49_29_fu_427_p1),
    .dout(mul_ln49_29_fu_427_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U163(
    .din0(mul_ln49_31_fu_431_p0),
    .din1(mul_ln49_31_fu_431_p1),
    .dout(mul_ln49_31_fu_431_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U164(
    .din0(mul_ln49_32_fu_435_p0),
    .din1(mul_ln49_32_fu_435_p1),
    .dout(mul_ln49_32_fu_435_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U165(
    .din0(mul_ln49_33_fu_439_p0),
    .din1(mul_ln49_33_fu_439_p1),
    .dout(mul_ln49_33_fu_439_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U166(
    .din0(mul_ln49_34_fu_443_p0),
    .din1(mul_ln49_34_fu_443_p1),
    .dout(mul_ln49_34_fu_443_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U167(
    .din0(mul_ln49_35_fu_447_p0),
    .din1(mul_ln49_35_fu_447_p1),
    .dout(mul_ln49_35_fu_447_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U168(
    .din0(mul_ln49_39_fu_451_p0),
    .din1(mul_ln49_39_fu_451_p1),
    .dout(mul_ln49_39_fu_451_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U169(
    .din0(mul_ln49_41_fu_455_p0),
    .din1(mul_ln49_41_fu_455_p1),
    .dout(mul_ln49_41_fu_455_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U170(
    .din0(mul_ln49_42_fu_459_p0),
    .din1(mul_ln49_42_fu_459_p1),
    .dout(mul_ln49_42_fu_459_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U171(
    .din0(mul_ln49_43_fu_463_p0),
    .din1(mul_ln49_43_fu_463_p1),
    .dout(mul_ln49_43_fu_463_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U172(
    .din0(mul_ln49_44_fu_467_p0),
    .din1(mul_ln49_44_fu_467_p1),
    .dout(mul_ln49_44_fu_467_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U173(
    .din0(mul_ln49_45_fu_471_p0),
    .din1(mul_ln49_45_fu_471_p1),
    .dout(mul_ln49_45_fu_471_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U174(
    .din0(mul_ln49_49_fu_475_p0),
    .din1(mul_ln49_49_fu_475_p1),
    .dout(mul_ln49_49_fu_475_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U175(
    .din0(mul_ln49_50_fu_479_p0),
    .din1(mul_ln49_50_fu_479_p1),
    .dout(mul_ln49_50_fu_479_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U176(
    .din0(mul_ln49_51_fu_483_p0),
    .din1(mul_ln49_51_fu_483_p1),
    .dout(mul_ln49_51_fu_483_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U177(
    .din0(mul_ln49_52_fu_487_p0),
    .din1(mul_ln49_52_fu_487_p1),
    .dout(mul_ln49_52_fu_487_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U178(
    .din0(mul_ln49_53_fu_491_p0),
    .din1(mul_ln49_53_fu_491_p1),
    .dout(mul_ln49_53_fu_491_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U179(
    .din0(mul_ln49_54_fu_495_p0),
    .din1(mul_ln49_54_fu_495_p1),
    .dout(mul_ln49_54_fu_495_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U180(
    .din0(grp_fu_499_p0),
    .din1(grp_fu_499_p1),
    .dout(grp_fu_499_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U181(
    .din0(grp_fu_504_p0),
    .din1(grp_fu_504_p1),
    .dout(grp_fu_504_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U182(
    .din0(grp_fu_509_p0),
    .din1(grp_fu_509_p1),
    .dout(grp_fu_509_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U183(
    .din0(grp_fu_514_p0),
    .din1(grp_fu_514_p1),
    .dout(grp_fu_514_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U184(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out),
    .din1(mul_ln49_24_fu_522_p1),
    .dout(mul_ln49_24_fu_522_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U185(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out),
    .din1(mul_ln49_30_fu_527_p1),
    .dout(mul_ln49_30_fu_527_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U186(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_2_out),
    .din1(mul_ln49_38_fu_532_p1),
    .dout(mul_ln49_38_fu_532_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U187(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_3_out),
    .din1(mul_ln49_40_fu_537_p1),
    .dout(mul_ln49_40_fu_537_p2)
);

fiat_25519_carry_mul_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U188(
    .din0(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_1_out),
    .din1(mul_ln49_48_fu_542_p1),
    .dout(mul_ln49_48_fu_542_p2)
);

fiat_25519_carry_mul_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U189(
    .din0(mul_ln74_fu_547_p0),
    .din1(mul_ln74_fu_547_p1),
    .dout(mul_ln74_fu_547_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln49_18_reg_1870 <= add_ln49_18_fu_724_p2;
        add_ln49_25_reg_1885 <= add_ln49_25_fu_730_p2;
        add_ln49_33_reg_1895 <= add_ln49_33_fu_742_p2;
        arr_reg_1832 <= grp_fu_351_p2;
        mul_ln49_24_reg_1860 <= mul_ln49_24_fu_522_p2;
        mul_ln49_30_reg_1865 <= mul_ln49_30_fu_527_p2;
        mul_ln49_38_reg_1875 <= mul_ln49_38_fu_532_p2;
        mul_ln49_40_reg_1880 <= mul_ln49_40_fu_537_p2;
        mul_ln49_48_reg_1890 <= mul_ln49_48_fu_542_p2;
        zext_ln49_10_reg_1837[31 : 0] <= zext_ln49_10_fu_707_p1[31 : 0];
        zext_ln49_11_reg_1846[31 : 0] <= zext_ln49_11_fu_714_p1[31 : 0];
        zext_ln49_12_reg_1853[31 : 0] <= zext_ln49_12_fu_719_p1[31 : 0];
        zext_ln49_5_reg_1819[31 : 0] <= zext_ln49_5_fu_677_p1[31 : 0];
        zext_ln49_9_reg_1826[31 : 0] <= zext_ln49_9_fu_700_p1[31 : 0];
        zext_ln49_reg_1807[31 : 0] <= zext_ln49_fu_672_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln75_1_reg_1974 <= add_ln75_1_fu_1205_p2;
        add_ln76_1_reg_1980 <= add_ln76_1_fu_1211_p2;
        lshr_ln74_3_reg_1964 <= {{add_ln74_2_fu_1179_p2[63:25]}};
        out1_w_3_reg_1985 <= out1_w_3_fu_1217_p2;
        trunc_ln74_9_reg_1969 <= {{add_ln74_2_fu_1179_p2[50:25]}};
        trunc_ln74_reg_1958 <= trunc_ln74_fu_1079_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_reg_1918 <= arr_1_fu_815_p2;
        arr_2_reg_1923 <= arr_2_fu_828_p2;
        arr_3_reg_1928 <= arr_3_fu_864_p2;
        arr_4_reg_1933 <= arr_4_fu_896_p2;
        arr_5_reg_1938 <= arr_5_fu_940_p2;
        arr_6_reg_1943 <= arr_6_fu_975_p2;
        arr_7_reg_1948 <= arr_7_fu_1020_p2;
        arr_8_reg_1953 <= arr_8_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_1_reg_2035 <= out1_w_1_fu_1520_p2;
        out1_w_2_reg_2040 <= out1_w_2_fu_1550_p2;
        out1_w_reg_2030 <= out1_w_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_4_reg_1995 <= out1_w_4_fu_1434_p2;
        out1_w_5_reg_2000 <= out1_w_5_fu_1439_p2;
        out1_w_6_reg_2005 <= out1_w_6_fu_1445_p2;
        out1_w_7_reg_2010 <= out1_w_7_fu_1451_p2;
        out1_w_8_reg_2015 <= out1_w_8_fu_1457_p2;
        out1_w_9_reg_2020 <= out1_w_9_fu_1463_p2;
        trunc_ln74_18_reg_1990 <= {{add_ln74_8_fu_1418_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_552 <= grp_fu_499_p2;
        reg_556 <= grp_fu_504_p2;
        reg_560 <= grp_fu_509_p2;
        reg_564 <= grp_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln24_1_reg_1737 <= {{arg1[63:2]}};
        trunc_ln31_1_reg_1743 <= {{arg2[63:2]}};
        trunc_ln87_1_reg_1749 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_351_p0 = zext_ln49_10_reg_1837;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_351_p0 = zext_ln49_9_fu_700_p1;
    end else begin
        grp_fu_351_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_351_p1 = zext_ln49_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_351_p1 = zext_ln49_fu_672_p1;
    end else begin
        grp_fu_351_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_355_p0 = zext_ln49_11_reg_1846;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_355_p0 = zext_ln49_10_fu_707_p1;
    end else begin
        grp_fu_355_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_355_p1 = zext_ln49_1_fu_773_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_355_p1 = zext_ln49_5_fu_677_p1;
    end else begin
        grp_fu_355_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_359_p0 = zext_ln49_12_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_359_p0 = zext_ln49_9_fu_700_p1;
    end else begin
        grp_fu_359_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_359_p1 = zext_ln49_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_359_p1 = zext_ln49_6_fu_682_p1;
    end else begin
        grp_fu_359_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_363_p0 = zext_ln49_10_reg_1837;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_363_p0 = zext_ln49_10_fu_707_p1;
    end else begin
        grp_fu_363_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_363_p1 = zext_ln49_1_fu_773_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_363_p1 = zext_ln49_6_fu_682_p1;
    end else begin
        grp_fu_363_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_367_p0 = zext_ln49_9_reg_1826;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_367_p0 = zext_ln49_11_fu_714_p1;
    end else begin
        grp_fu_367_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_367_p1 = zext_ln49_2_fu_785_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_367_p1 = zext_ln49_7_fu_689_p1;
    end else begin
        grp_fu_367_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_371_p0 = zext_ln49_13_fu_835_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_371_p0 = zext_ln49_12_fu_719_p1;
    end else begin
        grp_fu_371_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_371_p1 = zext_ln49_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_371_p1 = zext_ln49_6_fu_682_p1;
    end else begin
        grp_fu_371_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_375_p0 = zext_ln49_14_fu_845_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_375_p0 = zext_ln49_10_fu_707_p1;
    end else begin
        grp_fu_375_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_375_p1 = zext_ln49_1_fu_773_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_375_p1 = zext_ln49_7_fu_689_p1;
    end else begin
        grp_fu_375_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_379_p0 = zext_ln49_10_reg_1837;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_379_p0 = zext_ln49_9_fu_700_p1;
    end else begin
        grp_fu_379_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_379_p1 = zext_ln49_2_fu_785_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_379_p1 = zext_ln49_8_fu_695_p1;
    end else begin
        grp_fu_379_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_499_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_6_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_499_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out;
    end else begin
        grp_fu_499_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_499_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_499_p1 = 32'd38;
    end else begin
        grp_fu_499_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_504_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_504_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_8_out;
    end else begin
        grp_fu_504_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_509_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_5_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_509_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_9_out;
    end else begin
        grp_fu_509_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_509_p1 = 32'd38;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_509_p1 = 32'd19;
    end else begin
        grp_fu_509_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_514_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_4_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_514_p0 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_arg2_r_7_out;
    end else begin
        grp_fu_514_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_514_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_514_p1 = 32'd38;
    end else begin
        grp_fu_514_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        mem_ARADDR = sext_ln31_fu_608_p1;
    end else if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln24_fu_598_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWADDR = sext_ln87_fu_1469_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_BREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_WVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_10_fu_916_p2 = (mul_ln49_23_fu_407_p2 + mul_ln49_26_fu_415_p2);

assign add_ln49_11_fu_922_p2 = (add_ln49_10_fu_916_p2 + mul_ln49_25_fu_411_p2);

assign add_ln49_12_fu_928_p2 = (mul_ln49_28_fu_423_p2 + mul_ln49_29_fu_427_p2);

assign add_ln49_13_fu_934_p2 = (add_ln49_12_fu_928_p2 + mul_ln49_27_fu_419_p2);

assign add_ln49_15_fu_952_p2 = (mul_ln49_31_fu_431_p2 + mul_ln49_33_fu_439_p2);

assign add_ln49_16_fu_958_p2 = (add_ln49_15_fu_952_p2 + mul_ln49_32_fu_435_p2);

assign add_ln49_17_fu_964_p2 = (mul_ln49_34_fu_443_p2 + mul_ln49_35_fu_447_p2);

assign add_ln49_18_fu_724_p2 = (grp_fu_355_p2 + grp_fu_359_p2);

assign add_ln49_19_fu_970_p2 = (add_ln49_18_reg_1870 + add_ln49_17_fu_964_p2);

assign add_ln49_1_fu_822_p2 = (grp_fu_359_p2 + grp_fu_367_p2);

assign add_ln49_21_fu_991_p2 = (mul_ln49_41_fu_455_p2 + mul_ln49_39_fu_451_p2);

assign add_ln49_22_fu_997_p2 = (mul_ln49_42_fu_459_p2 + mul_ln49_43_fu_463_p2);

assign add_ln49_23_fu_1003_p2 = (add_ln49_22_fu_997_p2 + add_ln49_21_fu_991_p2);

assign add_ln49_24_fu_1009_p2 = (mul_ln49_44_fu_467_p2 + mul_ln49_45_fu_471_p2);

assign add_ln49_25_fu_730_p2 = (grp_fu_363_p2 + grp_fu_367_p2);

assign add_ln49_26_fu_1015_p2 = (add_ln49_25_reg_1885 + add_ln49_24_fu_1009_p2);

assign add_ln49_28_fu_1031_p2 = (mul_ln49_50_fu_479_p2 + mul_ln49_49_fu_475_p2);

assign add_ln49_29_fu_1037_p2 = (mul_ln49_51_fu_483_p2 + mul_ln49_52_fu_487_p2);

assign add_ln49_30_fu_1043_p2 = (add_ln49_29_fu_1037_p2 + add_ln49_28_fu_1031_p2);

assign add_ln49_31_fu_1049_p2 = (mul_ln49_53_fu_491_p2 + mul_ln49_54_fu_495_p2);

assign add_ln49_32_fu_736_p2 = (grp_fu_375_p2 + grp_fu_379_p2);

assign add_ln49_33_fu_742_p2 = (add_ln49_32_fu_736_p2 + grp_fu_371_p2);

assign add_ln49_34_fu_1055_p2 = (add_ln49_33_reg_1895 + add_ln49_31_fu_1049_p2);

assign add_ln49_3_fu_852_p2 = (grp_fu_375_p2 + grp_fu_371_p2);

assign add_ln49_4_fu_858_p2 = (grp_fu_379_p2 + mul_ln49_15_fu_383_p2);

assign add_ln49_6_fu_878_p2 = (mul_ln49_18_fu_391_p2 + mul_ln49_17_fu_387_p2);

assign add_ln49_7_fu_884_p2 = (mul_ln49_20_fu_399_p2 + mul_ln49_21_fu_403_p2);

assign add_ln49_8_fu_890_p2 = (add_ln49_7_fu_884_p2 + mul_ln49_19_fu_395_p2);

assign add_ln74_1_fu_1145_p2 = (zext_ln74_2_fu_1127_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out);

assign add_ln74_2_fu_1179_p2 = (zext_ln74_3_fu_1161_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out);

assign add_ln74_3_fu_1248_p2 = (zext_ln74_4_fu_1241_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out);

assign add_ln74_4_fu_1282_p2 = (zext_ln74_5_fu_1264_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out);

assign add_ln74_5_fu_1316_p2 = (zext_ln74_6_fu_1298_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out);

assign add_ln74_6_fu_1350_p2 = (zext_ln74_7_fu_1332_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out);

assign add_ln74_7_fu_1384_p2 = (zext_ln74_8_fu_1366_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out);

assign add_ln74_8_fu_1418_p2 = (zext_ln74_9_fu_1400_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out);

assign add_ln74_fu_1111_p2 = (zext_ln74_1_fu_1093_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out);

assign add_ln75_1_fu_1205_p2 = (trunc_ln74_3_fu_1101_p4 + trunc_ln74_1_fu_1097_p1);

assign add_ln75_fu_1496_p2 = (mul_ln74_fu_547_p2 + zext_ln75_fu_1493_p1);

assign add_ln76_1_fu_1211_p2 = (trunc_ln74_5_fu_1135_p4 + trunc_ln74_2_fu_1131_p1);

assign add_ln76_fu_1529_p2 = (zext_ln75_1_fu_1512_p1 + zext_ln76_fu_1526_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_1_fu_815_p2 = (grp_fu_355_p2 + grp_fu_351_p2);

assign arr_2_fu_828_p2 = (add_ln49_1_fu_822_p2 + grp_fu_363_p2);

assign arr_3_fu_864_p2 = (add_ln49_4_fu_858_p2 + add_ln49_3_fu_852_p2);

assign arr_4_fu_896_p2 = (add_ln49_8_fu_890_p2 + add_ln49_6_fu_878_p2);

assign arr_5_fu_940_p2 = (add_ln49_13_fu_934_p2 + add_ln49_11_fu_922_p2);

assign arr_6_fu_975_p2 = (add_ln49_19_fu_970_p2 + add_ln49_16_fu_958_p2);

assign arr_7_fu_1020_p2 = (add_ln49_26_fu_1015_p2 + add_ln49_23_fu_1003_p2);

assign arr_8_fu_1060_p2 = (add_ln49_34_fu_1055_p2 + add_ln49_30_fu_1043_p2);

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_334_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg;

assign grp_fu_504_p1 = 32'd19;

assign lshr_ln74_1_fu_1117_p4 = {{add_ln74_fu_1111_p2[63:25]}};

assign lshr_ln74_2_fu_1151_p4 = {{add_ln74_1_fu_1145_p2[63:26]}};

assign lshr_ln74_4_fu_1254_p4 = {{add_ln74_3_fu_1248_p2[63:26]}};

assign lshr_ln74_5_fu_1288_p4 = {{add_ln74_4_fu_1282_p2[63:25]}};

assign lshr_ln74_6_fu_1322_p4 = {{add_ln74_5_fu_1316_p2[63:26]}};

assign lshr_ln74_7_fu_1356_p4 = {{add_ln74_6_fu_1350_p2[63:25]}};

assign lshr_ln74_8_fu_1390_p4 = {{add_ln74_7_fu_1384_p2[63:26]}};

assign lshr_ln_fu_1083_p4 = {{grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out[63:26]}};

assign mul_ln49_15_fu_383_p0 = zext_ln49_11_reg_1846;

assign mul_ln49_15_fu_383_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_17_fu_387_p0 = zext_ln49_15_fu_871_p1;

assign mul_ln49_17_fu_387_p1 = zext_ln49_reg_1807;

assign mul_ln49_18_fu_391_p0 = zext_ln49_13_fu_835_p1;

assign mul_ln49_18_fu_391_p1 = zext_ln49_1_fu_773_p1;

assign mul_ln49_19_fu_395_p0 = zext_ln49_12_reg_1853;

assign mul_ln49_19_fu_395_p1 = zext_ln49_2_fu_785_p1;

assign mul_ln49_20_fu_399_p0 = zext_ln49_10_reg_1837;

assign mul_ln49_20_fu_399_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_21_fu_403_p0 = zext_ln49_9_reg_1826;

assign mul_ln49_21_fu_403_p1 = zext_ln49_4_fu_806_p1;

assign mul_ln49_23_fu_407_p0 = zext_ln49_16_fu_903_p1;

assign mul_ln49_23_fu_407_p1 = zext_ln49_reg_1807;

assign mul_ln49_24_fu_522_p1 = 32'd19;

assign mul_ln49_25_fu_411_p0 = zext_ln49_17_fu_911_p1;

assign mul_ln49_25_fu_411_p1 = zext_ln49_1_fu_773_p1;

assign mul_ln49_26_fu_415_p0 = zext_ln49_13_fu_835_p1;

assign mul_ln49_26_fu_415_p1 = zext_ln49_2_fu_785_p1;

assign mul_ln49_27_fu_419_p0 = zext_ln49_14_fu_845_p1;

assign mul_ln49_27_fu_419_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_28_fu_423_p0 = zext_ln49_10_reg_1837;

assign mul_ln49_28_fu_423_p1 = zext_ln49_4_fu_806_p1;

assign mul_ln49_29_fu_427_p0 = zext_ln49_11_reg_1846;

assign mul_ln49_29_fu_427_p1 = zext_ln49_5_reg_1819;

assign mul_ln49_30_fu_527_p1 = 32'd38;

assign mul_ln49_31_fu_431_p0 = zext_ln49_18_fu_947_p1;

assign mul_ln49_31_fu_431_p1 = zext_ln49_reg_1807;

assign mul_ln49_32_fu_435_p0 = zext_ln49_16_fu_903_p1;

assign mul_ln49_32_fu_435_p1 = zext_ln49_1_fu_773_p1;

assign mul_ln49_33_fu_439_p0 = zext_ln49_15_fu_871_p1;

assign mul_ln49_33_fu_439_p1 = zext_ln49_2_fu_785_p1;

assign mul_ln49_34_fu_443_p0 = zext_ln49_13_fu_835_p1;

assign mul_ln49_34_fu_443_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_35_fu_447_p0 = zext_ln49_12_reg_1853;

assign mul_ln49_35_fu_447_p1 = zext_ln49_4_fu_806_p1;

assign mul_ln49_38_fu_532_p1 = 32'd19;

assign mul_ln49_39_fu_451_p0 = zext_ln49_19_fu_982_p1;

assign mul_ln49_39_fu_451_p1 = zext_ln49_reg_1807;

assign mul_ln49_40_fu_537_p1 = 32'd19;

assign mul_ln49_41_fu_455_p0 = mul_ln49_41_fu_455_p00;

assign mul_ln49_41_fu_455_p00 = mul_ln49_40_reg_1880;

assign mul_ln49_41_fu_455_p1 = zext_ln49_1_fu_773_p1;

assign mul_ln49_42_fu_459_p0 = zext_ln49_16_fu_903_p1;

assign mul_ln49_42_fu_459_p1 = zext_ln49_2_fu_785_p1;

assign mul_ln49_43_fu_463_p0 = zext_ln49_17_fu_911_p1;

assign mul_ln49_43_fu_463_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_44_fu_467_p0 = zext_ln49_13_fu_835_p1;

assign mul_ln49_44_fu_467_p1 = zext_ln49_4_fu_806_p1;

assign mul_ln49_45_fu_471_p0 = zext_ln49_14_fu_845_p1;

assign mul_ln49_45_fu_471_p1 = zext_ln49_5_reg_1819;

assign mul_ln49_48_fu_542_p1 = 32'd38;

assign mul_ln49_49_fu_475_p0 = mul_ln49_49_fu_475_p00;

assign mul_ln49_49_fu_475_p00 = mul_ln49_48_reg_1890;

assign mul_ln49_49_fu_475_p1 = zext_ln49_reg_1807;

assign mul_ln49_50_fu_479_p0 = zext_ln49_19_fu_982_p1;

assign mul_ln49_50_fu_479_p1 = zext_ln49_1_fu_773_p1;

assign mul_ln49_51_fu_483_p0 = zext_ln49_18_fu_947_p1;

assign mul_ln49_51_fu_483_p1 = zext_ln49_2_fu_785_p1;

assign mul_ln49_52_fu_487_p0 = zext_ln49_16_fu_903_p1;

assign mul_ln49_52_fu_487_p1 = zext_ln49_3_fu_796_p1;

assign mul_ln49_53_fu_491_p0 = zext_ln49_15_fu_871_p1;

assign mul_ln49_53_fu_491_p1 = zext_ln49_4_fu_806_p1;

assign mul_ln49_54_fu_495_p0 = zext_ln49_13_fu_835_p1;

assign mul_ln49_54_fu_495_p1 = zext_ln49_5_reg_1819;

assign mul_ln74_fu_547_p0 = mul_ln74_fu_547_p00;

assign mul_ln74_fu_547_p00 = trunc_ln74_18_reg_1990;

assign mul_ln74_fu_547_p1 = 44'd19;

assign out1_w_1_fu_1520_p2 = (zext_ln75_2_fu_1516_p1 + add_ln75_1_reg_1974);

assign out1_w_2_fu_1550_p2 = (zext_ln76_2_fu_1547_p1 + zext_ln76_1_fu_1543_p1);

assign out1_w_3_fu_1217_p2 = (trunc_ln74_7_fu_1169_p4 + trunc_ln74_4_fu_1165_p1);

assign out1_w_4_fu_1434_p2 = (trunc_ln74_9_reg_1969 + trunc_ln74_6_fu_1244_p1);

assign out1_w_5_fu_1439_p2 = (trunc_ln74_s_fu_1272_p4 + trunc_ln74_8_fu_1268_p1);

assign out1_w_6_fu_1445_p2 = (trunc_ln74_11_fu_1306_p4 + trunc_ln74_10_fu_1302_p1);

assign out1_w_7_fu_1451_p2 = (trunc_ln74_13_fu_1340_p4 + trunc_ln74_12_fu_1336_p1);

assign out1_w_8_fu_1457_p2 = (trunc_ln74_15_fu_1374_p4 + trunc_ln74_14_fu_1370_p1);

assign out1_w_9_fu_1463_p2 = (trunc_ln74_17_fu_1408_p4 + trunc_ln74_16_fu_1404_p1);

assign out1_w_fu_1487_p2 = (trunc_ln74_19_fu_1483_p1 + trunc_ln74_reg_1958);

assign sext_ln24_fu_598_p1 = $signed(trunc_ln24_1_reg_1737);

assign sext_ln31_fu_608_p1 = $signed(trunc_ln31_1_reg_1743);

assign sext_ln87_fu_1469_p1 = $signed(trunc_ln87_1_reg_1749);

assign tmp_fu_1535_p3 = add_ln76_fu_1529_p2[32'd25];

assign tmp_s_fu_1502_p4 = {{add_ln75_fu_1496_p2[43:26]}};

assign trunc_ln74_10_fu_1302_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_6277_out[25:0];

assign trunc_ln74_11_fu_1306_p4 = {{add_ln74_4_fu_1282_p2[50:25]}};

assign trunc_ln74_12_fu_1336_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_7278_out[24:0];

assign trunc_ln74_13_fu_1340_p4 = {{add_ln74_5_fu_1316_p2[50:26]}};

assign trunc_ln74_14_fu_1370_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_8279_out[25:0];

assign trunc_ln74_15_fu_1374_p4 = {{add_ln74_6_fu_1350_p2[50:25]}};

assign trunc_ln74_16_fu_1404_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_9280_out[24:0];

assign trunc_ln74_17_fu_1408_p4 = {{add_ln74_7_fu_1384_p2[50:26]}};

assign trunc_ln74_19_fu_1483_p1 = mul_ln74_fu_547_p2[25:0];

assign trunc_ln74_1_fu_1097_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_126272_out[24:0];

assign trunc_ln74_2_fu_1131_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_242273_out[25:0];

assign trunc_ln74_3_fu_1101_p4 = {{grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out[50:26]}};

assign trunc_ln74_4_fu_1165_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_358274_out[24:0];

assign trunc_ln74_5_fu_1135_p4 = {{add_ln74_fu_1111_p2[50:25]}};

assign trunc_ln74_6_fu_1244_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_474275_out[25:0];

assign trunc_ln74_7_fu_1169_p4 = {{add_ln74_1_fu_1145_p2[50:26]}};

assign trunc_ln74_8_fu_1268_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120_5276_out[24:0];

assign trunc_ln74_fu_1079_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_add120271_out[25:0];

assign trunc_ln74_s_fu_1272_p4 = {{add_ln74_3_fu_1248_p2[50:26]}};

assign zext_ln49_10_fu_707_p1 = reg_556;

assign zext_ln49_11_fu_714_p1 = reg_560;

assign zext_ln49_12_fu_719_p1 = reg_564;

assign zext_ln49_13_fu_835_p1 = reg_552;

assign zext_ln49_14_fu_845_p1 = reg_556;

assign zext_ln49_15_fu_871_p1 = reg_560;

assign zext_ln49_16_fu_903_p1 = reg_564;

assign zext_ln49_17_fu_911_p1 = mul_ln49_24_reg_1860;

assign zext_ln49_18_fu_947_p1 = mul_ln49_30_reg_1865;

assign zext_ln49_19_fu_982_p1 = mul_ln49_38_reg_1875;

assign zext_ln49_1_fu_773_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_8_out;

assign zext_ln49_2_fu_785_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_7_out;

assign zext_ln49_3_fu_796_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_6_out;

assign zext_ln49_4_fu_806_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_5_out;

assign zext_ln49_5_fu_677_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_4_out;

assign zext_ln49_6_fu_682_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_3_out;

assign zext_ln49_7_fu_689_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_2_out;

assign zext_ln49_8_fu_695_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_1_out;

assign zext_ln49_9_fu_700_p1 = reg_552;

assign zext_ln49_fu_672_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_arg1_r_9_out;

assign zext_ln74_1_fu_1093_p1 = lshr_ln_fu_1083_p4;

assign zext_ln74_2_fu_1127_p1 = lshr_ln74_1_fu_1117_p4;

assign zext_ln74_3_fu_1161_p1 = lshr_ln74_2_fu_1151_p4;

assign zext_ln74_4_fu_1241_p1 = lshr_ln74_3_reg_1964;

assign zext_ln74_5_fu_1264_p1 = lshr_ln74_4_fu_1254_p4;

assign zext_ln74_6_fu_1298_p1 = lshr_ln74_5_fu_1288_p4;

assign zext_ln74_7_fu_1332_p1 = lshr_ln74_6_fu_1322_p4;

assign zext_ln74_8_fu_1366_p1 = lshr_ln74_7_fu_1356_p4;

assign zext_ln74_9_fu_1400_p1 = lshr_ln74_8_fu_1390_p4;

assign zext_ln75_1_fu_1512_p1 = tmp_s_fu_1502_p4;

assign zext_ln75_2_fu_1516_p1 = tmp_s_fu_1502_p4;

assign zext_ln75_fu_1493_p1 = trunc_ln74_reg_1958;

assign zext_ln76_1_fu_1543_p1 = tmp_fu_1535_p3;

assign zext_ln76_2_fu_1547_p1 = add_ln76_1_reg_1980;

assign zext_ln76_fu_1526_p1 = add_ln75_1_reg_1974;

always @ (posedge ap_clk) begin
    zext_ln49_reg_1807[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln49_5_reg_1819[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln49_9_reg_1826[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln49_10_reg_1837[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln49_11_reg_1846[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln49_12_reg_1853[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_mul
