# vsim -c sim_risc16ba -l sim_risc16ba.log -wlf sim_risc16ba.wlf -do "add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem; run -all" 
# Start time: 06:14:21 on Feb 27,2021
# Loading sv_std.std
# Loading work.sim_risc16ba
# Loading work.risc16ba
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem
# (vsim-4077) Logging very large object: /sim_risc16ba/mem
#  run -all
# ==== clock: 269278 ====
#  if_pc:005e if_ir:1100011111111110
#  rf_pc:005c rf_ir:1000011111010000 rf_treg1:0000 rf_treg2:0000 rf_immediate:ffd0
#  ex_ir:0101011111111111 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:005e idin:xxxx ioe:1
#  alu_ain:005c alu_bin:ffd0 alu_op:0100 reg_file_we:1 if_pc_we:1 led:000000
#  regs: 8000 ff00 0100 0000 0119 bfff 0000 0100
#  mem[c000-c007]: 00 00 00 00 00 00 00 00
#  mem[c008-c00f]: 00 00 00 00 00 00 00 00
#  mem[c010-c017]: 00 00 00 00 00 00 00 00
#  mem[c018-c01f]: 00 00 00 00 00 00 00 00
#  mem[c020-c027]: 00 00 00 00 00 00 00 00
#  mem[c028-c02f]: 00 00 00 00 00 00 00 00
#  mem[c030-c037]: 00 00 00 00 00 00 00 00
# 
# ** Note: $finish    : src/sim_risc16ba_s.sv(67)
#    Time: 10771160 ns  Iteration: 0  Instance: /sim_risc16ba
# End time: 06:14:29 on Feb 27,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
