// Seed: 1591705576
module module_0;
  assign id_1 = id_1;
  wire id_2;
  tri1 id_3, id_4, id_5;
  wire id_6;
  final id_5 = -1;
  tri0 id_7 = 1'd0;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  input wire id_42;
  input wire id_41;
  output wire id_40;
  input wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  output wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always for (id_17 = id_36; id_34; id_12 = id_4) if (-1) id_35 <= id_4;
  assign id_17 = id_29 && 1;
  assign id_11 = 1;
  wire id_43, id_44;
  tri1 id_45 = -1;
  wire id_46, id_47;
  and primCall (
      id_11,
      id_14,
      id_15,
      id_16,
      id_17,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_29,
      id_32,
      id_34,
      id_36,
      id_39,
      id_4,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  wire id_48;
endmodule
