
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'uart_m_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram_m_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'cpu_s_axi').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_way_width' by 0 for port or parameter 'cache_way_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_index_width' by 9 for port or parameter 'cache_index_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_offset_width' by 2 for port or parameter 'cache_offset_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_address_width' by 21 for port or parameter 'cache_address_width'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 350.777 ; gain = 44.863
Command: synth_design -top design_2_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 909.992 ; gain = 236.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_2' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:1077' bound to instance 'design_2_i' of component 'design_2' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:1109]
INFO: [Synth 8-3491] module 'design_2_axi_bram_ctrl_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_2_axi_bram_ctrl_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2101]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_bram_ctrl_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:263]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_NARROW_BURST_CNT_LEN bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (3#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (4#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (5#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (6#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (7#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42903' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82544' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78206' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78206]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (8#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78206]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (9#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (14#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/a002/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_bram_ctrl_0_0' (15#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/synth/design_2_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'design_2_axi_full2lite_conver_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:56' bound to instance 'axi_full2lite_conver_0' of component 'design_2_axi_full2lite_conver_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2148]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_full2lite_conver_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:121]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_converter' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_converter.vhd:6' bound to instance 'U0' of component 'axi_full2lite_converter' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:269]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_converter' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_converter.vhd:79]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_wr_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:8' bound to instance 'axi_full2lite_wr_cntrl_inst' of component 'axi_full2lite_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_converter.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:51]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_wr_cntrl' (16#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_wr_cntrl.vhd:51]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_full2lite_rd_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:8' bound to instance 'axi_full2lite_rd_cntrl_inst' of component 'axi_full2lite_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_converter.vhd:205]
INFO: [Synth 8-638] synthesizing module 'axi_full2lite_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:45]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_rd_cntrl' (17#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_rd_cntrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'axi_full2lite_converter' (18#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/axi_full2lite_converter.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_full2lite_conver_0_0' (19#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_full2lite_conver_0_0/synth/design_2_axi_full2lite_conver_0_0.vhd:121]
INFO: [Synth 8-3491] module 'design_2_axi_gpio_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_2_axi_gpio_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2211]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (20#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (20#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (20#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (20#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (21#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (22#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (23#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (24#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (25#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (26#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_gpio_0_0' (27#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/synth/design_2_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_interconnect_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:617]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_F9RV50' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_F9RV50' (28#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1O10UX1' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1O10UX1' (29#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1L7QRZA' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:282]
INFO: [Synth 8-3491] module 'design_2_auto_pc_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_2_auto_pc_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:465]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (30#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (31#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (32#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (33#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (34#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (35#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (35#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (36#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (37#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (38#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (38#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (38#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (39#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (40#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (41#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (42#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (42#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (42#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (42#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (43#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (44#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (45#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_0' (46#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/synth/design_2_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1L7QRZA' (47#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:282]
INFO: [Synth 8-3491] module 'design_2_xbar_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/synth/design_2_xbar_0.v:59' bound to instance 'xbar' of component 'design_2_xbar_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:1012]
INFO: [Synth 8-6157] synthesizing module 'design_2_xbar_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/synth/design_2_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (48#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (49#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (49#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (50#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (51#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (52#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (53#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (53#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (54#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (54#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (54#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (54#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (54#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (55#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (56#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xbar_0' (57#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/synth/design_2_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_interconnect_0_0' (58#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:617]
INFO: [Synth 8-3491] module 'design_2_axi_smc_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57' bound to instance 'axi_smc' of component 'design_2_axi_smc_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2317]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_smc_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1WDPOJN' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:783]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_one_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (59#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_one_0' (60#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_psr_aclk_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (61#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (61#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (62#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (63#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (64#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (65#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_psr_aclk_0' (66#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_ebcc_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:818]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1WDPOJN does not have driver. [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:799]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1WDPOJN' (67#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:783]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_44FLG8' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00e_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00e_0' (77#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_44FLG8' (78#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00s2a_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00s2a_0' (80#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00a2s_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00a2s_0' (82#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_13E00UZ' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1198]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00mmu_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00mmu_0' (85#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00sic_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00sic_0' (90#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00tr_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00tr_0' (93#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_13E00UZ' (94#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1198]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1699R9D' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1847]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sarn_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (99#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (100#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sarn_0' (109#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sawn_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sawn_0' (110#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sbn_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (110#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (110#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sbn_0' (111#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_srn_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (111#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (111#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_srn_0' (112#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_swn_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (112#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (112#1) [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_swn_0' (113#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1699R9D' (114#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1847]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc' (115#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_smc_0' (116#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
INFO: [Synth 8-3491] module 'design_2_bram_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:56' bound to instance 'bram_0' of component 'design_2_bram_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2392]
INFO: [Synth 8-638] synthesizing module 'design_2_bram_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:68]
	Parameter select_app bound to: boot - type: string 
	Parameter address_width bound to: 13 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bram_depth bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'bram' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/bram.vhd:10' bound to instance 'U0' of component 'bram' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'bram' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/bram.vhd:28]
	Parameter select_app bound to: boot - type: string 
	Parameter address_width bound to: 13 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bram_depth bound to: 8192 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element base_index_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/bram.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bram' (117#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/bram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_2_bram_0_0' (118#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_bram_0_0/synth/design_2_bram_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_2_cpu_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:56' bound to instance 'cpu_0' of component 'design_2_cpu_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2402]
INFO: [Synth 8-638] synthesizing module 'design_2_cpu_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:103]
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter cache_enable bound to: True - type: string 
	Parameter cache_way_width bound to: 0 - type: integer 
	Parameter cache_index_width bound to: 9 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
	Parameter cache_address_width bound to: 21 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
INFO: [Synth 8-3491] module 'cpu' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:8' bound to instance 'U0' of component 'cpu' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:219]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:71]
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter cache_enable bound to: True - type: string 
	Parameter cache_way_width bound to: 0 - type: integer 
	Parameter cache_index_width bound to: 9 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
	Parameter cache_address_width bound to: 21 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:252]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:253]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:254]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:255]
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mlite_cpu' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:74' bound to instance 'mlite_cpu_inst' of component 'mlite_cpu' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:291]
INFO: [Synth 8-638] synthesizing module 'mlite_cpu' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:96]
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter shifter_type bound to: DEFAULT - type: string 
	Parameter alu_type bound to: DEFAULT - type: string 
	Parameter pipeline_stages bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pc_next' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pc_next.vhd:16' bound to instance 'u1_pc_next' of component 'pc_next' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:185]
INFO: [Synth 8-638] synthesizing module 'pc_next' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pc_next.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pc_next.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pc_next' (119#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pc_next.vhd:29]
INFO: [Synth 8-3491] module 'mem_ctrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mem_ctrl.vhd:17' bound to instance 'u2_mem_ctrl' of component 'mem_ctrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:197]
INFO: [Synth 8-638] synthesizing module 'mem_ctrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mem_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mem_ctrl' (120#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mem_ctrl.vhd:40]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/control.vhd:27' bound to instance 'u3_control' of component 'control' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:220]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/control.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control' (121#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/control.vhd:46]
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
INFO: [Synth 8-3491] module 'reg_bank' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/reg_bank.vhd:18' bound to instance 'u4_reg_bank' of component 'reg_bank' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:238]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/reg_bank.vhd:39]
	Parameter memory_type bound to: DUAL_PORT_ - type: string 
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (122#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/reg_bank.vhd:39]
INFO: [Synth 8-3491] module 'bus_mux' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/bus_mux.vhd:22' bound to instance 'u5_bus_mux' of component 'bus_mux' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:252]
INFO: [Synth 8-638] synthesizing module 'bus_mux' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/bus_mux.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/bus_mux.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bus_mux' (123#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/bus_mux.vhd:43]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/alu.vhd:16' bound to instance 'u6_alu' of component 'alu' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:272]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/alu.vhd:24]
	Parameter alu_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'alu' (124#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/alu.vhd:24]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/shifter.vhd:17' bound to instance 'u7_shifter' of component 'shifter' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:280]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/shifter.vhd:25]
	Parameter shifter_type bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'shifter' (125#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/shifter.vhd:25]
	Parameter mult_type bound to: DEFAULT - type: string 
INFO: [Synth 8-3491] module 'mult' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mult.vhd:45' bound to instance 'u8_mult' of component 'mult' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mult.vhd:55]
	Parameter mult_type bound to: DEFAULT - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'cla' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:4' bound to instance 'CLA_INST' of component 'cla' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mult.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cla' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:17]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (126#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/full_adder.vhd:4' bound to instance 'FULL_ADDER_INST' of component 'full_adder' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'cla' (127#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/cla.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mult' (128#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mult.vhd:55]
INFO: [Synth 8-3491] module 'pipeline' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pipeline.vhd:18' bound to instance 'u9_pipeline' of component 'pipeline' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:314]
INFO: [Synth 8-638] synthesizing module 'pipeline' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pipeline.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (129#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/pipeline.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mlite_cpu' (130#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/mlite/mlite_cpu.vhd:96]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_way_width bound to: 0 - type: integer 
	Parameter cache_index_width bound to: 9 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
	Parameter cache_address_width bound to: 21 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
INFO: [Synth 8-3491] module 'cache_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:10' bound to instance 'cache_cntrl_inst' of component 'cache_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:316]
INFO: [Synth 8-638] synthesizing module 'cache_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:45]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_way_width bound to: 0 - type: integer 
	Parameter cache_index_width bound to: 9 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
	Parameter cache_address_width bound to: 21 - type: integer 
	Parameter cache_replace_policy bound to: RR - type: string 
WARNING: [Synth 8-6014] Unused sequential element generate_replace_policy_RR.lfsr_buff_0_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element generate_replace_policy_RR.lfsr_buff_1_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element generate_replace_policy_RR.lfsr_buff_2_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element generate_replace_policy_RR.lfsr_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element mem_wr_handshake_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element mem_rd_handshake_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element mem_access_exread_block_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element mem_access_exwrite_block_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element mem_access_word_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element memory_wr_count_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element memory_rd_count_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element mem_way_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'cache_cntrl' (131#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:45]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'axi_awid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:190]
WARNING: [Synth 8-506] null port 'axi_bid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:209]
INFO: [Synth 8-3491] module 'cpu_axi_wr_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:10' bound to instance 'cpu_axi_wr_cntrl_inst' of component 'cpu_axi_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:381]
INFO: [Synth 8-638] synthesizing module 'cpu_axi_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:58]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'axi_awid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:31]
WARNING: [Synth 8-506] null port 'axi_bid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element m_ptr_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element c_ptr_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:126]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "fifo_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'cpu_axi_wr_cntrl' (132#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:58]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:397]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:416]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'axi_arid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:151]
WARNING: [Synth 8-506] null port 'axi_rid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:164]
INFO: [Synth 8-3491] module 'cpu_axi_rd_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:10' bound to instance 'cpu_axi_rd_cntrl_inst' of component 'cpu_axi_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:424]
INFO: [Synth 8-638] synthesizing module 'cpu_axi_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:53]
	Parameter cpu_addr_width bound to: 32 - type: integer 
	Parameter cpu_data_width bound to: 32 - type: integer 
	Parameter cache_offset_width bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'axi_arid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:30]
WARNING: [Synth 8-506] null port 'axi_rid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element c_ptr_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element m_ptr_reg was removed.  [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:113]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "fifo_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'cpu_axi_rd_cntrl' (133#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:53]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:438]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:451]
WARNING: [Synth 8-3848] Net axi_awid in module/entity cpu does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:26]
WARNING: [Synth 8-3848] Net axi_arid in module/entity cpu does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'cpu' (134#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_2_cpu_0_0' (135#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_cpu_0_0/synth/design_2_cpu_0_0.vhd:103]
INFO: [Synth 8-3491] module 'design_2_crossbar_wrap_0_0' declared at 'c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:56' bound to instance 'crossbar_wrap_0' of component 'design_2_crossbar_wrap_0_0' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:2447]
INFO: [Synth 8-638] synthesizing module 'design_2_crossbar_wrap_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:219]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_master_amount bound to: 3 - type: integer 
	Parameter axi_slave_amount bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
INFO: [Synth 8-3491] module 'crossbar_wrap' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:8' bound to instance 'U0' of component 'crossbar_wrap' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:572]
INFO: [Synth 8-638] synthesizing module 'crossbar_wrap' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:183]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_master_amount bound to: 3 - type: integer 
	Parameter axi_slave_amount bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:274]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:275]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:276]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:277]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
WARNING: [Synth 8-506] null port 's_axi_awid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_pack.vhd:31]
WARNING: [Synth 8-506] null port 's_axi_bid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_pack.vhd:48]
WARNING: [Synth 8-506] null port 's_axi_arid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_pack.vhd:52]
WARNING: [Synth 8-506] null port 's_axi_rid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_pack.vhd:64]
INFO: [Synth 8-3491] module 'crossbar' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:7' bound to instance 'crossbar_inst' of component 'crossbar' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:444]
INFO: [Synth 8-638] synthesizing module 'crossbar' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:111]
	Parameter axi_address_width bound to: 32 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
	Parameter axi_slave_id_width bound to: 0 - type: integer 
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_base_address bound to: 96'b001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter axi_master_high_address bound to: 96'b001000000000000011111111111111110001000111111111111111111111111100000000000000000001111111111111 
WARNING: [Synth 8-506] null port 's_axi_awid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:30]
WARNING: [Synth 8-506] null port 's_axi_bid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:47]
WARNING: [Synth 8-506] null port 's_axi_arid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:51]
WARNING: [Synth 8-506] null port 's_axi_rid' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:63]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:255]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:256]
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_axi_wr_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd:8' bound to instance 'crossbar_axi_wr_cntrl_inst' of component 'crossbar_axi_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:296]
INFO: [Synth 8-638] synthesizing module 'crossbar_axi_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd:31]
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crossbar_axi_wr_cntrl' (136#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_wr_cntrl.vhd:31]
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_axi_rd_cntrl' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd:8' bound to instance 'plasoc_crossbar_axi4_read_cntrl_inst' of component 'crossbar_axi_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:318]
INFO: [Synth 8-638] synthesizing module 'crossbar_axi_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd:28]
	Parameter axi_slave_no bound to: 1 - type: integer 
	Parameter axi_master_no bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crossbar_axi_rd_cntrl' (137#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_axi_rd_cntrl.vhd:28]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:341]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:345]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awid_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:452]
INFO: [Synth 8-638] synthesizing module 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awaddr_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:455]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized1' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized1' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 8 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awlen_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:458]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized3' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 8 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized3' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awsize_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:461]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized5' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized5' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awburst_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:464]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized7' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized7' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awlock_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:467]
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awcache_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:470]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized10' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized10' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awprot_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:473]
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awqos_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:476]
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awregion_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:479]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awvalid_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:482]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'awready_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:485]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized12' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized12' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'wdata_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:489]
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'wstrb_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:492]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'wlast_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:495]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'wvalid_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:498]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'crossbar_base' declared at 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:4' bound to instance 'wready_cross_inst' of component 'crossbar_base' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:501]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 0 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:124]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:126]
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized14' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 0 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:11]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized14' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:507]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:507]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized16' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized16' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 0 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'inputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:124]
WARNING: [Synth 8-506] null port 'outputs' ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:126]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:557]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:557]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'crossbar_base__parameterized18' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 32 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_buff_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tristate_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'crossbar_base__parameterized18' (138#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_base.vhd:17]
	Parameter width bound to: 2 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 3 - type: integer 
	Parameter output_no bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter input_no bound to: 1 - type: integer 
	Parameter output_no bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crossbar' (139#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar.vhd:111]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:469]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:486]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:490]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:502]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity crossbar_wrap does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:202]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity crossbar_wrap does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'crossbar_wrap' (140#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/crossbar_wrap.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_2_crossbar_wrap_0_0' (141#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_crossbar_wrap_0_0/synth/design_2_crossbar_wrap_0_0.vhd:219]
INFO: [Synth 8-638] synthesizing module 'design_2_proc_sys_reset_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/synth/design_2_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (141#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (141#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_2_proc_sys_reset_0_0' (142#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/synth/design_2_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (143#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (144#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (145#1) [E:/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (146#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:458]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_0' (147#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/synth/design_2_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_2_uart_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_uart_0_0/synth/design_2_uart_0_0.vhd:85]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart.vhd:49]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart.vhd:142]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_core' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_core.vhd:22]
	Parameter baud bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 57100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_core' (148#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_core.vhd:22]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_axi_wr_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:41]
	Parameter log_file bound to: UNUSED - type: string 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_fifo.vhd:28]
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (149#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_fifo.vhd:28]
WARNING: [Synth 8-3848] Net fifo_level in module/entity uart_axi_wr_cntrl does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'uart_axi_wr_cntrl' (150#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_wr_cntrl.vhd:41]
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_axi_rd_cntrl' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_rd_cntrl.vhd:32]
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter axi_address_width bound to: 16 - type: integer 
	Parameter axi_data_width bound to: 32 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_axi_rd_cntrl' (151#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_rd_cntrl.vhd:32]
WARNING: [Synth 8-3848] Net in_fifo in module/entity uart does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart.vhd:124]
WARNING: [Synth 8-3848] Net in_fifo_valid in module/entity uart does not have driver. [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'uart' (152#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_2_uart_0_0' (153#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_uart_0_0/synth/design_2_uart_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.vhd:103]
	Parameter C_INSTANCE bound to: design_2_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_axi_xadc' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_axi_xadc.vhd:235]
	Parameter C_INSTANCE bound to: design_2_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_axi_lite_ipif' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_slave_attachment' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_address_decoder' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized0' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized0' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized1' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized1' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized2' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized2' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized3' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized3' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized4' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized4' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized5' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized5' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized6' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized6' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized7' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized7' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized8' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized8' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized9' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized9' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized10' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized10' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized11' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized11' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized12' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized12' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized13' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized13' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized14' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized14' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized15' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized15' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized16' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized16' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized17' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized17' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized18' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized18' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized19' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized19' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized20' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized20' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized21' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized21' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized22' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized22' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized23' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized23' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized24' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized24' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized25' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_pselect_f__parameterized25' (154#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_address_decoder' (155#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_slave_attachment' (156#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_axi_lite_ipif' (157#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_xadc_core_drp' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:186]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110100000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100001000000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:969]
WARNING: [Synth 8-6014] Unused sequential element convst_reg_input_reg was removed.  [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:498]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_xadc_core_drp' (158#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_xadc_core_drp.vhd:186]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_soft_reset' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_soft_reset' (159#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_2_xadc_wiz_0_0_interrupt_control' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_interrupt_control' (160#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0_axi_xadc' (161#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_axi_xadc.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'design_2_xadc_wiz_0_0' (162#1) [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.vhd:103]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'design_2' (163#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/synth/design_2.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (164#1) [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:42]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[4]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[11]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[12]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[13]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[14]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[15]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[4]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[11]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[12]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[13]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[14]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[15]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Lvl_Interrupts[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[10]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_2_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1388.688 ; gain = 715.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1388.688 ; gain = 715.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1388.688 ; gain = 715.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1655.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  FDR => FDRE: 31 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1655.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i/processing_system7_0/inst. (constraint file  C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for design_2_i/proc_sys_reset_0/U0. (constraint file  C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_2_i/axi_gpio_0/U0. (constraint file  C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for design_2_i/xadc_wiz_0/U0. (constraint file  C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/cpu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/crossbar_wrap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/bram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_full2lite_conver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/uart_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "b_source" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pc_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_source" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'burst_len_reg[7:0]' into 'axi_awlen_buff_reg[7:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_wr_cntrl.vhd:119]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cpu_axi_wr_cntrl'
INFO: [Synth 8-4471] merging register 'burst_len_reg[7:0]' into 'axi_arlen_buff_reg[7:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cpu_axi_rd_cntrl.vhd:106]
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'uart_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_axi_wr_cntrl'
INFO: [Synth 8-4471] merging register 'axi_rvalid_buff_reg' into 'state_reg' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/uart_axi_rd_cntrl.vhd:65]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_2_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_wait |                              001 |                               00
             state_write |                              010 |                               01
          state_response |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cpu_axi_wr_cntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       tx_send_start_bit |                              001 |                               00
            tx_send_data |                              010 |                               01
        tx_send_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'uart_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_wait |                              001 |                               00
             state_write |                              010 |                               01
          state_response |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_axi_wr_cntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_2_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |design_2_axi_smc_0 |           1|     34935|
|2     |design_2__GB1      |           1|      4825|
|3     |design_2__GB2      |           1|      9315|
|4     |design_2_cpu_0_0   |           1|     20321|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 12    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 33    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 43    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 9     
	   3 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 258   
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	             2178 Bit    Registers := 6     
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 6     
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 1031  
+---RAMs : 
	             256K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
	             1024 Bit         RAMs := 2     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 102   
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 8     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 8     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 69    
	   4 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 12    
	  28 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  28 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 102   
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 2     
	  28 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 15    
	  11 Input      3 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 45    
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	  28 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 96    
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 3     
	  28 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 947   
	   6 Input      1 Bit        Muxes := 78    
	  12 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 16    
	  30 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_9_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_9_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_9_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pc_next 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
Module mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	  28 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 2     
	  28 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  28 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  28 Input      2 Bit        Muxes := 4     
	  30 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  29 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 1     
Module reg_bank 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
Module full_adder__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module cla 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 130   
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module mlite_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cache_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 522   
+---RAMs : 
	              16K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 523   
	  10 Input      1 Bit        Muxes := 1     
Module cpu_axi_wr_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
Module cpu_axi_rd_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module cpu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module design_2_xadc_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module design_2_xadc_wiz_0_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module design_2_xadc_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_2_xadc_wiz_0_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module design_2_xadc_wiz_0_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module crossbar_axi_wr_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module crossbar_axi_rd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module crossbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module crossbar_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 8     
Module axi_full2lite_wr_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_full2lite_rd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ua_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      2 Bit       Adders := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ua_narrow__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      2 Bit       Adders := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module uart_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_axi_wr_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 8     
Module uart_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_axi_rd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "alu_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_function" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'replace_offset_reg[1:0]' into 'replace_offset_reg[1:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:205]
INFO: [Synth 8-4471] merging register 'replace_offset_reg[1:0]' into 'replace_offset_reg[1:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:205]
INFO: [Synth 8-4471] merging register 'replace_offset_reg[1:0]' into 'replace_offset_reg[1:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:205]
INFO: [Synth 8-4471] merging register 'replace_offset_reg[1:0]' into 'replace_offset_reg[1:0]' [C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/rtl/platform/cache_cntrl.vhd:205]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_2_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0_axi_xadc.vhd:637]
WARNING: [Synth 8-6014] Unused sequential element U0/uart_axi_rd_cntrl_inst/uart_fifo_inst/fifo_memory_reg was removed. 
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/ar_reg_slice /\skid_buffer_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[103] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[6]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[7]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[6]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[7]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[0]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module design_2_axi_smc_0.
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_offset_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i_11/mem_wr_addr_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i_11/mem_wr_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[0]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[1]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[2]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[3]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[4]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[5]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[6]' (FDRE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_arlen_buff_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[1]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[2]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[3]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[4]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[5]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[6]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awlen_buff_reg[7]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[0]' (FDE) to 'design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_0/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_2_i/i_0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_2_i/i_0/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3886] merging instance 'design_2_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]' (FDR) to 'design_2_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_2_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'design_2_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:13 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_2_i/i_1/bram_0 | U0/bram_buff_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                                                                                   | RTL Object                                               | Inference      | Size (Depth x Width) | Primitives                  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+
|design_2_i/axi_smc/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 23              | RAM32M x 4	                 | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 69              | RAM32M x 12	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 70              | RAM32M x 12	                | 
|design_2_i/cpu_0/\U0/mlite_cpu_inst /u4_reg_bank                                                                                                                                              | dual_port_mem.dual_port_ram1_reg                         | Implied        | 32 x 32              | RAM32M x 6	                 | 
|design_2_i/cpu_0/\U0/mlite_cpu_inst /u4_reg_bank                                                                                                                                              | dual_port_mem.dual_port_ram2_reg                         | Implied        | 32 x 32              | RAM32M x 6	                 | 
|design_2_i/cpu_0/\U0/gen_cache.cache_cntrl_inst                                                                                                                                               | tag_rows_reg                                             | Implied        | 512 x 10             | RAM256X1S x 20	             | 
|design_2_i/cpu_0/\U0/gen_cache.cache_cntrl_inst                                                                                                                                               | block_rows_reg                                           | Implied        | 512 x 32             | RAM64X1D x 32	RAM64M x 160	 | 
|design_2_i/i_1/uart_0                                                                                                                                                                         | U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg | Implied        | 8 x 8                | RAM32M x 2	                 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |design_2_axi_smc_0 |           1|      8315|
|2     |design_2__GB1      |           1|      3830|
|3     |design_2__GB2      |           1|      3429|
|4     |design_2_cpu_0_0   |           1|     11334|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:01 ; elapsed = 00:04:24 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:03 ; elapsed = 00:04:26 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_2_i/i_1/bram_0 | U0/bram_buff_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+----------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                                                                                   | RTL Object                                               | Inference      | Size (Depth x Width) | Primitives                  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+
|design_2_i/axi_smc/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 156             | RAM32M x 26	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 23              | RAM32M x 4	                 | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 69              | RAM32M x 12	                | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                         | User Attribute | 32 x 70              | RAM32M x 12	                | 
|design_2_i/cpu_0/\U0/mlite_cpu_inst /u4_reg_bank                                                                                                                                              | dual_port_mem.dual_port_ram1_reg                         | Implied        | 32 x 32              | RAM32M x 6	                 | 
|design_2_i/cpu_0/\U0/mlite_cpu_inst /u4_reg_bank                                                                                                                                              | dual_port_mem.dual_port_ram2_reg                         | Implied        | 32 x 32              | RAM32M x 6	                 | 
|design_2_i/cpu_0/\U0/gen_cache.cache_cntrl_inst                                                                                                                                               | tag_rows_reg                                             | Implied        | 512 x 10             | RAM256X1S x 20	             | 
|design_2_i/cpu_0/\U0/gen_cache.cache_cntrl_inst                                                                                                                                               | block_rows_reg                                           | Implied        | 512 x 32             | RAM64X1D x 32	RAM64M x 160	 | 
|design_2_i/i_1/uart_0                                                                                                                                                                         | U0/uart_axi_wr_cntrl_inst/uart_fifo_inst/fifo_memory_reg | Implied        | 8 x 8                | RAM32M x 2	                 | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |design_2_axi_smc_0 |           1|      8315|
|2     |design_2__GB1      |           1|      3830|
|3     |design_2__GB2      |           1|      3429|
|4     |design_2_cpu_0_0   |           1|     11334|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance design_2_i/bram_0/U0/bram_buff_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_2_i/bram_0/U0/bram_buff_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:13 ; elapsed = 00:04:37 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:20 ; elapsed = 00:04:44 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:20 ; elapsed = 00:04:44 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:22 ; elapsed = 00:04:47 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:22 ; elapsed = 00:04:47 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:04:47 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:23 ; elapsed = 00:04:47 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |    62|
|4     |LUT1       |   230|
|5     |LUT2       |  1432|
|6     |LUT3       |  1063|
|7     |LUT4       |   955|
|8     |LUT5       |   980|
|9     |LUT6       |  2797|
|10    |MUXCY_L    |     3|
|11    |MUXF7      |    65|
|12    |PS7        |     1|
|13    |RAM256X1S  |    20|
|14    |RAM32M     |    94|
|15    |RAM64M     |   160|
|16    |RAM64X1D   |    32|
|17    |RAMB36E1   |     1|
|18    |RAMB36E1_1 |     1|
|19    |SRL16      |     2|
|20    |SRL16E     |   119|
|21    |SRLC32E    |   117|
|22    |XADC       |     1|
|23    |XORCY      |     4|
|24    |FDCE       |   458|
|25    |FDR        |    13|
|26    |FDRE       |  3866|
|27    |FDSE       |   140|
|28    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 12749|
|2     |  design_2_i                                                                                        |design_2                                                       | 12747|
|3     |    axi_smc                                                                                         |design_2_axi_smc_0                                             |  3748|
|4     |      inst                                                                                          |bd_ebcc                                                        |  3748|
|5     |        clk_map                                                                                     |clk_map_imp_1WDPOJN                                            |    41|
|6     |          psr_aclk                                                                                  |bd_ebcc_psr_aclk_0                                             |    41|
|7     |            U0                                                                                      |proc_sys_reset                                                 |    41|
|8     |              EXT_LPF                                                                               |lpf                                                            |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_202                                   |     5|
|10    |              SEQ                                                                                   |sequence_psr_200                                               |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_201                                                    |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_44FLG8                                   |   968|
|13    |          m00_exit                                                                                  |bd_ebcc_m00e_0                                                 |   968|
|14    |            inst                                                                                    |sc_exit_v1_0_9_top                                             |   968|
|15    |              exit_inst                                                                             |sc_exit_v1_0_9_exit                                            |    93|
|16    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    63|
|17    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_185                                     |     1|
|18    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_186                                     |     1|
|19    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_187                                     |     1|
|20    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_188                                     |     1|
|21    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_189                                     |     1|
|22    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_190                                     |     2|
|23    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_191                                     |     1|
|24    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_192                                     |     1|
|25    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_193                                     |     1|
|26    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_194                                     |     1|
|27    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_195                                     |     1|
|28    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_196                                     |     1|
|29    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_197                                     |     1|
|30    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_198                                     |     1|
|31    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_199                                     |     1|
|32    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    28|
|33    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_184                                     |     2|
|34    |              splitter_inst                                                                         |sc_exit_v1_0_9_splitter                                        |   856|
|35    |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_9_axi3_conv                                       |   847|
|36    |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall                                   |   216|
|37    |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_174                               |   187|
|38    |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_175                           |    36|
|39    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_183                                     |     3|
|40    |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_176                           |    49|
|41    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_182                                     |     4|
|42    |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |    58|
|43    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_177                                     |     3|
|44    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_178                                     |     2|
|45    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_179                                     |     2|
|46    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_180                                     |     2|
|47    |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_181                                     |     3|
|48    |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_13E00UZ                                 |  1793|
|49    |          s00_mmu                                                                                   |bd_ebcc_s00mmu_0                                               |     6|
|50    |            inst                                                                                    |sc_mmu_v1_0_8_top                                              |     6|
|51    |          s00_si_converter                                                                          |bd_ebcc_s00sic_0                                               |  1720|
|52    |            inst                                                                                    |sc_si_converter_v1_0_9_top                                     |  1720|
|53    |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_9_wrap_narrow                             |  1634|
|54    |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized1                   |   262|
|55    |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized1_42                |   261|
|56    |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5               |   120|
|57    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_153                                     |     2|
|58    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_154                                     |     2|
|59    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_155                                     |     2|
|60    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_156                                     |     2|
|61    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_157                                     |     2|
|62    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_158                                     |     2|
|63    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_159                                     |     2|
|64    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_160                                     |     2|
|65    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_161                                     |     3|
|66    |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_162                                     |     3|
|67    |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_163                                     |     3|
|68    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_164                                     |     2|
|69    |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_165                                     |     4|
|70    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_166                                     |     2|
|71    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_167                                     |     2|
|72    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_168                                     |     2|
|73    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_169                                     |     2|
|74    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_170                                     |     2|
|75    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_171                                     |     2|
|76    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_172                                     |     2|
|77    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_173                                     |     2|
|78    |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_9_offset_fifo                             |   311|
|79    |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_106           |   121|
|80    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_141                                     |     5|
|81    |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_142                                     |     3|
|82    |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_143                                     |     4|
|83    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_144                                     |     4|
|84    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_145                                     |     5|
|85    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_146                                     |     6|
|86    |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_147                                     |     4|
|87    |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_148                                     |     6|
|88    |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_149                                     |     3|
|89    |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_150                                     |     4|
|90    |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_151                                     |     3|
|91    |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_152                                     |     3|
|92    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_107                     |     1|
|93    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_108                     |     1|
|94    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_109                     |     1|
|95    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_110                     |     1|
|96    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_111                     |     1|
|97    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_112                     |     1|
|98    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_113                     |     1|
|99    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_114                     |     1|
|100   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_115                     |     1|
|101   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_116                     |     1|
|102   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_117                     |     1|
|103   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_118                     |     1|
|104   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_119                     |     1|
|105   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_120                     |     1|
|106   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_121                     |     1|
|107   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_122                     |     1|
|108   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_123                     |     1|
|109   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_124                     |     1|
|110   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_125                     |     1|
|111   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_126                     |     1|
|112   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_127                     |     1|
|113   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_128                     |     1|
|114   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_129                     |     1|
|115   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_130                     |     1|
|116   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_131                     |     1|
|117   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_132                     |     1|
|118   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_133                     |     1|
|119   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_134                     |     8|
|120   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_135                     |     1|
|121   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_136                     |     1|
|122   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_137                     |     1|
|123   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_138                     |     1|
|124   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_139                     |     1|
|125   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_140                     |     1|
|126   |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7               |   141|
|127   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_90                                      |     2|
|128   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_91                                      |     2|
|129   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_92                                      |     2|
|130   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_93                                      |     4|
|131   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_94                                      |     3|
|132   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_95                                      |     3|
|133   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_96                                      |     4|
|134   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_97                                      |     2|
|135   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_98                                      |     2|
|136   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_99                                      |     2|
|137   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_100                                     |     2|
|138   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_101                                     |     2|
|139   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_102                                     |     2|
|140   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_103                                     |     2|
|141   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_104                                     |     2|
|142   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_105                                     |     2|
|143   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_9_offset_fifo__parameterized0             |   303|
|144   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6               |   143|
|145   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_78                                      |     5|
|146   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_79                                      |     8|
|147   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_80                                      |    21|
|148   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_81                                      |     4|
|149   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_82                                      |     6|
|150   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_83                                      |     5|
|151   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_84                                      |     2|
|152   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_85                                      |     4|
|153   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_86                                      |     2|
|154   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_87                                      |     5|
|155   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_88                                      |     3|
|156   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_89                                      |     4|
|157   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                         |     1|
|158   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_43                      |     1|
|159   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_44                      |     1|
|160   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_45                      |     8|
|161   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_46                      |     1|
|162   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_47                      |     1|
|163   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_48                      |     1|
|164   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_49                      |     1|
|165   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_50                      |     1|
|166   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_51                      |     1|
|167   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_52                      |     1|
|168   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_53                      |     1|
|169   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_54                      |     1|
|170   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_55                      |     1|
|171   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_56                      |     1|
|172   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_57                      |     1|
|173   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_58                      |     1|
|174   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_59                      |     1|
|175   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_60                      |     1|
|176   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_61                      |     1|
|177   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_62                      |     1|
|178   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_63                      |     1|
|179   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_64                      |     1|
|180   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_65                      |     1|
|181   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_66                      |     1|
|182   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_67                      |     1|
|183   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_68                      |     1|
|184   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_69                      |     1|
|185   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_70                      |     1|
|186   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_71                      |     1|
|187   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_72                      |     1|
|188   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_73                      |     1|
|189   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_74                      |     1|
|190   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_75                      |     1|
|191   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_76                      |     1|
|192   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_77                      |     1|
|193   |              \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter                                |    84|
|194   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |    83|
|195   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_28                                      |     2|
|196   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_29                                      |     2|
|197   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_30                                      |     2|
|198   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_31                                      |     2|
|199   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_32                                      |     3|
|200   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_33                                      |     2|
|201   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_34                                      |     2|
|202   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_35                                      |     2|
|203   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_36                                      |     2|
|204   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_37                                      |     2|
|205   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_38                                      |     2|
|206   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_39                                      |     2|
|207   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_40                                      |     2|
|208   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_41                                      |     2|
|209   |          s00_transaction_regulator                                                                 |bd_ebcc_s00tr_0                                                |    67|
|210   |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top                            |    67|
|211   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                    |    32|
|212   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo_26                            |    32|
|213   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_27                                      |     3|
|214   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_25                 |    33|
|215   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo                               |    33|
|216   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                         |     3|
|217   |        s00_nodes                                                                                   |s00_nodes_imp_1699R9D                                          |   946|
|218   |          s00_ar_node                                                                               |bd_ebcc_sarn_0                                                 |   260|
|219   |            inst                                                                                    |sc_node_v1_0_10_top                                            |   260|
|220   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |   253|
|221   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                |   251|
|222   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |   251|
|223   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |   183|
|224   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                |   183|
|225   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_22                                      |    14|
|226   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_23                                      |    13|
|227   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_24                      |    31|
|228   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |     3|
|229   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_21                                     |     3|
|230   |          s00_aw_node                                                                               |bd_ebcc_sawn_0                                                 |   260|
|231   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |   260|
|232   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |   253|
|233   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                           |   251|
|234   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |   251|
|235   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                           |   183|
|236   |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                             |   183|
|237   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_18                                      |    14|
|238   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_19                                      |    13|
|239   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_20                      |    31|
|240   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |     3|
|241   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_17                                     |     3|
|242   |          s00_b_node                                                                                |bd_ebcc_sbn_0                                                  |   105|
|243   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |   105|
|244   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |    98|
|245   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |    96|
|246   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |    96|
|247   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |    28|
|248   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |    28|
|249   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_14                                      |    14|
|250   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_15                                      |    13|
|251   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_16                      |    31|
|252   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |     3|
|253   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_13                                     |     3|
|254   |          s00_r_node                                                                                |bd_ebcc_srn_0                                                  |   160|
|255   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |   160|
|256   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |   153|
|257   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                           |   151|
|258   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |   151|
|259   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |    82|
|260   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |    82|
|261   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_10                                      |    14|
|262   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_11                                      |    13|
|263   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_12                      |    31|
|264   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |     3|
|265   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_9                                      |     3|
|266   |          s00_w_node                                                                                |bd_ebcc_swn_0                                                  |   161|
|267   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |   161|
|268   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |   154|
|269   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |   152|
|270   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |   152|
|271   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |    83|
|272   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |    83|
|273   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                         |    14|
|274   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_8                                       |    13|
|275   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                         |    31|
|276   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |     3|
|277   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                        |     3|
|278   |    cpu_0                                                                                           |design_2_cpu_0_0                                               |  4505|
|279   |      U0                                                                                            |cpu                                                            |  4505|
|280   |        cpu_axi_rd_cntrl_inst                                                                       |cpu_axi_rd_cntrl                                               |   109|
|281   |        cpu_axi_wr_cntrl_inst                                                                       |cpu_axi_wr_cntrl                                               |    99|
|282   |        \gen_cache.cache_cntrl_inst                                                                 |cache_cntrl                                                    |  1558|
|283   |        mlite_cpu_inst                                                                              |mlite_cpu                                                      |  2127|
|284   |          u1_pc_next                                                                                |pc_next                                                        |    71|
|285   |          u2_mem_ctrl                                                                               |mem_ctrl                                                       |   802|
|286   |          u4_reg_bank                                                                               |reg_bank                                                       |    81|
|287   |          u8_mult                                                                                   |mult                                                           |   348|
|288   |          u9_pipeline                                                                               |pipeline                                                       |   760|
|289   |    proc_sys_reset_0                                                                                |design_2_proc_sys_reset_0_0                                    |    66|
|290   |      U0                                                                                            |proc_sys_reset__parameterized1                                 |    66|
|291   |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|292   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized0                                       |     6|
|293   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync__parameterized0_7                                     |     6|
|294   |        SEQ                                                                                         |sequence_psr                                                   |    38|
|295   |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
|296   |    axi_gpio_0                                                                                      |design_2_axi_gpio_0_0                                          |    82|
|297   |      U0                                                                                            |axi_gpio                                                       |    82|
|298   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif                                                  |    66|
|299   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                               |    66|
|300   |            I_DECODER                                                                               |address_decoder                                                |    18|
|301   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f                                                      |     1|
|302   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized1                                      |     1|
|303   |        gpio_core_1                                                                                 |GPIO_Core                                                      |    12|
|304   |    axi_interconnect_0                                                                              |design_2_axi_interconnect_0_0                                  |  1421|
|305   |      xbar                                                                                          |design_2_xbar_0                                                |   281|
|306   |        inst                                                                                        |axi_crossbar_v2_1_21_axi_crossbar                              |   281|
|307   |          \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_21_crossbar_sasd                             |   281|
|308   |            addr_arbiter_inst                                                                       |axi_crossbar_v2_1_21_addr_arbiter_sasd                         |   119|
|309   |            \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_21_decerr_slave                              |    13|
|310   |            reg_slice_r                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized7 |   129|
|311   |            splitter_ar                                                                             |axi_crossbar_v2_1_21_splitter__parameterized0                  |     4|
|312   |            splitter_aw                                                                             |axi_crossbar_v2_1_21_splitter                                  |     8|
|313   |      s00_couplers                                                                                  |s00_couplers_imp_1L7QRZA                                       |  1140|
|314   |        auto_pc                                                                                     |design_2_auto_pc_0                                             |  1140|
|315   |          inst                                                                                      |axi_protocol_converter_v2_1_20_axi_protocol_converter          |  1140|
|316   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_20_b2s                             |  1140|
|317   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_20_b2s_ar_channel                  |   177|
|318   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                  |    32|
|319   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_20_b2s_cmd_translator_4            |   133|
|320   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_incr_cmd_5                  |    67|
|321   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_6                  |    61|
|322   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_20_b2s_r_channel                   |    92|
|323   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |    50|
|324   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |    28|
|325   |              SI_REG                                                                                |axi_register_slice_v2_1_20_axi_register_slice                  |   636|
|326   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_20_axic_register_slice                 |   219|
|327   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_20_axic_register_slice_3               |   223|
|328   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |    48|
|329   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |   146|
|330   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_20_b2s_aw_channel                  |   173|
|331   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                  |    16|
|332   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_20_b2s_cmd_translator              |   141|
|333   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_incr_cmd                    |    64|
|334   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                    |    73|
|335   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_20_b2s_b_channel                   |    60|
|336   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo                 |    26|
|337   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |    10|
|338   |    processing_system7_0                                                                            |design_2_processing_system7_0_0                                |   244|
|339   |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|340   |    xadc_wiz_0                                                                                      |design_2_xadc_wiz_0_0                                          |   436|
|341   |      U0                                                                                            |design_2_xadc_wiz_0_0_axi_xadc                                 |   436|
|342   |        AXI_LITE_IPIF_I                                                                             |design_2_xadc_wiz_0_0_axi_lite_ipif                            |   192|
|343   |          I_SLAVE_ATTACHMENT                                                                        |design_2_xadc_wiz_0_0_slave_attachment                         |   192|
|344   |            I_DECODER                                                                               |design_2_xadc_wiz_0_0_address_decoder                          |   133|
|345   |        AXI_XADC_CORE_I                                                                             |design_2_xadc_wiz_0_0_xadc_core_drp                            |    77|
|346   |        \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                       |design_2_xadc_wiz_0_0_interrupt_control                        |    98|
|347   |        SOFT_RESET_I                                                                                |design_2_xadc_wiz_0_0_soft_reset                               |    36|
|348   |    bram_0                                                                                          |design_2_bram_0_0                                              |     3|
|349   |      U0                                                                                            |bram                                                           |     3|
|350   |    crossbar_wrap_0                                                                                 |design_2_crossbar_wrap_0_0                                     |  1237|
|351   |      U0                                                                                            |crossbar_wrap                                                  |  1237|
|352   |        crossbar_inst                                                                               |crossbar                                                       |  1095|
|353   |          crossbar_axi_wr_cntrl_inst                                                                |crossbar_axi_wr_cntrl                                          |   534|
|354   |          plasoc_crossbar_axi4_read_cntrl_inst                                                      |crossbar_axi_rd_cntrl                                          |   561|
|355   |    axi_full2lite_conver_0                                                                          |design_2_axi_full2lite_conver_0_0                              |   175|
|356   |      U0                                                                                            |axi_full2lite_converter                                        |   175|
|357   |        axi_full2lite_rd_cntrl_inst                                                                 |axi_full2lite_rd_cntrl                                         |    81|
|358   |        axi_full2lite_wr_cntrl_inst                                                                 |axi_full2lite_wr_cntrl                                         |    94|
|359   |    axi_bram_ctrl_0                                                                                 |design_2_axi_bram_ctrl_0_0                                     |   574|
|360   |      U0                                                                                            |axi_bram_ctrl                                                  |   574|
|361   |        \gext_inst.abcv4_0_ext_inst                                                                 |axi_bram_ctrl_top                                              |   574|
|362   |          \GEN_AXI4.I_FULL_AXI                                                                      |full_axi                                                       |   574|
|363   |            \GEN_ARB.I_SNG_PORT                                                                     |sng_port_arb                                                   |    31|
|364   |            I_RD_CHNL                                                                               |rd_chnl                                                        |   326|
|365   |              \GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW                                          |ua_narrow_1                                                    |     6|
|366   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                        |wrap_brst_2                                                    |    53|
|367   |            I_WR_CHNL                                                                               |wr_chnl                                                        |   196|
|368   |              BID_FIFO                                                                              |SRL_FIFO                                                       |    27|
|369   |              \GEN_UA_NARROW.I_UA_NARROW                                                            |ua_narrow                                                      |     4|
|370   |              I_WRAP_BRST                                                                           |wrap_brst                                                      |    44|
|371   |    uart_0                                                                                          |design_2_uart_0_0                                              |   256|
|372   |      U0                                                                                            |uart                                                           |   256|
|373   |        uart_axi_rd_cntrl_inst                                                                      |uart_axi_rd_cntrl                                              |    23|
|374   |          uart_fifo_inst                                                                            |uart_fifo_0                                                    |     6|
|375   |        uart_axi_wr_cntrl_inst                                                                      |uart_axi_wr_cntrl                                              |    83|
|376   |          uart_fifo_inst                                                                            |uart_fifo                                                      |    29|
|377   |        uart_core_inst                                                                              |uart_core                                                      |    64|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:23 ; elapsed = 00:04:48 . Memory (MB): peak = 1655.008 ; gain = 981.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:15 ; elapsed = 00:04:17 . Memory (MB): peak = 1655.008 ; gain = 715.398
Synthesis Optimization Complete : Time (s): cpu = 00:04:23 ; elapsed = 00:04:48 . Memory (MB): peak = 1655.008 ; gain = 981.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1655.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1655.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 322 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDR => FDRE: 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1015 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:35 ; elapsed = 00:05:01 . Memory (MB): peak = 1655.008 ; gain = 1304.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1655.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/boblu/Documents/TuD/MSc_Computer_Engineering/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 17:02:49 2020...
