Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,1314
design__instance__area,39300
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,40
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0002448368177283555
power__switching__total,0.00032948650186881423
power__leakage__total,1.085573408943219E-8
power__total,0.000574334233533591
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2801254585359999
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2916299229094417
timing__hold__ws__corner:nom_tt_025C_1v80,0.366121143765115
timing__setup__ws__corner:nom_tt_025C_1v80,7.358390549603712
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.366121
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.857783
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,137
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.29537892412502487
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3092610977064013
timing__hold__ws__corner:nom_ss_100C_1v60,0.9949771288499344
timing__setup__ws__corner:nom_ss_100C_1v60,1.6467077056918582
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.994977
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,1.646708
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,33
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27185318654556206
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2820893876109543
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13761969731100646
timing__setup__ws__corner:nom_ff_n40C_1v95,9.016521118274394
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.137620
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,10.153156
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,154
design__max_fanout_violation__count,5
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2704364031481929
clock__skew__worst_setup,0.27791969512386705
timing__hold__ws,0.13386653275896312
timing__setup__ws,1.3275585451148575
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133867
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.327559
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,1312
design__instance__area__stdcell,7811.24
design__instance__count__macros,2
design__instance__area__macros,31488.7
design__instance__utilization,0.541586
design__instance__utilization__stdcell,0.190166
design__instance__count__class:macro,2
design__instance__count__class:buffer,2
design__instance__count__class:inverter,23
design__instance__count__class:sequential_cell,42
design__instance__count__class:multi_input_combinational_cell,560
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2569
design__instance__count__class:tap_cell,463
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,81626.3
design__violations,0
design__instance__count__class:timing_repair_buffer,107
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
antenna__violating__nets,31
antenna__violating__pins,40
route__antenna_violation__count,31
antenna_diodes_count,107
design__instance__count__class:antenna_cell,107
route__net,886
route__net__special,2
route__drc_errors__iter:1,1269
route__wirelength__iter:1,105220
route__drc_errors__iter:2,440
route__wirelength__iter:2,103351
route__drc_errors__iter:3,307
route__wirelength__iter:3,102309
route__drc_errors__iter:4,32
route__wirelength__iter:4,102318
route__drc_errors__iter:5,4
route__wirelength__iter:5,102308
route__drc_errors__iter:6,4
route__wirelength__iter:6,102314
route__drc_errors__iter:7,3
route__wirelength__iter:7,102360
route__drc_errors__iter:8,2
route__wirelength__iter:8,102385
route__drc_errors__iter:9,2
route__wirelength__iter:9,102395
route__drc_errors__iter:10,2
route__wirelength__iter:10,102383
route__drc_errors__iter:11,2
route__wirelength__iter:11,102328
route__drc_errors__iter:12,2
route__wirelength__iter:12,102330
route__drc_errors__iter:13,2
route__wirelength__iter:13,102332
route__drc_errors__iter:14,2
route__wirelength__iter:14,102339
route__drc_errors__iter:15,2
route__wirelength__iter:15,102343
route__drc_errors__iter:16,2
route__wirelength__iter:16,102334
route__drc_errors__iter:17,0
route__wirelength__iter:17,102334
route__drc_errors,0
route__wirelength,102334
route__vias,9128
route__vias__singlecut,9128
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,590.655
timing__unannotated_net__count__corner:nom_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,37
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27784750286964904
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28641817506196987
timing__hold__ws__corner:min_tt_025C_1v80,0.3605936762360863
timing__setup__ws__corner:min_tt_025C_1v80,7.4466435125947585
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.360594
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.993886
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,94
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2912493384458365
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.30205869216390135
timing__hold__ws__corner:min_ss_100C_1v60,0.985526799174749
timing__setup__ws__corner:min_ss_100C_1v60,1.9422917157709072
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.985527
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,1.942292
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,31
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2704364031481929
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27791969512386705
timing__hold__ws__corner:min_ff_n40C_1v95,0.13386653275896312
timing__setup__ws__corner:min_ff_n40C_1v95,9.080489506227186
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.133867
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,10.275296
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,46
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28177819208835064
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2985418385893328
timing__hold__ws__corner:max_tt_025C_1v80,0.3695367449969741
timing__setup__ws__corner:max_tt_025C_1v80,7.274128172365238
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.369537
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.681842
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,154
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2988777920860858
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31828166003659963
timing__hold__ws__corner:max_ss_100C_1v60,1.0006679101905043
timing__setup__ws__corner:max_ss_100C_1v60,1.3275585451148575
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.000668
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.327559
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,33
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27223454816530646
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28768185869991325
timing__hold__ws__corner:max_ff_n40C_1v95,0.13996720845181726
timing__setup__ws__corner:max_ff_n40C_1v95,8.953952499550637
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.139967
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,10.026335
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000686567
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000228987
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000802222
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000228987
design_powergrid__voltage__worst,0.000228987
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.000228987
design_powergrid__drop__worst__net:VPWR,0.0000686567
design_powergrid__voltage__worst__net:VGND,0.000228987
design_powergrid__drop__worst__net:VGND,0.000228987
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000004210000000000000349473054661597615222490276210010051727294921875
ir__drop__worst,0.000068700000000000002926305031625275887563475407660007476806640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
