
screen_paper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048a0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036b0  08004960  08004960  00014960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008010  08008010  00020048  2**0
                  CONTENTS
  4 .ARM          00000008  08008010  08008010  00018010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008018  08008018  00020048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008018  08008018  00018018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800801c  0800801c  0001801c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000048  20000000  08008020  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010c4  20000048  08008068  00020048  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000110c  08008068  0002110c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e21  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003167  00000000  00000000  00031e91  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010e0  00000000  00000000  00034ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ed8  00000000  00000000  000360d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015660  00000000  00000000  00036fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011013  00000000  00000000  0004c610  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000803ec  00000000  00000000  0005d623  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dda0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003950  00000000  00000000  000dda8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000048 	.word	0x20000048
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004948 	.word	0x08004948

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000004c 	.word	0x2000004c
 8000104:	08004948 	.word	0x08004948

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000438:	b590      	push	{r4, r7, lr}
 800043a:	b08b      	sub	sp, #44	; 0x2c
 800043c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043e:	2414      	movs	r4, #20
 8000440:	193b      	adds	r3, r7, r4
 8000442:	0018      	movs	r0, r3
 8000444:	2314      	movs	r3, #20
 8000446:	001a      	movs	r2, r3
 8000448:	2100      	movs	r1, #0
 800044a:	f004 fa75 	bl	8004938 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800044e:	4b4c      	ldr	r3, [pc, #304]	; (8000580 <MX_GPIO_Init+0x148>)
 8000450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000452:	4b4b      	ldr	r3, [pc, #300]	; (8000580 <MX_GPIO_Init+0x148>)
 8000454:	2104      	movs	r1, #4
 8000456:	430a      	orrs	r2, r1
 8000458:	62da      	str	r2, [r3, #44]	; 0x2c
 800045a:	4b49      	ldr	r3, [pc, #292]	; (8000580 <MX_GPIO_Init+0x148>)
 800045c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800045e:	2204      	movs	r2, #4
 8000460:	4013      	ands	r3, r2
 8000462:	613b      	str	r3, [r7, #16]
 8000464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000466:	4b46      	ldr	r3, [pc, #280]	; (8000580 <MX_GPIO_Init+0x148>)
 8000468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800046a:	4b45      	ldr	r3, [pc, #276]	; (8000580 <MX_GPIO_Init+0x148>)
 800046c:	2180      	movs	r1, #128	; 0x80
 800046e:	430a      	orrs	r2, r1
 8000470:	62da      	str	r2, [r3, #44]	; 0x2c
 8000472:	4b43      	ldr	r3, [pc, #268]	; (8000580 <MX_GPIO_Init+0x148>)
 8000474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000476:	2280      	movs	r2, #128	; 0x80
 8000478:	4013      	ands	r3, r2
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047e:	4b40      	ldr	r3, [pc, #256]	; (8000580 <MX_GPIO_Init+0x148>)
 8000480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000482:	4b3f      	ldr	r3, [pc, #252]	; (8000580 <MX_GPIO_Init+0x148>)
 8000484:	2101      	movs	r1, #1
 8000486:	430a      	orrs	r2, r1
 8000488:	62da      	str	r2, [r3, #44]	; 0x2c
 800048a:	4b3d      	ldr	r3, [pc, #244]	; (8000580 <MX_GPIO_Init+0x148>)
 800048c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800048e:	2201      	movs	r2, #1
 8000490:	4013      	ands	r3, r2
 8000492:	60bb      	str	r3, [r7, #8]
 8000494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000496:	4b3a      	ldr	r3, [pc, #232]	; (8000580 <MX_GPIO_Init+0x148>)
 8000498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800049a:	4b39      	ldr	r3, [pc, #228]	; (8000580 <MX_GPIO_Init+0x148>)
 800049c:	2102      	movs	r1, #2
 800049e:	430a      	orrs	r2, r1
 80004a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004a2:	4b37      	ldr	r3, [pc, #220]	; (8000580 <MX_GPIO_Init+0x148>)
 80004a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004a6:	2202      	movs	r2, #2
 80004a8:	4013      	ands	r3, r2
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 80004ae:	23a0      	movs	r3, #160	; 0xa0
 80004b0:	05db      	lsls	r3, r3, #23
 80004b2:	2200      	movs	r2, #0
 80004b4:	2120      	movs	r1, #32
 80004b6:	0018      	movs	r0, r3
 80004b8:	f001 fd3d 	bl	8001f36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 80004bc:	4931      	ldr	r1, [pc, #196]	; (8000584 <MX_GPIO_Init+0x14c>)
 80004be:	4b32      	ldr	r3, [pc, #200]	; (8000588 <MX_GPIO_Init+0x150>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 fd37 	bl	8001f36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	2280      	movs	r2, #128	; 0x80
 80004cc:	0192      	lsls	r2, r2, #6
 80004ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	4a2e      	ldr	r2, [pc, #184]	; (800058c <MX_GPIO_Init+0x154>)
 80004d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	193b      	adds	r3, r7, r4
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 80004dc:	193b      	adds	r3, r7, r4
 80004de:	4a2c      	ldr	r2, [pc, #176]	; (8000590 <MX_GPIO_Init+0x158>)
 80004e0:	0019      	movs	r1, r3
 80004e2:	0010      	movs	r0, r2
 80004e4:	f001 faba 	bl	8001a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	2201      	movs	r2, #1
 80004ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80004ee:	193b      	adds	r3, r7, r4
 80004f0:	4a28      	ldr	r2, [pc, #160]	; (8000594 <MX_GPIO_Init+0x15c>)
 80004f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004fa:	193a      	adds	r2, r7, r4
 80004fc:	23a0      	movs	r3, #160	; 0xa0
 80004fe:	05db      	lsls	r3, r3, #23
 8000500:	0011      	movs	r1, r2
 8000502:	0018      	movs	r0, r3
 8000504:	f001 faaa 	bl	8001a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 8000508:	193b      	adds	r3, r7, r4
 800050a:	2281      	movs	r2, #129	; 0x81
 800050c:	0052      	lsls	r2, r2, #1
 800050e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000510:	193b      	adds	r3, r7, r4
 8000512:	2200      	movs	r2, #0
 8000514:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	193b      	adds	r3, r7, r4
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800051c:	193a      	adds	r2, r7, r4
 800051e:	23a0      	movs	r3, #160	; 0xa0
 8000520:	05db      	lsls	r3, r3, #23
 8000522:	0011      	movs	r1, r2
 8000524:	0018      	movs	r0, r3
 8000526:	f001 fa99 	bl	8001a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	2220      	movs	r2, #32
 800052e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000530:	193b      	adds	r3, r7, r4
 8000532:	2201      	movs	r2, #1
 8000534:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	193b      	adds	r3, r7, r4
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000542:	193a      	adds	r2, r7, r4
 8000544:	23a0      	movs	r3, #160	; 0xa0
 8000546:	05db      	lsls	r3, r3, #23
 8000548:	0011      	movs	r1, r2
 800054a:	0018      	movs	r0, r3
 800054c:	f001 fa86 	bl	8001a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8000550:	0021      	movs	r1, r4
 8000552:	187b      	adds	r3, r7, r1
 8000554:	4a0b      	ldr	r2, [pc, #44]	; (8000584 <MX_GPIO_Init+0x14c>)
 8000556:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2201      	movs	r2, #1
 800055c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800056a:	187b      	adds	r3, r7, r1
 800056c:	4a06      	ldr	r2, [pc, #24]	; (8000588 <MX_GPIO_Init+0x150>)
 800056e:	0019      	movs	r1, r3
 8000570:	0010      	movs	r0, r2
 8000572:	f001 fa73 	bl	8001a5c <HAL_GPIO_Init>

}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	b00b      	add	sp, #44	; 0x2c
 800057c:	bd90      	pop	{r4, r7, pc}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	40021000 	.word	0x40021000
 8000584:	00000c14 	.word	0x00000c14
 8000588:	50000400 	.word	0x50000400
 800058c:	10110000 	.word	0x10110000
 8000590:	50000800 	.word	0x50000800
 8000594:	10120000 	.word	0x10120000

08000598 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800059c:	4b1b      	ldr	r3, [pc, #108]	; (800060c <MX_I2C1_Init+0x74>)
 800059e:	4a1c      	ldr	r2, [pc, #112]	; (8000610 <MX_I2C1_Init+0x78>)
 80005a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80005a2:	4b1a      	ldr	r3, [pc, #104]	; (800060c <MX_I2C1_Init+0x74>)
 80005a4:	4a1b      	ldr	r2, [pc, #108]	; (8000614 <MX_I2C1_Init+0x7c>)
 80005a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005a8:	4b18      	ldr	r3, [pc, #96]	; (800060c <MX_I2C1_Init+0x74>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ae:	4b17      	ldr	r3, [pc, #92]	; (800060c <MX_I2C1_Init+0x74>)
 80005b0:	2201      	movs	r2, #1
 80005b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005b4:	4b15      	ldr	r3, [pc, #84]	; (800060c <MX_I2C1_Init+0x74>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005ba:	4b14      	ldr	r3, [pc, #80]	; (800060c <MX_I2C1_Init+0x74>)
 80005bc:	2200      	movs	r2, #0
 80005be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <MX_I2C1_Init+0x74>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005c6:	4b11      	ldr	r3, [pc, #68]	; (800060c <MX_I2C1_Init+0x74>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <MX_I2C1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <MX_I2C1_Init+0x74>)
 80005d4:	0018      	movs	r0, r3
 80005d6:	f001 fccb 	bl	8001f70 <HAL_I2C_Init>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005de:	f000 f923 	bl	8000828 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <MX_I2C1_Init+0x74>)
 80005e4:	2100      	movs	r1, #0
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 fd58 	bl	800209c <HAL_I2CEx_ConfigAnalogFilter>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005f0:	f000 f91a 	bl	8000828 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005f4:	4b05      	ldr	r3, [pc, #20]	; (800060c <MX_I2C1_Init+0x74>)
 80005f6:	2100      	movs	r1, #0
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 fd9b 	bl	8002134 <HAL_I2CEx_ConfigDigitalFilter>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000602:	f000 f911 	bl	8000828 <Error_Handler>
  }

}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000cd4 	.word	0x20000cd4
 8000610:	40005400 	.word	0x40005400
 8000614:	00303d5b 	.word	0x00303d5b

08000618 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	230c      	movs	r3, #12
 8000622:	18fb      	adds	r3, r7, r3
 8000624:	0018      	movs	r0, r3
 8000626:	2314      	movs	r3, #20
 8000628:	001a      	movs	r2, r3
 800062a:	2100      	movs	r1, #0
 800062c:	f004 f984 	bl	8004938 <memset>
  if(i2cHandle->Instance==I2C1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a18      	ldr	r2, [pc, #96]	; (8000698 <HAL_I2C_MspInit+0x80>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d129      	bne.n	800068e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800063a:	4b18      	ldr	r3, [pc, #96]	; (800069c <HAL_I2C_MspInit+0x84>)
 800063c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800063e:	4b17      	ldr	r3, [pc, #92]	; (800069c <HAL_I2C_MspInit+0x84>)
 8000640:	2102      	movs	r1, #2
 8000642:	430a      	orrs	r2, r1
 8000644:	62da      	str	r2, [r3, #44]	; 0x2c
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <HAL_I2C_MspInit+0x84>)
 8000648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064a:	2202      	movs	r2, #2
 800064c:	4013      	ands	r3, r2
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 8000652:	210c      	movs	r1, #12
 8000654:	187b      	adds	r3, r7, r1
 8000656:	22c0      	movs	r2, #192	; 0xc0
 8000658:	0092      	lsls	r2, r2, #2
 800065a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2212      	movs	r2, #18
 8000660:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000662:	187b      	adds	r3, r7, r1
 8000664:	2201      	movs	r2, #1
 8000666:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000668:	187b      	adds	r3, r7, r1
 800066a:	2203      	movs	r2, #3
 800066c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2204      	movs	r2, #4
 8000672:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000674:	187b      	adds	r3, r7, r1
 8000676:	4a0a      	ldr	r2, [pc, #40]	; (80006a0 <HAL_I2C_MspInit+0x88>)
 8000678:	0019      	movs	r1, r3
 800067a:	0010      	movs	r0, r2
 800067c:	f001 f9ee 	bl	8001a5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <HAL_I2C_MspInit+0x84>)
 8000682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <HAL_I2C_MspInit+0x84>)
 8000686:	2180      	movs	r1, #128	; 0x80
 8000688:	0389      	lsls	r1, r1, #14
 800068a:	430a      	orrs	r2, r1
 800068c:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	b008      	add	sp, #32
 8000694:	bd80      	pop	{r7, pc}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	40005400 	.word	0x40005400
 800069c:	40021000 	.word	0x40021000
 80006a0:	50000400 	.word	0x50000400

080006a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a4:	b590      	push	{r4, r7, lr}
 80006a6:	b089      	sub	sp, #36	; 0x24
 80006a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006aa:	f001 f8a5 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ae:	f000 f83f 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b2:	f7ff fec1 	bl	8000438 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006b6:	f7ff ff6f 	bl	8000598 <MX_I2C1_Init>
  MX_SPI1_Init();
 80006ba:	f000 f8bb 	bl	8000834 <MX_SPI1_Init>
  MX_SPI2_Init();
 80006be:	f000 f8f1 	bl	80008a4 <MX_SPI2_Init>
  MX_TSC_Init();
 80006c2:	f000 fa6d 	bl	8000ba0 <MX_TSC_Init>
  MX_USART1_UART_Init();
 80006c6:	f000 fb4b 	bl	8000d60 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 80006ca:	f000 fbbd 	bl	8000e48 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

	gde021a1_Init();
 80006ce:	f000 fc23 	bl	8000f18 <gde021a1_Init>
	gde021a1_Init(); //why need 2 init?!
 80006d2:	f000 fc21 	bl	8000f18 <gde021a1_Init>

  // for debug // BEGIN
	#define BLACK 0
	clear_paper_screen();
 80006d6:	f003 fe21 	bl	800431c <clear_paper_screen>
	set_font(12);
 80006da:	200c      	movs	r0, #12
 80006dc:	f004 f850 	bl	8004780 <set_font>
	uint8_t string[] = "V.1 memory display";
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	4a12      	ldr	r2, [pc, #72]	; (800072c <main+0x88>)
 80006e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006e6:	c313      	stmia	r3!, {r0, r1, r4}
 80006e8:	6811      	ldr	r1, [r2, #0]
 80006ea:	6019      	str	r1, [r3, #0]
 80006ec:	8891      	ldrh	r1, [r2, #4]
 80006ee:	8099      	strh	r1, [r3, #4]
 80006f0:	7992      	ldrb	r2, [r2, #6]
 80006f2:	719a      	strb	r2, [r3, #6]
	draw_string(20, 50, string);
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	001a      	movs	r2, r3
 80006f8:	2132      	movs	r1, #50	; 0x32
 80006fa:	2014      	movs	r0, #20
 80006fc:	f003 ffe0 	bl	80046c0 <draw_string>
	draw_h_line(0, 40 , 172);
 8000700:	22ac      	movs	r2, #172	; 0xac
 8000702:	2128      	movs	r1, #40	; 0x28
 8000704:	2000      	movs	r0, #0
 8000706:	f003 fec2 	bl	800448e <draw_h_line>
	draw_rectangle(15, 45, 140, 20);
 800070a:	2314      	movs	r3, #20
 800070c:	228c      	movs	r2, #140	; 0x8c
 800070e:	212d      	movs	r1, #45	; 0x2d
 8000710:	200f      	movs	r0, #15
 8000712:	f003 feed 	bl	80044f0 <draw_rectangle>
	fill_rectangle(10, 10, 152, 10, BLACK);
 8000716:	2300      	movs	r3, #0
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	230a      	movs	r3, #10
 800071c:	2298      	movs	r2, #152	; 0x98
 800071e:	210a      	movs	r1, #10
 8000720:	200a      	movs	r0, #10
 8000722:	f004 f863 	bl	80047ec <fill_rectangle>

	display_screen();
 8000726:	f004 f8af 	bl	8004888 <display_screen>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800072a:	e7fe      	b.n	800072a <main+0x86>
 800072c:	08004960 	.word	0x08004960

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b09d      	sub	sp, #116	; 0x74
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	2438      	movs	r4, #56	; 0x38
 8000738:	193b      	adds	r3, r7, r4
 800073a:	0018      	movs	r0, r3
 800073c:	2338      	movs	r3, #56	; 0x38
 800073e:	001a      	movs	r2, r3
 8000740:	2100      	movs	r1, #0
 8000742:	f004 f8f9 	bl	8004938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000746:	2324      	movs	r3, #36	; 0x24
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	0018      	movs	r0, r3
 800074c:	2314      	movs	r3, #20
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	f004 f8f1 	bl	8004938 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000756:	003b      	movs	r3, r7
 8000758:	0018      	movs	r0, r3
 800075a:	2324      	movs	r3, #36	; 0x24
 800075c:	001a      	movs	r2, r3
 800075e:	2100      	movs	r1, #0
 8000760:	f004 f8ea 	bl	8004938 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000764:	4b2e      	ldr	r3, [pc, #184]	; (8000820 <SystemClock_Config+0xf0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a2e      	ldr	r2, [pc, #184]	; (8000824 <SystemClock_Config+0xf4>)
 800076a:	401a      	ands	r2, r3
 800076c:	4b2c      	ldr	r3, [pc, #176]	; (8000820 <SystemClock_Config+0xf0>)
 800076e:	2180      	movs	r1, #128	; 0x80
 8000770:	0109      	lsls	r1, r1, #4
 8000772:	430a      	orrs	r2, r1
 8000774:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8000776:	0021      	movs	r1, r4
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2221      	movs	r2, #33	; 0x21
 800077c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	22a0      	movs	r2, #160	; 0xa0
 8000782:	02d2      	lsls	r2, r2, #11
 8000784:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2201      	movs	r2, #1
 800078a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2202      	movs	r2, #2
 8000790:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2280      	movs	r2, #128	; 0x80
 8000796:	0252      	lsls	r2, r2, #9
 8000798:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2280      	movs	r2, #128	; 0x80
 800079e:	02d2      	lsls	r2, r2, #11
 80007a0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2280      	movs	r2, #128	; 0x80
 80007a6:	03d2      	lsls	r2, r2, #15
 80007a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 fe51 	bl	8002454 <HAL_RCC_OscConfig>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007b6:	f000 f837 	bl	8000828 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	2124      	movs	r1, #36	; 0x24
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	220f      	movs	r2, #15
 80007c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2203      	movs	r2, #3
 80007c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2100      	movs	r1, #0
 80007de:	0018      	movs	r0, r3
 80007e0:	f002 f9f8 	bl	8002bd4 <HAL_RCC_ClockConfig>
 80007e4:	1e03      	subs	r3, r0, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80007e8:	f000 f81e 	bl	8000828 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80007ec:	003b      	movs	r3, r7
 80007ee:	2249      	movs	r2, #73	; 0x49
 80007f0:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007f2:	003b      	movs	r3, r7
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007f8:	003b      	movs	r3, r7
 80007fa:	2200      	movs	r2, #0
 80007fc:	619a      	str	r2, [r3, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80007fe:	003b      	movs	r3, r7
 8000800:	2280      	movs	r2, #128	; 0x80
 8000802:	04d2      	lsls	r2, r2, #19
 8000804:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000806:	003b      	movs	r3, r7
 8000808:	0018      	movs	r0, r3
 800080a:	f002 fbc7 	bl	8002f9c <HAL_RCCEx_PeriphCLKConfig>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000812:	f000 f809 	bl	8000828 <Error_Handler>
  }
}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	b01d      	add	sp, #116	; 0x74
 800081c:	bd90      	pop	{r4, r7, pc}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	40007000 	.word	0x40007000
 8000824:	ffffe7ff 	.word	0xffffe7ff

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800082c:	46c0      	nop			; (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000838:	4b18      	ldr	r3, [pc, #96]	; (800089c <MX_SPI1_Init+0x68>)
 800083a:	4a19      	ldr	r2, [pc, #100]	; (80008a0 <MX_SPI1_Init+0x6c>)
 800083c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800083e:	4b17      	ldr	r3, [pc, #92]	; (800089c <MX_SPI1_Init+0x68>)
 8000840:	2282      	movs	r2, #130	; 0x82
 8000842:	0052      	lsls	r2, r2, #1
 8000844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <MX_SPI1_Init+0x68>)
 8000848:	2280      	movs	r2, #128	; 0x80
 800084a:	0212      	lsls	r2, r2, #8
 800084c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800084e:	4b13      	ldr	r3, [pc, #76]	; (800089c <MX_SPI1_Init+0x68>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000854:	4b11      	ldr	r3, [pc, #68]	; (800089c <MX_SPI1_Init+0x68>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800085a:	4b10      	ldr	r3, [pc, #64]	; (800089c <MX_SPI1_Init+0x68>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000860:	4b0e      	ldr	r3, [pc, #56]	; (800089c <MX_SPI1_Init+0x68>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000866:	4b0d      	ldr	r3, [pc, #52]	; (800089c <MX_SPI1_Init+0x68>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800086c:	4b0b      	ldr	r3, [pc, #44]	; (800089c <MX_SPI1_Init+0x68>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000872:	4b0a      	ldr	r3, [pc, #40]	; (800089c <MX_SPI1_Init+0x68>)
 8000874:	2200      	movs	r2, #0
 8000876:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000878:	4b08      	ldr	r3, [pc, #32]	; (800089c <MX_SPI1_Init+0x68>)
 800087a:	2200      	movs	r2, #0
 800087c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800087e:	4b07      	ldr	r3, [pc, #28]	; (800089c <MX_SPI1_Init+0x68>)
 8000880:	2207      	movs	r2, #7
 8000882:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000884:	4b05      	ldr	r3, [pc, #20]	; (800089c <MX_SPI1_Init+0x68>)
 8000886:	0018      	movs	r0, r3
 8000888:	f002 fcec 	bl	8003264 <HAL_SPI_Init>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000890:	f7ff ffca 	bl	8000828 <Error_Handler>
  }

}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	20000d78 	.word	0x20000d78
 80008a0:	40013000 	.word	0x40013000

080008a4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80008a8:	4b17      	ldr	r3, [pc, #92]	; (8000908 <MX_SPI2_Init+0x64>)
 80008aa:	4a18      	ldr	r2, [pc, #96]	; (800090c <MX_SPI2_Init+0x68>)
 80008ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008ae:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_SPI2_Init+0x64>)
 80008b0:	2282      	movs	r2, #130	; 0x82
 80008b2:	0052      	lsls	r2, r2, #1
 80008b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008b6:	4b14      	ldr	r3, [pc, #80]	; (8000908 <MX_SPI2_Init+0x64>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <MX_SPI2_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c2:	4b11      	ldr	r3, [pc, #68]	; (8000908 <MX_SPI2_Init+0x64>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <MX_SPI2_Init+0x64>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80008ce:	4b0e      	ldr	r3, [pc, #56]	; (8000908 <MX_SPI2_Init+0x64>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008d4:	4b0c      	ldr	r3, [pc, #48]	; (8000908 <MX_SPI2_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008da:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <MX_SPI2_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e0:	4b09      	ldr	r3, [pc, #36]	; (8000908 <MX_SPI2_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e6:	4b08      	ldr	r3, [pc, #32]	; (8000908 <MX_SPI2_Init+0x64>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <MX_SPI2_Init+0x64>)
 80008ee:	2207      	movs	r2, #7
 80008f0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008f2:	4b05      	ldr	r3, [pc, #20]	; (8000908 <MX_SPI2_Init+0x64>)
 80008f4:	0018      	movs	r0, r3
 80008f6:	f002 fcb5 	bl	8003264 <HAL_SPI_Init>
 80008fa:	1e03      	subs	r3, r0, #0
 80008fc:	d001      	beq.n	8000902 <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 80008fe:	f7ff ff93 	bl	8000828 <Error_Handler>
  }

}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000d20 	.word	0x20000d20
 800090c:	40003800 	.word	0x40003800

08000910 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b08b      	sub	sp, #44	; 0x2c
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	2314      	movs	r3, #20
 800091a:	18fb      	adds	r3, r7, r3
 800091c:	0018      	movs	r0, r3
 800091e:	2314      	movs	r3, #20
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f004 f808 	bl	8004938 <memset>
  if(spiHandle->Instance==SPI1)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a42      	ldr	r2, [pc, #264]	; (8000a38 <HAL_SPI_MspInit+0x128>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d14e      	bne.n	80009d0 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000932:	4b42      	ldr	r3, [pc, #264]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 8000934:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000936:	4b41      	ldr	r3, [pc, #260]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	0149      	lsls	r1, r1, #5
 800093c:	430a      	orrs	r2, r1
 800093e:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000940:	4b3e      	ldr	r3, [pc, #248]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 8000942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000944:	4b3d      	ldr	r3, [pc, #244]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 8000946:	2101      	movs	r1, #1
 8000948:	430a      	orrs	r2, r1
 800094a:	62da      	str	r2, [r3, #44]	; 0x2c
 800094c:	4b3b      	ldr	r3, [pc, #236]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 800094e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000950:	2201      	movs	r2, #1
 8000952:	4013      	ands	r3, r2
 8000954:	613b      	str	r3, [r7, #16]
 8000956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000958:	4b38      	ldr	r3, [pc, #224]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 800095a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800095c:	4b37      	ldr	r3, [pc, #220]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 800095e:	2102      	movs	r1, #2
 8000960:	430a      	orrs	r2, r1
 8000962:	62da      	str	r2, [r3, #44]	; 0x2c
 8000964:	4b35      	ldr	r3, [pc, #212]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 8000966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000968:	2202      	movs	r2, #2
 800096a:	4013      	ands	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 8000970:	2114      	movs	r1, #20
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	0212      	lsls	r2, r2, #8
 8000978:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	000c      	movs	r4, r1
 800097c:	193b      	adds	r3, r7, r4
 800097e:	2202      	movs	r2, #2
 8000980:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	193b      	adds	r3, r7, r4
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	193b      	adds	r3, r7, r4
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800098e:	193b      	adds	r3, r7, r4
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 8000994:	193a      	adds	r2, r7, r4
 8000996:	23a0      	movs	r3, #160	; 0xa0
 8000998:	05db      	lsls	r3, r3, #23
 800099a:	0011      	movs	r1, r2
 800099c:	0018      	movs	r0, r3
 800099e:	f001 f85d 	bl	8001a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 80009a2:	0021      	movs	r1, r4
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	2228      	movs	r2, #40	; 0x28
 80009a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2202      	movs	r2, #2
 80009ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2200      	movs	r2, #0
 80009b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	4a1e      	ldr	r2, [pc, #120]	; (8000a40 <HAL_SPI_MspInit+0x130>)
 80009c6:	0019      	movs	r1, r3
 80009c8:	0010      	movs	r0, r2
 80009ca:	f001 f847 	bl	8001a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80009ce:	e02e      	b.n	8000a2e <HAL_SPI_MspInit+0x11e>
  else if(spiHandle->Instance==SPI2)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a1b      	ldr	r2, [pc, #108]	; (8000a44 <HAL_SPI_MspInit+0x134>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d129      	bne.n	8000a2e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80009da:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 80009dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009de:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 80009e0:	2180      	movs	r1, #128	; 0x80
 80009e2:	01c9      	lsls	r1, r1, #7
 80009e4:	430a      	orrs	r2, r1
 80009e6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e8:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 80009ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 80009ee:	2102      	movs	r1, #2
 80009f0:	430a      	orrs	r2, r1
 80009f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80009f4:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <HAL_SPI_MspInit+0x12c>)
 80009f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f8:	2202      	movs	r2, #2
 80009fa:	4013      	ands	r3, r2
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8000a00:	2114      	movs	r1, #20
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	22f0      	movs	r2, #240	; 0xf0
 8000a06:	0212      	lsls	r2, r2, #8
 8000a08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2202      	movs	r2, #2
 8000a0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2203      	movs	r2, #3
 8000a1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	4a06      	ldr	r2, [pc, #24]	; (8000a40 <HAL_SPI_MspInit+0x130>)
 8000a26:	0019      	movs	r1, r3
 8000a28:	0010      	movs	r0, r2
 8000a2a:	f001 f817 	bl	8001a5c <HAL_GPIO_Init>
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b00b      	add	sp, #44	; 0x2c
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	40013000 	.word	0x40013000
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	50000400 	.word	0x50000400
 8000a44:	40003800 	.word	0x40003800

08000a48 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a16      	ldr	r2, [pc, #88]	; (8000ab0 <HAL_SPI_MspDeInit+0x68>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d113      	bne.n	8000a82 <HAL_SPI_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <HAL_SPI_MspDeInit+0x6c>)
 8000a5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <HAL_SPI_MspDeInit+0x6c>)
 8000a60:	4915      	ldr	r1, [pc, #84]	; (8000ab8 <HAL_SPI_MspDeInit+0x70>)
 8000a62:	400a      	ands	r2, r1
 8000a64:	635a      	str	r2, [r3, #52]	; 0x34
    /**SPI1 GPIO Configuration    
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(ePD1_CS_GPIO_Port, ePD1_CS_Pin);
 8000a66:	2380      	movs	r3, #128	; 0x80
 8000a68:	021a      	lsls	r2, r3, #8
 8000a6a:	23a0      	movs	r3, #160	; 0xa0
 8000a6c:	05db      	lsls	r3, r3, #23
 8000a6e:	0011      	movs	r1, r2
 8000a70:	0018      	movs	r0, r3
 8000a72:	f001 f969 	bl	8001d48 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, ePD1_SCK_Pin|ePD1_MOSI_Pin);
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <HAL_SPI_MspDeInit+0x74>)
 8000a78:	2128      	movs	r1, #40	; 0x28
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f001 f964 	bl	8001d48 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
} 
 8000a80:	e011      	b.n	8000aa6 <HAL_SPI_MspDeInit+0x5e>
  else if(spiHandle->Instance==SPI2)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a0e      	ldr	r2, [pc, #56]	; (8000ac0 <HAL_SPI_MspDeInit+0x78>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d10c      	bne.n	8000aa6 <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <HAL_SPI_MspDeInit+0x6c>)
 8000a8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a90:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <HAL_SPI_MspDeInit+0x6c>)
 8000a92:	490c      	ldr	r1, [pc, #48]	; (8000ac4 <HAL_SPI_MspDeInit+0x7c>)
 8000a94:	400a      	ands	r2, r1
 8000a96:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOB, NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin);
 8000a98:	23f0      	movs	r3, #240	; 0xf0
 8000a9a:	021b      	lsls	r3, r3, #8
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <HAL_SPI_MspDeInit+0x74>)
 8000a9e:	0019      	movs	r1, r3
 8000aa0:	0010      	movs	r0, r2
 8000aa2:	f001 f951 	bl	8001d48 <HAL_GPIO_DeInit>
} 
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b002      	add	sp, #8
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	40013000 	.word	0x40013000
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	ffffefff 	.word	0xffffefff
 8000abc:	50000400 	.word	0x50000400
 8000ac0:	40003800 	.word	0x40003800
 8000ac4:	ffffbfff 	.word	0xffffbfff

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <HAL_MspInit+0x24>)
 8000ace:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_MspInit+0x24>)
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad8:	4b04      	ldr	r3, [pc, #16]	; (8000aec <HAL_MspInit+0x24>)
 8000ada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000adc:	4b03      	ldr	r3, [pc, #12]	; (8000aec <HAL_MspInit+0x24>)
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	0549      	lsls	r1, r1, #21
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40021000 	.word	0x40021000

08000af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <HardFault_Handler+0x4>

08000b00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b18:	f000 feb8 	bl	800188c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <SystemInit+0x64>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <SystemInit+0x64>)
 8000b2e:	2180      	movs	r1, #128	; 0x80
 8000b30:	0049      	lsls	r1, r1, #1
 8000b32:	430a      	orrs	r2, r1
 8000b34:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000b36:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <SystemInit+0x64>)
 8000b38:	68da      	ldr	r2, [r3, #12]
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <SystemInit+0x64>)
 8000b3c:	4913      	ldr	r1, [pc, #76]	; (8000b8c <SystemInit+0x68>)
 8000b3e:	400a      	ands	r2, r1
 8000b40:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <SystemInit+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <SystemInit+0x64>)
 8000b48:	4911      	ldr	r1, [pc, #68]	; (8000b90 <SystemInit+0x6c>)
 8000b4a:	400a      	ands	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <SystemInit+0x64>)
 8000b50:	689a      	ldr	r2, [r3, #8]
 8000b52:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <SystemInit+0x64>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	438a      	bics	r2, r1
 8000b58:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <SystemInit+0x64>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <SystemInit+0x64>)
 8000b60:	490c      	ldr	r1, [pc, #48]	; (8000b94 <SystemInit+0x70>)
 8000b62:	400a      	ands	r2, r1
 8000b64:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <SystemInit+0x64>)
 8000b68:	68da      	ldr	r2, [r3, #12]
 8000b6a:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <SystemInit+0x64>)
 8000b6c:	490a      	ldr	r1, [pc, #40]	; (8000b98 <SystemInit+0x74>)
 8000b6e:	400a      	ands	r2, r1
 8000b70:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <SystemInit+0x64>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <SystemInit+0x78>)
 8000b7a:	2280      	movs	r2, #128	; 0x80
 8000b7c:	0512      	lsls	r2, r2, #20
 8000b7e:	609a      	str	r2, [r3, #8]
#endif
}
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	88ff400c 	.word	0x88ff400c
 8000b90:	fef6fff6 	.word	0xfef6fff6
 8000b94:	fffbffff 	.word	0xfffbffff
 8000b98:	ff02ffff 	.word	0xff02ffff
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <MX_TSC_Init>:

TSC_HandleTypeDef htsc;

/* TSC init function */
void MX_TSC_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0

  /** Configure the TSC peripheral 
  */
  htsc.Instance = TSC;
 8000ba4:	4b1e      	ldr	r3, [pc, #120]	; (8000c20 <MX_TSC_Init+0x80>)
 8000ba6:	4a1f      	ldr	r2, [pc, #124]	; (8000c24 <MX_TSC_Init+0x84>)
 8000ba8:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000baa:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bac:	2280      	movs	r2, #128	; 0x80
 8000bae:	0552      	lsls	r2, r2, #21
 8000bb0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000bb2:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	0452      	lsls	r2, r2, #17
 8000bb8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000bba:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000bc0:	4b17      	ldr	r3, [pc, #92]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000bcc:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bce:	2280      	movs	r2, #128	; 0x80
 8000bd0:	0192      	lsls	r2, r2, #6
 8000bd2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bd6:	22a0      	movs	r2, #160	; 0xa0
 8000bd8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_TSC_Init+0x80>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <MX_TSC_Init+0x80>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000bec:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bf4:	2291      	movs	r2, #145	; 0x91
 8000bf6:	0092      	lsls	r2, r2, #2
 8000bf8:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <MX_TSC_Init+0x80>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000c00:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <MX_TSC_Init+0x80>)
 8000c02:	2291      	movs	r2, #145	; 0x91
 8000c04:	00d2      	lsls	r2, r2, #3
 8000c06:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000c08:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <MX_TSC_Init+0x80>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f002 fdc5 	bl	800379a <HAL_TSC_Init>
 8000c10:	1e03      	subs	r3, r0, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TSC_Init+0x78>
  {
    Error_Handler();
 8000c14:	f7ff fe08 	bl	8000828 <Error_Handler>
  }

}
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	20000dd0 	.word	0x20000dd0
 8000c24:	40024000 	.word	0x40024000

08000c28 <HAL_TSC_MspInit>:

void HAL_TSC_MspInit(TSC_HandleTypeDef* tscHandle)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b08b      	sub	sp, #44	; 0x2c
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	2314      	movs	r3, #20
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	0018      	movs	r0, r3
 8000c36:	2314      	movs	r3, #20
 8000c38:	001a      	movs	r2, r3
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	f003 fe7c 	bl	8004938 <memset>
  if(tscHandle->Instance==TSC)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a43      	ldr	r2, [pc, #268]	; (8000d54 <HAL_TSC_MspInit+0x12c>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d17f      	bne.n	8000d4a <HAL_TSC_MspInit+0x122>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* TSC clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000c4a:	4b43      	ldr	r3, [pc, #268]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c4e:	4b42      	ldr	r3, [pc, #264]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c50:	2180      	movs	r1, #128	; 0x80
 8000c52:	0249      	lsls	r1, r1, #9
 8000c54:	430a      	orrs	r2, r1
 8000c56:	631a      	str	r2, [r3, #48]	; 0x30
 8000c58:	4b3f      	ldr	r3, [pc, #252]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	025b      	lsls	r3, r3, #9
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	4b3c      	ldr	r3, [pc, #240]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c6a:	4b3b      	ldr	r3, [pc, #236]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	430a      	orrs	r2, r1
 8000c70:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c72:	4b39      	ldr	r3, [pc, #228]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c76:	2201      	movs	r2, #1
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	4b36      	ldr	r3, [pc, #216]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c82:	4b35      	ldr	r3, [pc, #212]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c84:	2102      	movs	r1, #2
 8000c86:	430a      	orrs	r2, r1
 8000c88:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c8a:	4b33      	ldr	r3, [pc, #204]	; (8000d58 <HAL_TSC_MspInit+0x130>)
 8000c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c8e:	2202      	movs	r2, #2
 8000c90:	4013      	ands	r3, r2
 8000c92:	60bb      	str	r3, [r7, #8]
 8000c94:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c96:	2414      	movs	r4, #20
 8000c98:	193b      	adds	r3, r7, r4
 8000c9a:	2244      	movs	r2, #68	; 0x44
 8000c9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	193b      	adds	r3, r7, r4
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	193b      	adds	r3, r7, r4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000cb0:	193b      	adds	r3, r7, r4
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	193a      	adds	r2, r7, r4
 8000cb8:	23a0      	movs	r3, #160	; 0xa0
 8000cba:	05db      	lsls	r3, r3, #23
 8000cbc:	0011      	movs	r1, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 fecc 	bl	8001a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	2288      	movs	r2, #136	; 0x88
 8000cc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cca:	193b      	adds	r3, r7, r4
 8000ccc:	2212      	movs	r2, #18
 8000cce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	193b      	adds	r3, r7, r4
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	193b      	adds	r3, r7, r4
 8000cd8:	2200      	movs	r2, #0
 8000cda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000cdc:	193b      	adds	r3, r7, r4
 8000cde:	2203      	movs	r2, #3
 8000ce0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	193a      	adds	r2, r7, r4
 8000ce4:	23a0      	movs	r3, #160	; 0xa0
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	0011      	movs	r1, r2
 8000cea:	0018      	movs	r0, r3
 8000cec:	f000 feb6 	bl	8001a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cf0:	0021      	movs	r1, r4
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d10:	000c      	movs	r4, r1
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	4a11      	ldr	r2, [pc, #68]	; (8000d5c <HAL_TSC_MspInit+0x134>)
 8000d16:	0019      	movs	r1, r3
 8000d18:	0010      	movs	r0, r2
 8000d1a:	f000 fe9f 	bl	8001a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d1e:	0021      	movs	r1, r4
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2202      	movs	r2, #2
 8000d24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2212      	movs	r2, #18
 8000d2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <HAL_TSC_MspInit+0x134>)
 8000d42:	0019      	movs	r1, r3
 8000d44:	0010      	movs	r0, r2
 8000d46:	f000 fe89 	bl	8001a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }
}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b00b      	add	sp, #44	; 0x2c
 8000d50:	bd90      	pop	{r4, r7, pc}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	40024000 	.word	0x40024000
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	50000400 	.word	0x50000400

08000d60 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d66:	4a15      	ldr	r2, [pc, #84]	; (8000dbc <MX_USART1_UART_Init+0x5c>)
 8000d68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d6a:	4b13      	ldr	r3, [pc, #76]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d6c:	22e1      	movs	r2, #225	; 0xe1
 8000d6e:	0252      	lsls	r2, r2, #9
 8000d70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d72:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d78:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d90:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000da2:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <MX_USART1_UART_Init+0x58>)
 8000da4:	0018      	movs	r0, r3
 8000da6:	f002 fd9f 	bl	80038e8 <HAL_UART_Init>
 8000daa:	1e03      	subs	r3, r0, #0
 8000dac:	d001      	beq.n	8000db2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000dae:	f7ff fd3b 	bl	8000828 <Error_Handler>
  }

}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000e14 	.word	0x20000e14
 8000dbc:	40013800 	.word	0x40013800

08000dc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	230c      	movs	r3, #12
 8000dca:	18fb      	adds	r3, r7, r3
 8000dcc:	0018      	movs	r0, r3
 8000dce:	2314      	movs	r3, #20
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	f003 fdb0 	bl	8004938 <memset>
  if(uartHandle->Instance==USART1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a18      	ldr	r2, [pc, #96]	; (8000e40 <HAL_UART_MspInit+0x80>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d12a      	bne.n	8000e38 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000de2:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <HAL_UART_MspInit+0x84>)
 8000de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000de6:	4b17      	ldr	r3, [pc, #92]	; (8000e44 <HAL_UART_MspInit+0x84>)
 8000de8:	2180      	movs	r1, #128	; 0x80
 8000dea:	01c9      	lsls	r1, r1, #7
 8000dec:	430a      	orrs	r2, r1
 8000dee:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <HAL_UART_MspInit+0x84>)
 8000df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <HAL_UART_MspInit+0x84>)
 8000df6:	2101      	movs	r1, #1
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <HAL_UART_MspInit+0x84>)
 8000dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e00:	2201      	movs	r2, #1
 8000e02:	4013      	ands	r3, r2
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e08:	210c      	movs	r1, #12
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	22c0      	movs	r2, #192	; 0xc0
 8000e0e:	00d2      	lsls	r2, r2, #3
 8000e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	2202      	movs	r2, #2
 8000e16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	187b      	adds	r3, r7, r1
 8000e20:	2203      	movs	r2, #3
 8000e22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000e24:	187b      	adds	r3, r7, r1
 8000e26:	2204      	movs	r2, #4
 8000e28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	187a      	adds	r2, r7, r1
 8000e2c:	23a0      	movs	r3, #160	; 0xa0
 8000e2e:	05db      	lsls	r3, r3, #23
 8000e30:	0011      	movs	r1, r2
 8000e32:	0018      	movs	r0, r3
 8000e34:	f000 fe12 	bl	8001a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e38:	46c0      	nop			; (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b008      	add	sp, #32
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40013800 	.word	0x40013800
 8000e44:	40021000 	.word	0x40021000

08000e48 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0

  hpcd_USB_FS.Instance = USB;
 8000e4c:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e4e:	4a10      	ldr	r2, [pc, #64]	; (8000e90 <MX_USB_PCD_Init+0x48>)
 8000e50:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e54:	2208      	movs	r2, #8
 8000e56:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e5a:	2202      	movs	r2, #2
 8000e5c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e60:	2202      	movs	r2, #2
 8000e62:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000e70:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000e76:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <MX_USB_PCD_Init+0x44>)
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f001 f9a7 	bl	80021cc <HAL_PCD_Init>
 8000e7e:	1e03      	subs	r3, r0, #0
 8000e80:	d001      	beq.n	8000e86 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8000e82:	f7ff fcd1 	bl	8000828 <Error_Handler>
  }

}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000e94 	.word	0x20000e94
 8000e90:	40005c00 	.word	0x40005c00

08000e94 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]

  if(pcdHandle->Instance==USB)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <HAL_PCD_MspInit+0x28>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d106      	bne.n	8000eb4 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_PCD_MspInit+0x2c>)
 8000ea8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000eaa:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <HAL_PCD_MspInit+0x2c>)
 8000eac:	2180      	movs	r1, #128	; 0x80
 8000eae:	0409      	lsls	r1, r1, #16
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8000eb4:	46c0      	nop			; (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b002      	add	sp, #8
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40005c00 	.word	0x40005c00
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000ec4:	480d      	ldr	r0, [pc, #52]	; (8000efc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ec6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000ec8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000eca:	e003      	b.n	8000ed4 <LoopCopyDataInit>

08000ecc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8000ece:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ed0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ed2:	3104      	adds	r1, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ed4:	480b      	ldr	r0, [pc, #44]	; (8000f04 <LoopForever+0xa>)
  ldr  r3, =_edata
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <LoopForever+0xe>)
  adds  r2, r0, r1
 8000ed8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000eda:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000edc:	d3f6      	bcc.n	8000ecc <CopyDataInit>
  ldr  r2, =_sbss
 8000ede:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <LoopForever+0x12>)
  b  LoopFillZerobss
 8000ee0:	e002      	b.n	8000ee8 <LoopFillZerobss>

08000ee2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000ee2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000ee4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee6:	3204      	adds	r2, #4

08000ee8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <LoopForever+0x16>)
  cmp  r2, r3
 8000eea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000eec:	d3f9      	bcc.n	8000ee2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000eee:	f7ff fe19 	bl	8000b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ef2:	f003 fcfd 	bl	80048f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef6:	f7ff fbd5 	bl	80006a4 <main>

08000efa <LoopForever>:

LoopForever:
    b LoopForever
 8000efa:	e7fe      	b.n	8000efa <LoopForever>
  ldr   r0, =_estack
 8000efc:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8000f00:	08008020 	.word	0x08008020
  ldr  r0, =_sdata
 8000f04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f08:	20000048 	.word	0x20000048
  ldr  r2, =_sbss
 8000f0c:	20000048 	.word	0x20000048
  ldr  r3, = _ebss
 8000f10:	2000110c 	.word	0x2000110c

08000f14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC1_COMP_IRQHandler>
	...

08000f18 <gde021a1_Init>:
  * @brief  Initialize the GDE021A1 EPD Component.
  * @param  None
  * @retval None
  */
void gde021a1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  uint8_t nb_bytes = 0;
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]

  /* Initialize the GDE021A11 */
  EPD_IO_Init();
 8000f24:	f000 fb56 	bl	80015d4 <EPD_IO_Init>

  EPD_IO_WriteReg(EPD_REG_16);  /* Deep sleep mode disable */
 8000f28:	2010      	movs	r0, #16
 8000f2a:	f000 fc31 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f000 fc04 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_17);  /* Data Entry Mode Setting */
 8000f34:	2011      	movs	r0, #17
 8000f36:	f000 fc2b 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	f000 fbfe 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_68);  /* Set the RAM X start/end address */
 8000f40:	2044      	movs	r0, #68	; 0x44
 8000f42:	f000 fc25 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM X address start = 00h */
 8000f46:	2000      	movs	r0, #0
 8000f48:	f000 fbf8 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteData(0x11);       /* RAM X adress end = 11h (17 * 4pixels by address = 72 pixels) */
 8000f4c:	2011      	movs	r0, #17
 8000f4e:	f000 fbf5 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_69);  /* Set the RAM Y start/end address */
 8000f52:	2045      	movs	r0, #69	; 0x45
 8000f54:	f000 fc1c 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM Y address start = 0 */
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 fbef 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteData(0xAB);       /* RAM Y adress end = 171 */
 8000f5e:	20ab      	movs	r0, #171	; 0xab
 8000f60:	f000 fbec 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_78);  /* Set RAM X Address counter */
 8000f64:	204e      	movs	r0, #78	; 0x4e
 8000f66:	f000 fc13 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f000 fbe6 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_79);  /* Set RAM Y Address counter */
 8000f70:	204f      	movs	r0, #79	; 0x4f
 8000f72:	f000 fc0d 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 fbe0 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_240); /* Booster Set Internal Feedback Selection */
 8000f7c:	20f0      	movs	r0, #240	; 0xf0
 8000f7e:	f000 fc07 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x1F);
 8000f82:	201f      	movs	r0, #31
 8000f84:	f000 fbda 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_33);  /* Disable RAM bypass and set GS transition to GSA = GS0 and GSB = GS3 */
 8000f88:	2021      	movs	r0, #33	; 0x21
 8000f8a:	f000 fc01 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 8000f8e:	2003      	movs	r0, #3
 8000f90:	f000 fbd4 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_44);  /* Write VCOMregister */
 8000f94:	202c      	movs	r0, #44	; 0x2c
 8000f96:	f000 fbfb 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0xA0);
 8000f9a:	20a0      	movs	r0, #160	; 0xa0
 8000f9c:	f000 fbce 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_60);  /* Border waveform */
 8000fa0:	203c      	movs	r0, #60	; 0x3c
 8000fa2:	f000 fbf5 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x64);
 8000fa6:	2064      	movs	r0, #100	; 0x64
 8000fa8:	f000 fbc8 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_50);  /* Write LUT register */
 8000fac:	2032      	movs	r0, #50	; 0x32
 8000fae:	f000 fbef 	bl	8001790 <EPD_IO_WriteReg>

  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 8000fb2:	1dfb      	adds	r3, r7, #7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
 8000fb8:	e00c      	b.n	8000fd4 <gde021a1_Init+0xbc>
  {
    EPD_IO_WriteData(WF_LUT[nb_bytes]);
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	4a09      	ldr	r2, [pc, #36]	; (8000fe4 <gde021a1_Init+0xcc>)
 8000fc0:	5cd3      	ldrb	r3, [r2, r3]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f000 fbb9 	bl	800173c <EPD_IO_WriteData>
  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781a      	ldrb	r2, [r3, #0]
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	3201      	adds	r2, #1
 8000fd2:	701a      	strb	r2, [r3, #0]
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b59      	cmp	r3, #89	; 0x59
 8000fda:	d9ee      	bls.n	8000fba <gde021a1_Init+0xa2>
  }
}
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b002      	add	sp, #8
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	08004998 	.word	0x08004998

08000fe8 <gde021a1_WritePixel>:
  * @brief  Writes 4 dots.
  * @param  HEX_Code: specifies the Data to write.
  * @retval None
  */
void gde021a1_WritePixel(uint8_t HEX_Code)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	0002      	movs	r2, r0
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	701a      	strb	r2, [r3, #0]
  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 8000ff4:	2024      	movs	r0, #36	; 0x24
 8000ff6:	f000 fbcb 	bl	8001790 <EPD_IO_WriteReg>

  /* Send the data to write */
  EPD_IO_WriteData(HEX_Code);
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	0018      	movs	r0, r3
 8001002:	f000 fb9b 	bl	800173c <EPD_IO_WriteData>
}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b002      	add	sp, #8
 800100c:	bd80      	pop	{r7, pc}

0800100e <gde021a1_SetDisplayWindow>:
  * @param  Width: display window width.
  * @param  Height: display window height.
  * @retval None
*/
void gde021a1_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800100e:	b5b0      	push	{r4, r5, r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	0005      	movs	r5, r0
 8001016:	000c      	movs	r4, r1
 8001018:	0010      	movs	r0, r2
 800101a:	0019      	movs	r1, r3
 800101c:	1dbb      	adds	r3, r7, #6
 800101e:	1c2a      	adds	r2, r5, #0
 8001020:	801a      	strh	r2, [r3, #0]
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	1c22      	adds	r2, r4, #0
 8001026:	801a      	strh	r2, [r3, #0]
 8001028:	1cbb      	adds	r3, r7, #2
 800102a:	1c02      	adds	r2, r0, #0
 800102c:	801a      	strh	r2, [r3, #0]
 800102e:	003b      	movs	r3, r7
 8001030:	1c0a      	adds	r2, r1, #0
 8001032:	801a      	strh	r2, [r3, #0]
  /* Set Y position and the height */
  EPD_IO_WriteReg(EPD_REG_68);
 8001034:	2044      	movs	r0, #68	; 0x44
 8001036:	f000 fbab 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	0018      	movs	r0, r3
 8001040:	f000 fb7c 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteData(Height);
 8001044:	003b      	movs	r3, r7
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	0018      	movs	r0, r3
 800104a:	f000 fb77 	bl	800173c <EPD_IO_WriteData>
  /* Set X position and the width */
  EPD_IO_WriteReg(EPD_REG_69);
 800104e:	2045      	movs	r0, #69	; 0x45
 8001050:	f000 fb9e 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 8001054:	1dbb      	adds	r3, r7, #6
 8001056:	881b      	ldrh	r3, [r3, #0]
 8001058:	0018      	movs	r0, r3
 800105a:	f000 fb6f 	bl	800173c <EPD_IO_WriteData>
  EPD_IO_WriteData(Width);
 800105e:	1cbb      	adds	r3, r7, #2
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	f000 fb6a 	bl	800173c <EPD_IO_WriteData>
  /* Set the height counter */
  EPD_IO_WriteReg(EPD_REG_78);
 8001068:	204e      	movs	r0, #78	; 0x4e
 800106a:	f000 fb91 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	0018      	movs	r0, r3
 8001074:	f000 fb62 	bl	800173c <EPD_IO_WriteData>
  /* Set the width counter */
  EPD_IO_WriteReg(EPD_REG_79);
 8001078:	204f      	movs	r0, #79	; 0x4f
 800107a:	f000 fb89 	bl	8001790 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 800107e:	1dbb      	adds	r3, r7, #6
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	0018      	movs	r0, r3
 8001084:	f000 fb5a 	bl	800173c <EPD_IO_WriteData>
}
 8001088:	46c0      	nop			; (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	b002      	add	sp, #8
 800108e:	bdb0      	pop	{r4, r5, r7, pc}

08001090 <gde021a1_GetEpdPixelWidth>:
  * @brief  Gets the EPD pixel Width.
  * @param  None
  * @retval The EPD Pixel Width
  */
uint16_t gde021a1_GetEpdPixelWidth(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_WIDTH;
 8001094:	23ac      	movs	r3, #172	; 0xac
}
 8001096:	0018      	movs	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <gde021a1_GetEpdPixelHeight>:
  * @brief  Gets the EPD pixel Height.
  * @param  None
  * @retval The EPD Pixel Height
  */
uint16_t gde021a1_GetEpdPixelHeight(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_HEIGHT;
 80010a0:	2312      	movs	r3, #18
}
 80010a2:	0018      	movs	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <gde021a1_RefreshDisplay>:
  * @brief  Activates display update sequence.
  * @param  None
  * @retval None
  */
void gde021a1_RefreshDisplay(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 80010ac:	2022      	movs	r0, #34	; 0x22
 80010ae:	f000 fb6f 	bl	8001790 <EPD_IO_WriteReg>

  /* Display update data sequence option */
  EPD_IO_WriteData(0xC4);
 80010b2:	20c4      	movs	r0, #196	; 0xc4
 80010b4:	f000 fb42 	bl	800173c <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 80010b8:	2020      	movs	r0, #32
 80010ba:	f000 fb69 	bl	8001790 <EPD_IO_WriteReg>
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <gde021a1_CloseChargePump>:
  * @brief  Disables the clock and the charge pump.
  * @param  None
  * @retval None
  */
void gde021a1_CloseChargePump(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 80010c8:	2022      	movs	r0, #34	; 0x22
 80010ca:	f000 fb61 	bl	8001790 <EPD_IO_WriteReg>

  /* Disable CP then Disable Clock signal */
  EPD_IO_WriteData(0x03);
 80010ce:	2003      	movs	r0, #3
 80010d0:	f000 fb34 	bl	800173c <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 80010d4:	2020      	movs	r0, #32
 80010d6:	f000 fb5b 	bl	8001790 <EPD_IO_WriteReg>
}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <gde021a1_DrawImage>:
  * @note   Xsize have to be a multiple of 4
  * @param  Ysize: Image Y size in the EPD
  * @retval None
  */
void gde021a1_DrawImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	0005      	movs	r5, r0
 80010e8:	000c      	movs	r4, r1
 80010ea:	0010      	movs	r0, r2
 80010ec:	0019      	movs	r1, r3
 80010ee:	1dbb      	adds	r3, r7, #6
 80010f0:	1c2a      	adds	r2, r5, #0
 80010f2:	801a      	strh	r2, [r3, #0]
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	1c22      	adds	r2, r4, #0
 80010f8:	801a      	strh	r2, [r3, #0]
 80010fa:	1cbb      	adds	r3, r7, #2
 80010fc:	1c02      	adds	r2, r0, #0
 80010fe:	801a      	strh	r2, [r3, #0]
 8001100:	003b      	movs	r3, r7
 8001102:	1c0a      	adds	r2, r1, #0
 8001104:	801a      	strh	r2, [r3, #0]
  uint32_t i, j = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
  uint8_t pixels_4 = 0;
 800110a:	230f      	movs	r3, #15
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
  uint8_t pixels_4_grey[4] = {0};
 8001112:	2308      	movs	r3, #8
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
  uint8_t nb_4_pixels, data_res = 0;
 800111a:	230d      	movs	r3, #13
 800111c:	18fb      	adds	r3, r7, r3
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]

  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 8001122:	2024      	movs	r0, #36	; 0x24
 8001124:	f000 fb34 	bl	8001790 <EPD_IO_WriteReg>

  /* X size is a multiple of 8 */
  if ((Xsize % 8) == 0)
 8001128:	1cbb      	adds	r3, r7, #2
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	2207      	movs	r2, #7
 800112e:	4013      	ands	r3, r2
 8001130:	b29b      	uxth	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d000      	beq.n	8001138 <gde021a1_DrawImage+0x58>
 8001136:	e087      	b.n	8001248 <gde021a1_DrawImage+0x168>
  {
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e073      	b.n	8001226 <gde021a1_DrawImage+0x146>
    {
      /* Get the current data */
      pixels_4 = pdata[i];
 800113e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	18d2      	adds	r2, r2, r3
 8001144:	210f      	movs	r1, #15
 8001146:	187b      	adds	r3, r7, r1
 8001148:	7812      	ldrb	r2, [r2, #0]
 800114a:	701a      	strb	r2, [r3, #0]
      if (pixels_4 !=0)
 800114c:	187b      	adds	r3, r7, r1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d05f      	beq.n	8001214 <gde021a1_DrawImage+0x134>
      {
        /* One byte read codes 8 pixels in 1-bit bitmap */
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8001154:	230e      	movs	r3, #14
 8001156:	18fb      	adds	r3, r7, r3
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e054      	b.n	8001208 <gde021a1_DrawImage+0x128>
        {
          /* Processing 8 pixels */
          /* Preparing the 4 pixels coded with 4 grey level per pixel
             from a monochrome xbm file */
          for (j= 0; j<4; j++)
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	e029      	b.n	80011b8 <gde021a1_DrawImage+0xd8>
          {
            if (((pixels_4) & 0x01) == 1)
 8001164:	230f      	movs	r3, #15
 8001166:	18fb      	adds	r3, r7, r3
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2201      	movs	r2, #1
 800116c:	4013      	ands	r3, r2
 800116e:	d00d      	beq.n	800118c <gde021a1_DrawImage+0xac>
            {
              /* Two LSB is coding black in 4 grey level */
              pixels_4_grey[j] &= 0xFC;
 8001170:	2008      	movs	r0, #8
 8001172:	183a      	adds	r2, r7, r0
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	18d3      	adds	r3, r2, r3
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2203      	movs	r2, #3
 800117c:	4393      	bics	r3, r2
 800117e:	b2d9      	uxtb	r1, r3
 8001180:	183a      	adds	r2, r7, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	18d3      	adds	r3, r2, r3
 8001186:	1c0a      	adds	r2, r1, #0
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	e00c      	b.n	80011a6 <gde021a1_DrawImage+0xc6>
            }
            else
            {
              /* Two LSB is coded white in 4 grey level */
              pixels_4_grey[j] |= 0x03;
 800118c:	2008      	movs	r0, #8
 800118e:	183a      	adds	r2, r7, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	18d3      	adds	r3, r2, r3
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2203      	movs	r2, #3
 8001198:	4313      	orrs	r3, r2
 800119a:	b2d9      	uxtb	r1, r3
 800119c:	183a      	adds	r2, r7, r0
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	18d3      	adds	r3, r2, r3
 80011a2:	1c0a      	adds	r2, r1, #0
 80011a4:	701a      	strb	r2, [r3, #0]
            }
            pixels_4 = pixels_4 >> 1;
 80011a6:	220f      	movs	r2, #15
 80011a8:	18bb      	adds	r3, r7, r2
 80011aa:	18ba      	adds	r2, r7, r2
 80011ac:	7812      	ldrb	r2, [r2, #0]
 80011ae:	0852      	lsrs	r2, r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	3301      	adds	r3, #1
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d9d2      	bls.n	8001164 <gde021a1_DrawImage+0x84>
          }

          /* Processing 4 pixels */
          /* Format the data to have the Lower pixel number sent on the MSB for the SPI to fit with the RAM
             EPD topology */
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 80011be:	2108      	movs	r1, #8
 80011c0:	187b      	adds	r3, r7, r1
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	019b      	lsls	r3, r3, #6
 80011c6:	b25a      	sxtb	r2, r3
 80011c8:	187b      	adds	r3, r7, r1
 80011ca:	785b      	ldrb	r3, [r3, #1]
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	4313      	orrs	r3, r2
 80011d2:	b25a      	sxtb	r2, r3
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	789b      	ldrb	r3, [r3, #2]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25a      	sxtb	r2, r3
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	78db      	ldrb	r3, [r3, #3]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b25a      	sxtb	r2, r3
 80011ea:	210d      	movs	r1, #13
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	701a      	strb	r2, [r3, #0]

          /* Send the data to the EPD's RAM through SPI */
          EPD_IO_WriteData(data_res);
 80011f0:	187b      	adds	r3, r7, r1
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	0018      	movs	r0, r3
 80011f8:	f000 faa0 	bl	800173c <EPD_IO_WriteData>
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 80011fc:	210e      	movs	r1, #14
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	781a      	ldrb	r2, [r3, #0]
 8001202:	187b      	adds	r3, r7, r1
 8001204:	3201      	adds	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	230e      	movs	r3, #14
 800120a:	18fb      	adds	r3, r7, r3
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d9a5      	bls.n	800115e <gde021a1_DrawImage+0x7e>
 8001212:	e005      	b.n	8001220 <gde021a1_DrawImage+0x140>
      }
      else
      {
        /* 1 byte read from xbm files is equivalent to 8 pixels in the
           other words 2 bytes to be transferred */
        EPD_IO_WriteData(0xFF);
 8001214:	20ff      	movs	r0, #255	; 0xff
 8001216:	f000 fa91 	bl	800173c <EPD_IO_WriteData>
        EPD_IO_WriteData(0xFF);
 800121a:	20ff      	movs	r0, #255	; 0xff
 800121c:	f000 fa8e 	bl	800173c <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	3301      	adds	r3, #1
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	003b      	movs	r3, r7
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	1cba      	adds	r2, r7, #2
 800122c:	8812      	ldrh	r2, [r2, #0]
 800122e:	0892      	lsrs	r2, r2, #2
 8001230:	b292      	uxth	r2, r2
 8001232:	4353      	muls	r3, r2
 8001234:	2b00      	cmp	r3, #0
 8001236:	da00      	bge.n	800123a <gde021a1_DrawImage+0x15a>
 8001238:	3301      	adds	r3, #1
 800123a:	105b      	asrs	r3, r3, #1
 800123c:	001a      	movs	r2, r3
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	4293      	cmp	r3, r2
 8001242:	d200      	bcs.n	8001246 <gde021a1_DrawImage+0x166>
 8001244:	e77b      	b.n	800113e <gde021a1_DrawImage+0x5e>
          EPD_IO_WriteData(0xFF);
        }
      }
    }
  }
}
 8001246:	e10f      	b.n	8001468 <gde021a1_DrawImage+0x388>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	e0fb      	b.n	8001446 <gde021a1_DrawImage+0x366>
      pixels_4 = pdata[i];
 800124e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	18d2      	adds	r2, r2, r3
 8001254:	230f      	movs	r3, #15
 8001256:	18fb      	adds	r3, r7, r3
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	701a      	strb	r2, [r3, #0]
      if (((i+1) % (((Xsize/4)+1)/2)) != 0)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	1cbb      	adds	r3, r7, #2
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	089b      	lsrs	r3, r3, #2
 8001266:	b29b      	uxth	r3, r3
 8001268:	3301      	adds	r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	da00      	bge.n	8001270 <gde021a1_DrawImage+0x190>
 800126e:	3301      	adds	r3, #1
 8001270:	105b      	asrs	r3, r3, #1
 8001272:	0019      	movs	r1, r3
 8001274:	0010      	movs	r0, r2
 8001276:	f7fe ffcd 	bl	8000214 <__aeabi_uidivmod>
 800127a:	1e0b      	subs	r3, r1, #0
 800127c:	d100      	bne.n	8001280 <gde021a1_DrawImage+0x1a0>
 800127e:	e071      	b.n	8001364 <gde021a1_DrawImage+0x284>
        if (pixels_4 !=0)
 8001280:	230f      	movs	r3, #15
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d05f      	beq.n	800134a <gde021a1_DrawImage+0x26a>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 800128a:	230e      	movs	r3, #14
 800128c:	18fb      	adds	r3, r7, r3
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
 8001292:	e054      	b.n	800133e <gde021a1_DrawImage+0x25e>
            for (j= 0; j<4; j++)
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	e029      	b.n	80012ee <gde021a1_DrawImage+0x20e>
              if (((pixels_4) & 0x01) == 1)
 800129a:	230f      	movs	r3, #15
 800129c:	18fb      	adds	r3, r7, r3
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2201      	movs	r2, #1
 80012a2:	4013      	ands	r3, r2
 80012a4:	d00d      	beq.n	80012c2 <gde021a1_DrawImage+0x1e2>
                pixels_4_grey[j] &= 0xFC;
 80012a6:	2008      	movs	r0, #8
 80012a8:	183a      	adds	r2, r7, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	18d3      	adds	r3, r2, r3
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2203      	movs	r2, #3
 80012b2:	4393      	bics	r3, r2
 80012b4:	b2d9      	uxtb	r1, r3
 80012b6:	183a      	adds	r2, r7, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	18d3      	adds	r3, r2, r3
 80012bc:	1c0a      	adds	r2, r1, #0
 80012be:	701a      	strb	r2, [r3, #0]
 80012c0:	e00c      	b.n	80012dc <gde021a1_DrawImage+0x1fc>
                pixels_4_grey[j] |= 0x03;
 80012c2:	2008      	movs	r0, #8
 80012c4:	183a      	adds	r2, r7, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	18d3      	adds	r3, r2, r3
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2203      	movs	r2, #3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b2d9      	uxtb	r1, r3
 80012d2:	183a      	adds	r2, r7, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	18d3      	adds	r3, r2, r3
 80012d8:	1c0a      	adds	r2, r1, #0
 80012da:	701a      	strb	r2, [r3, #0]
              pixels_4 = pixels_4 >> 1;
 80012dc:	220f      	movs	r2, #15
 80012de:	18bb      	adds	r3, r7, r2
 80012e0:	18ba      	adds	r2, r7, r2
 80012e2:	7812      	ldrb	r2, [r2, #0]
 80012e4:	0852      	lsrs	r2, r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
            for (j= 0; j<4; j++)
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	3301      	adds	r3, #1
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d9d2      	bls.n	800129a <gde021a1_DrawImage+0x1ba>
            data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 80012f4:	2108      	movs	r1, #8
 80012f6:	187b      	adds	r3, r7, r1
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	019b      	lsls	r3, r3, #6
 80012fc:	b25a      	sxtb	r2, r3
 80012fe:	187b      	adds	r3, r7, r1
 8001300:	785b      	ldrb	r3, [r3, #1]
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	b25b      	sxtb	r3, r3
 8001306:	4313      	orrs	r3, r2
 8001308:	b25a      	sxtb	r2, r3
 800130a:	187b      	adds	r3, r7, r1
 800130c:	789b      	ldrb	r3, [r3, #2]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	b25b      	sxtb	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b25a      	sxtb	r2, r3
 8001316:	187b      	adds	r3, r7, r1
 8001318:	78db      	ldrb	r3, [r3, #3]
 800131a:	b25b      	sxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b25a      	sxtb	r2, r3
 8001320:	210d      	movs	r1, #13
 8001322:	187b      	adds	r3, r7, r1
 8001324:	701a      	strb	r2, [r3, #0]
            EPD_IO_WriteData(data_res);
 8001326:	187b      	adds	r3, r7, r1
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	b29b      	uxth	r3, r3
 800132c:	0018      	movs	r0, r3
 800132e:	f000 fa05 	bl	800173c <EPD_IO_WriteData>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8001332:	210e      	movs	r1, #14
 8001334:	187b      	adds	r3, r7, r1
 8001336:	781a      	ldrb	r2, [r3, #0]
 8001338:	187b      	adds	r3, r7, r1
 800133a:	3201      	adds	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	230e      	movs	r3, #14
 8001340:	18fb      	adds	r3, r7, r3
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d9a5      	bls.n	8001294 <gde021a1_DrawImage+0x1b4>
 8001348:	e07a      	b.n	8001440 <gde021a1_DrawImage+0x360>
        else if (pixels_4 == 0)
 800134a:	230f      	movs	r3, #15
 800134c:	18fb      	adds	r3, r7, r3
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d000      	beq.n	8001356 <gde021a1_DrawImage+0x276>
 8001354:	e074      	b.n	8001440 <gde021a1_DrawImage+0x360>
          EPD_IO_WriteData(0xFF);
 8001356:	20ff      	movs	r0, #255	; 0xff
 8001358:	f000 f9f0 	bl	800173c <EPD_IO_WriteData>
          EPD_IO_WriteData(0xFF);
 800135c:	20ff      	movs	r0, #255	; 0xff
 800135e:	f000 f9ed 	bl	800173c <EPD_IO_WriteData>
 8001362:	e06d      	b.n	8001440 <gde021a1_DrawImage+0x360>
      else if (((i+1) % (((Xsize/4)+1)/2)) == 0)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	1c5a      	adds	r2, r3, #1
 8001368:	1cbb      	adds	r3, r7, #2
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	089b      	lsrs	r3, r3, #2
 800136e:	b29b      	uxth	r3, r3
 8001370:	3301      	adds	r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	da00      	bge.n	8001378 <gde021a1_DrawImage+0x298>
 8001376:	3301      	adds	r3, #1
 8001378:	105b      	asrs	r3, r3, #1
 800137a:	0019      	movs	r1, r3
 800137c:	0010      	movs	r0, r2
 800137e:	f7fe ff49 	bl	8000214 <__aeabi_uidivmod>
 8001382:	1e0b      	subs	r3, r1, #0
 8001384:	d15c      	bne.n	8001440 <gde021a1_DrawImage+0x360>
        if (pixels_4 !=0xf0)
 8001386:	230f      	movs	r3, #15
 8001388:	18fb      	adds	r3, r7, r3
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2bf0      	cmp	r3, #240	; 0xf0
 800138e:	d04f      	beq.n	8001430 <gde021a1_DrawImage+0x350>
          for (j= 0; j<4; j++)
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	e029      	b.n	80013ea <gde021a1_DrawImage+0x30a>
            if (((pixels_4) & 0x01) == 1)
 8001396:	230f      	movs	r3, #15
 8001398:	18fb      	adds	r3, r7, r3
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2201      	movs	r2, #1
 800139e:	4013      	ands	r3, r2
 80013a0:	d00d      	beq.n	80013be <gde021a1_DrawImage+0x2de>
              pixels_4_grey[j] &= 0xFC;
 80013a2:	2008      	movs	r0, #8
 80013a4:	183a      	adds	r2, r7, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	18d3      	adds	r3, r2, r3
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2203      	movs	r2, #3
 80013ae:	4393      	bics	r3, r2
 80013b0:	b2d9      	uxtb	r1, r3
 80013b2:	183a      	adds	r2, r7, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	18d3      	adds	r3, r2, r3
 80013b8:	1c0a      	adds	r2, r1, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e00c      	b.n	80013d8 <gde021a1_DrawImage+0x2f8>
              pixels_4_grey[j] |= 0x03;
 80013be:	2008      	movs	r0, #8
 80013c0:	183a      	adds	r2, r7, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	18d3      	adds	r3, r2, r3
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2203      	movs	r2, #3
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b2d9      	uxtb	r1, r3
 80013ce:	183a      	adds	r2, r7, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	18d3      	adds	r3, r2, r3
 80013d4:	1c0a      	adds	r2, r1, #0
 80013d6:	701a      	strb	r2, [r3, #0]
            pixels_4 = pixels_4 >> 1;
 80013d8:	220f      	movs	r2, #15
 80013da:	18bb      	adds	r3, r7, r2
 80013dc:	18ba      	adds	r2, r7, r2
 80013de:	7812      	ldrb	r2, [r2, #0]
 80013e0:	0852      	lsrs	r2, r2, #1
 80013e2:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	3301      	adds	r3, #1
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	2b03      	cmp	r3, #3
 80013ee:	d9d2      	bls.n	8001396 <gde021a1_DrawImage+0x2b6>
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 80013f0:	2108      	movs	r1, #8
 80013f2:	187b      	adds	r3, r7, r1
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	019b      	lsls	r3, r3, #6
 80013f8:	b25a      	sxtb	r2, r3
 80013fa:	187b      	adds	r3, r7, r1
 80013fc:	785b      	ldrb	r3, [r3, #1]
 80013fe:	011b      	lsls	r3, r3, #4
 8001400:	b25b      	sxtb	r3, r3
 8001402:	4313      	orrs	r3, r2
 8001404:	b25a      	sxtb	r2, r3
 8001406:	187b      	adds	r3, r7, r1
 8001408:	789b      	ldrb	r3, [r3, #2]
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	b25b      	sxtb	r3, r3
 800140e:	4313      	orrs	r3, r2
 8001410:	b25a      	sxtb	r2, r3
 8001412:	187b      	adds	r3, r7, r1
 8001414:	78db      	ldrb	r3, [r3, #3]
 8001416:	b25b      	sxtb	r3, r3
 8001418:	4313      	orrs	r3, r2
 800141a:	b25a      	sxtb	r2, r3
 800141c:	210d      	movs	r1, #13
 800141e:	187b      	adds	r3, r7, r1
 8001420:	701a      	strb	r2, [r3, #0]
          EPD_IO_WriteData(data_res);
 8001422:	187b      	adds	r3, r7, r1
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	b29b      	uxth	r3, r3
 8001428:	0018      	movs	r0, r3
 800142a:	f000 f987 	bl	800173c <EPD_IO_WriteData>
 800142e:	e007      	b.n	8001440 <gde021a1_DrawImage+0x360>
        else if (pixels_4 == 0xf0)
 8001430:	230f      	movs	r3, #15
 8001432:	18fb      	adds	r3, r7, r3
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2bf0      	cmp	r3, #240	; 0xf0
 8001438:	d102      	bne.n	8001440 <gde021a1_DrawImage+0x360>
          EPD_IO_WriteData(0xFF);
 800143a:	20ff      	movs	r0, #255	; 0xff
 800143c:	f000 f97e 	bl	800173c <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	3301      	adds	r3, #1
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	003b      	movs	r3, r7
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	1cba      	adds	r2, r7, #2
 800144c:	8812      	ldrh	r2, [r2, #0]
 800144e:	0892      	lsrs	r2, r2, #2
 8001450:	b292      	uxth	r2, r2
 8001452:	3201      	adds	r2, #1
 8001454:	4353      	muls	r3, r2
 8001456:	2b00      	cmp	r3, #0
 8001458:	da00      	bge.n	800145c <gde021a1_DrawImage+0x37c>
 800145a:	3301      	adds	r3, #1
 800145c:	105b      	asrs	r3, r3, #1
 800145e:	001a      	movs	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	4293      	cmp	r3, r2
 8001464:	d200      	bcs.n	8001468 <gde021a1_DrawImage+0x388>
 8001466:	e6f2      	b.n	800124e <gde021a1_DrawImage+0x16e>
}
 8001468:	46c0      	nop			; (mov r8, r8)
 800146a:	46bd      	mov	sp, r7
 800146c:	b006      	add	sp, #24
 800146e:	bdb0      	pop	{r4, r5, r7, pc}

08001470 <SPIx_Init>:
  * @brief  SPIx Bus initialization
  * @param  None
  * @retval None
  */
static void SPIx_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <SPIx_Init+0x74>)
 8001476:	0018      	movs	r0, r3
 8001478:	f002 f8d5 	bl	8003626 <HAL_SPI_GetState>
 800147c:	1e03      	subs	r3, r0, #0
 800147e:	d12d      	bne.n	80014dc <SPIx_Init+0x6c>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <SPIx_Init+0x74>)
 8001482:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <SPIx_Init+0x78>)
 8001484:	601a      	str	r2, [r3, #0]
    
    /* On STM32L0538-DISCO, EPD ID cannot be read then keep a common configuration */
    /* for EPD (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a EPD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Mode               = SPI_MODE_MASTER;
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <SPIx_Init+0x74>)
 8001488:	2282      	movs	r2, #130	; 0x82
 800148a:	0052      	lsls	r2, r2, #1
 800148c:	605a      	str	r2, [r3, #4]
    SpiHandle.Init.Direction          = SPI_DIRECTION_2LINES;
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <SPIx_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.BaudRatePrescaler  = SPI_BAUDRATEPRESCALER_8;
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <SPIx_Init+0x74>)
 8001496:	2210      	movs	r2, #16
 8001498:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.DataSize           = SPI_DATASIZE_8BIT;
 800149a:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <SPIx_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.CLKPhase           = SPI_PHASE_2EDGE;
 80014a0:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <SPIx_Init+0x74>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity        = SPI_POLARITY_HIGH;
 80014a6:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <SPIx_Init+0x74>)
 80014a8:	2202      	movs	r2, #2
 80014aa:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.FirstBit           = SPI_FIRSTBIT_MSB;
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <SPIx_Init+0x74>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS                = SPI_NSS_SOFT;
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <SPIx_Init+0x74>)
 80014b4:	2280      	movs	r2, #128	; 0x80
 80014b6:	0092      	lsls	r2, r2, #2
 80014b8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.CRCCalculation     = SPI_CRCCALCULATION_DISABLE;
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <SPIx_Init+0x74>)
 80014bc:	2200      	movs	r2, #0
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial      = 7;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <SPIx_Init+0x74>)
 80014c2:	2207      	movs	r2, #7
 80014c4:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.TIMode             = SPI_TIMODE_DISABLE;
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <SPIx_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	625a      	str	r2, [r3, #36]	; 0x24
    
    SPIx_MspInit(&SpiHandle);
 80014cc:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <SPIx_Init+0x74>)
 80014ce:	0018      	movs	r0, r3
 80014d0:	f000 f83a 	bl	8001548 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <SPIx_Init+0x74>)
 80014d6:	0018      	movs	r0, r3
 80014d8:	f001 fec4 	bl	8003264 <HAL_SPI_Init>
  }
}
 80014dc:	46c0      	nop			; (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	20000064 	.word	0x20000064
 80014e8:	40013000 	.word	0x40013000

080014ec <SPIx_Write>:
  * @brief  SPI Write a byte to device.
  * @param  Value: value to be written
  * @retval None
  */
static void SPIx_Write(uint8_t Value)
{
 80014ec:	b5b0      	push	{r4, r5, r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	0002      	movs	r2, r0
 80014f4:	1dfb      	adds	r3, r7, #7
 80014f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014f8:	250f      	movs	r5, #15
 80014fa:	197b      	adds	r3, r7, r5
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SPIx_TIMEOUT_MAX);
 8001500:	197c      	adds	r4, r7, r5
 8001502:	2380      	movs	r3, #128	; 0x80
 8001504:	015b      	lsls	r3, r3, #5
 8001506:	1df9      	adds	r1, r7, #7
 8001508:	4807      	ldr	r0, [pc, #28]	; (8001528 <SPIx_Write+0x3c>)
 800150a:	2201      	movs	r2, #1
 800150c:	f001 ff3d 	bl	800338a <HAL_SPI_Transmit>
 8001510:	0003      	movs	r3, r0
 8001512:	7023      	strb	r3, [r4, #0]

  /* Check the communication status */
  if(status != HAL_OK)
 8001514:	197b      	adds	r3, r7, r5
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SPIx_Write+0x34>
  {
    /* Re-Initiaize the BUS */
    SPIx_Error();
 800151c:	f000 f806 	bl	800152c <SPIx_Error>
  }
}
 8001520:	46c0      	nop			; (mov r8, r8)
 8001522:	46bd      	mov	sp, r7
 8001524:	b004      	add	sp, #16
 8001526:	bdb0      	pop	{r4, r5, r7, pc}
 8001528:	20000064 	.word	0x20000064

0800152c <SPIx_Error>:
  * @brief  SPI error treatment function.
  * @param  None
  * @retval None
  */
static void SPIx_Error (void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* De-Initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SPIx_Error+0x18>)
 8001532:	0018      	movs	r0, r3
 8001534:	f001 ff00 	bl	8003338 <HAL_SPI_DeInit>

  /* Re-Initiaize the SPI comunication BUS */
  SPIx_Init();
 8001538:	f7ff ff9a 	bl	8001470 <SPIx_Init>
}
 800153c:	46c0      	nop			; (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	20000064 	.word	0x20000064

08001548 <SPIx_MspInit>:
  * @brief  SPI MSP Init
  * @param  hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001548:	b590      	push	{r4, r7, lr}
 800154a:	b089      	sub	sp, #36	; 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001550:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <SPIx_MspInit+0x84>)
 8001552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001554:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <SPIx_MspInit+0x84>)
 8001556:	2102      	movs	r1, #2
 8001558:	430a      	orrs	r2, r1
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <SPIx_MspInit+0x84>)
 800155e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001560:	2202      	movs	r2, #2
 8001562:	4013      	ands	r3, r2
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]

  /* Configure SPI SCK */
  GPIO_InitStruct.Pin = DISCOVERY_SPIx_SCK_PIN;
 8001568:	210c      	movs	r1, #12
 800156a:	187b      	adds	r3, r7, r1
 800156c:	2208      	movs	r2, #8
 800156e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	187b      	adds	r3, r7, r1
 8001572:	2202      	movs	r2, #2
 8001574:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8001576:	187b      	adds	r3, r7, r1
 8001578:	2201      	movs	r2, #1
 800157a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157c:	187b      	adds	r3, r7, r1
 800157e:	2203      	movs	r2, #3
 8001580:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = DISCOVERY_SPIx_AF;
 8001582:	187b      	adds	r3, r7, r1
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStruct);
 8001588:	000c      	movs	r4, r1
 800158a:	187b      	adds	r3, r7, r1
 800158c:	4a10      	ldr	r2, [pc, #64]	; (80015d0 <SPIx_MspInit+0x88>)
 800158e:	0019      	movs	r1, r3
 8001590:	0010      	movs	r0, r2
 8001592:	f000 fa63 	bl	8001a5c <HAL_GPIO_Init>

  /* Configure SPI MOSI */
  GPIO_InitStruct.Pin = DISCOVERY_SPIx_MOSI_PIN;
 8001596:	0021      	movs	r1, r4
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2220      	movs	r2, #32
 800159c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Alternate = DISCOVERY_SPIx_AF;
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2202      	movs	r2, #2
 80015a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStruct);
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	4a08      	ldr	r2, [pc, #32]	; (80015d0 <SPIx_MspInit+0x88>)
 80015ae:	0019      	movs	r1, r3
 80015b0:	0010      	movs	r0, r2
 80015b2:	f000 fa53 	bl	8001a5c <HAL_GPIO_Init>

  /*** Configure the SPI peripheral ***/
  /* Enable SPI clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80015b6:	4b05      	ldr	r3, [pc, #20]	; (80015cc <SPIx_MspInit+0x84>)
 80015b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ba:	4b04      	ldr	r3, [pc, #16]	; (80015cc <SPIx_MspInit+0x84>)
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	0149      	lsls	r1, r1, #5
 80015c0:	430a      	orrs	r2, r1
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80015c4:	46c0      	nop			; (mov r8, r8)
 80015c6:	46bd      	mov	sp, r7
 80015c8:	b009      	add	sp, #36	; 0x24
 80015ca:	bd90      	pop	{r4, r7, pc}
 80015cc:	40021000 	.word	0x40021000
 80015d0:	50000400 	.word	0x50000400

080015d4 <EPD_IO_Init>:
  * @brief  Configures the EPD SPI interface.
  * @param  None
  * @retval None
  */
void EPD_IO_Init(void)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b08b      	sub	sp, #44	; 0x2c
 80015d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* EPD_CS_GPIO and EPD_DC_GPIO Periph clock enable */
  EPD_CS_GPIO_CLK_ENABLE();
 80015da:	4b56      	ldr	r3, [pc, #344]	; (8001734 <EPD_IO_Init+0x160>)
 80015dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015de:	4b55      	ldr	r3, [pc, #340]	; (8001734 <EPD_IO_Init+0x160>)
 80015e0:	2101      	movs	r1, #1
 80015e2:	430a      	orrs	r2, r1
 80015e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80015e6:	4b53      	ldr	r3, [pc, #332]	; (8001734 <EPD_IO_Init+0x160>)
 80015e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ea:	2201      	movs	r2, #1
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	693b      	ldr	r3, [r7, #16]
  EPD_DC_GPIO_CLK_ENABLE();
 80015f2:	4b50      	ldr	r3, [pc, #320]	; (8001734 <EPD_IO_Init+0x160>)
 80015f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f6:	4b4f      	ldr	r3, [pc, #316]	; (8001734 <EPD_IO_Init+0x160>)
 80015f8:	2102      	movs	r1, #2
 80015fa:	430a      	orrs	r2, r1
 80015fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015fe:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <EPD_IO_Init+0x160>)
 8001600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001602:	2202      	movs	r2, #2
 8001604:	4013      	ands	r3, r2
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
  EPD_RESET_GPIO_CLK_ENABLE();
 800160a:	4b4a      	ldr	r3, [pc, #296]	; (8001734 <EPD_IO_Init+0x160>)
 800160c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800160e:	4b49      	ldr	r3, [pc, #292]	; (8001734 <EPD_IO_Init+0x160>)
 8001610:	2102      	movs	r1, #2
 8001612:	430a      	orrs	r2, r1
 8001614:	62da      	str	r2, [r3, #44]	; 0x2c
 8001616:	4b47      	ldr	r3, [pc, #284]	; (8001734 <EPD_IO_Init+0x160>)
 8001618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161a:	2202      	movs	r2, #2
 800161c:	4013      	ands	r3, r2
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
  EPD_BUSY_GPIO_CLK_ENABLE();
 8001622:	4b44      	ldr	r3, [pc, #272]	; (8001734 <EPD_IO_Init+0x160>)
 8001624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001626:	4b43      	ldr	r3, [pc, #268]	; (8001734 <EPD_IO_Init+0x160>)
 8001628:	2101      	movs	r1, #1
 800162a:	430a      	orrs	r2, r1
 800162c:	62da      	str	r2, [r3, #44]	; 0x2c
 800162e:	4b41      	ldr	r3, [pc, #260]	; (8001734 <EPD_IO_Init+0x160>)
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	2201      	movs	r2, #1
 8001634:	4013      	ands	r3, r2
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
  EPD_PWR_GPIO_CLK_ENABLE();
 800163a:	4b3e      	ldr	r3, [pc, #248]	; (8001734 <EPD_IO_Init+0x160>)
 800163c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800163e:	4b3d      	ldr	r3, [pc, #244]	; (8001734 <EPD_IO_Init+0x160>)
 8001640:	2102      	movs	r1, #2
 8001642:	430a      	orrs	r2, r1
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c
 8001646:	4b3b      	ldr	r3, [pc, #236]	; (8001734 <EPD_IO_Init+0x160>)
 8001648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800164a:	2202      	movs	r2, #2
 800164c:	4013      	ands	r3, r2
 800164e:	603b      	str	r3, [r7, #0]
 8001650:	683b      	ldr	r3, [r7, #0]

  /* Configure EPD_CS_PIN pin: EPD Card CS pin */
  GPIO_InitStruct.Pin = EPD_CS_PIN;
 8001652:	2114      	movs	r1, #20
 8001654:	187b      	adds	r3, r7, r1
 8001656:	2280      	movs	r2, #128	; 0x80
 8001658:	0212      	lsls	r2, r2, #8
 800165a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	187b      	adds	r3, r7, r1
 800165e:	2201      	movs	r2, #1
 8001660:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	187b      	adds	r3, r7, r1
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001668:	187b      	adds	r3, r7, r1
 800166a:	2203      	movs	r2, #3
 800166c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EPD_CS_GPIO_PORT, &GPIO_InitStruct);
 800166e:	000c      	movs	r4, r1
 8001670:	187a      	adds	r2, r7, r1
 8001672:	23a0      	movs	r3, #160	; 0xa0
 8001674:	05db      	lsls	r3, r3, #23
 8001676:	0011      	movs	r1, r2
 8001678:	0018      	movs	r0, r3
 800167a:	f000 f9ef 	bl	8001a5c <HAL_GPIO_Init>

  /* Configure EPD_DC_PIN pin: EPD Card DC pin */
  GPIO_InitStruct.Pin = EPD_DC_PIN;
 800167e:	0021      	movs	r1, r4
 8001680:	187b      	adds	r3, r7, r1
 8001682:	2280      	movs	r2, #128	; 0x80
 8001684:	0112      	lsls	r2, r2, #4
 8001686:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_DC_GPIO_PORT, &GPIO_InitStruct);
 8001688:	000c      	movs	r4, r1
 800168a:	187b      	adds	r3, r7, r1
 800168c:	4a2a      	ldr	r2, [pc, #168]	; (8001738 <EPD_IO_Init+0x164>)
 800168e:	0019      	movs	r1, r3
 8001690:	0010      	movs	r0, r2
 8001692:	f000 f9e3 	bl	8001a5c <HAL_GPIO_Init>

  /* Configure EPD_RESET_PIN pin */
  GPIO_InitStruct.Pin = EPD_RESET_PIN;
 8001696:	0021      	movs	r1, r4
 8001698:	187b      	adds	r3, r7, r1
 800169a:	2204      	movs	r2, #4
 800169c:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_PWR_GPIO_PORT, &GPIO_InitStruct);
 800169e:	000c      	movs	r4, r1
 80016a0:	187b      	adds	r3, r7, r1
 80016a2:	4a25      	ldr	r2, [pc, #148]	; (8001738 <EPD_IO_Init+0x164>)
 80016a4:	0019      	movs	r1, r3
 80016a6:	0010      	movs	r0, r2
 80016a8:	f000 f9d8 	bl	8001a5c <HAL_GPIO_Init>

  /* Configure EPD_RESET_PIN pin */
  GPIO_InitStruct.Pin = EPD_PWR_PIN;
 80016ac:	0021      	movs	r1, r4
 80016ae:	187b      	adds	r3, r7, r1
 80016b0:	2280      	movs	r2, #128	; 0x80
 80016b2:	00d2      	lsls	r2, r2, #3
 80016b4:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_RESET_GPIO_PORT, &GPIO_InitStruct);
 80016b6:	000c      	movs	r4, r1
 80016b8:	187b      	adds	r3, r7, r1
 80016ba:	4a1f      	ldr	r2, [pc, #124]	; (8001738 <EPD_IO_Init+0x164>)
 80016bc:	0019      	movs	r1, r3
 80016be:	0010      	movs	r0, r2
 80016c0:	f000 f9cc 	bl	8001a5c <HAL_GPIO_Init>

  /* Configure EPD_BUSY_PIN pin */
  GPIO_InitStruct.Pin = EPD_BUSY_PIN;
 80016c4:	0021      	movs	r1, r4
 80016c6:	187b      	adds	r3, r7, r1
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	0052      	lsls	r2, r2, #1
 80016cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	2200      	movs	r2, #0
 80016d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	2202      	movs	r2, #2
 80016d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(EPD_BUSY_GPIO_PORT, &GPIO_InitStruct);
 80016da:	187a      	adds	r2, r7, r1
 80016dc:	23a0      	movs	r3, #160	; 0xa0
 80016de:	05db      	lsls	r3, r3, #23
 80016e0:	0011      	movs	r1, r2
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f9ba 	bl	8001a5c <HAL_GPIO_Init>

  /* Enbale Display */
  EPD_PWR_LOW();
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	4812      	ldr	r0, [pc, #72]	; (8001738 <EPD_IO_Init+0x164>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	0019      	movs	r1, r3
 80016f2:	f000 fc20 	bl	8001f36 <HAL_GPIO_WritePin>

  /* Set or Reset the control line */
  EPD_CS_LOW();
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	0219      	lsls	r1, r3, #8
 80016fa:	23a0      	movs	r3, #160	; 0xa0
 80016fc:	05db      	lsls	r3, r3, #23
 80016fe:	2200      	movs	r2, #0
 8001700:	0018      	movs	r0, r3
 8001702:	f000 fc18 	bl	8001f36 <HAL_GPIO_WritePin>
  EPD_CS_HIGH();
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	0219      	lsls	r1, r3, #8
 800170a:	23a0      	movs	r3, #160	; 0xa0
 800170c:	05db      	lsls	r3, r3, #23
 800170e:	2201      	movs	r2, #1
 8001710:	0018      	movs	r0, r3
 8001712:	f000 fc10 	bl	8001f36 <HAL_GPIO_WritePin>

  /* EPD reset pin mamagement */
  EPD_RESET_HIGH();
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <EPD_IO_Init+0x164>)
 8001718:	2201      	movs	r2, #1
 800171a:	2104      	movs	r1, #4
 800171c:	0018      	movs	r0, r3
 800171e:	f000 fc0a 	bl	8001f36 <HAL_GPIO_WritePin>
  EPD_Delay(10);
 8001722:	200a      	movs	r0, #10
 8001724:	f000 f85c 	bl	80017e0 <EPD_Delay>

  /* SPI Configuration */
  SPIx_Init();
 8001728:	f7ff fea2 	bl	8001470 <SPIx_Init>
}
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b00b      	add	sp, #44	; 0x2c
 8001732:	bd90      	pop	{r4, r7, pc}
 8001734:	40021000 	.word	0x40021000
 8001738:	50000400 	.word	0x50000400

0800173c <EPD_IO_WriteData>:
  * @brief  Write register value.
  * @param  None
  * @retval None
  */
void EPD_IO_WriteData(uint16_t RegValue) 
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	0002      	movs	r2, r0
 8001744:	1dbb      	adds	r3, r7, #6
 8001746:	801a      	strh	r2, [r3, #0]
  /* Reset EPD control line CS */
  EPD_CS_LOW();
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	0219      	lsls	r1, r3, #8
 800174c:	23a0      	movs	r3, #160	; 0xa0
 800174e:	05db      	lsls	r3, r3, #23
 8001750:	2200      	movs	r2, #0
 8001752:	0018      	movs	r0, r3
 8001754:	f000 fbef 	bl	8001f36 <HAL_GPIO_WritePin>

  /* Set EPD data/command line DC to High */
  EPD_DC_HIGH();
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <EPD_IO_WriteData+0x50>)
 800175e:	2201      	movs	r2, #1
 8001760:	0019      	movs	r1, r3
 8001762:	f000 fbe8 	bl	8001f36 <HAL_GPIO_WritePin>

  /* Send Data */
  SPIx_Write(RegValue);
 8001766:	1dbb      	adds	r3, r7, #6
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	0018      	movs	r0, r3
 800176e:	f7ff febd 	bl	80014ec <SPIx_Write>

  /* Deselect: Chip Select high */
  EPD_CS_HIGH();
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	0219      	lsls	r1, r3, #8
 8001776:	23a0      	movs	r3, #160	; 0xa0
 8001778:	05db      	lsls	r3, r3, #23
 800177a:	2201      	movs	r2, #1
 800177c:	0018      	movs	r0, r3
 800177e:	f000 fbda 	bl	8001f36 <HAL_GPIO_WritePin>
}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	b002      	add	sp, #8
 8001788:	bd80      	pop	{r7, pc}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	50000400 	.word	0x50000400

08001790 <EPD_IO_WriteReg>:
  * @brief  Writes command to selected EPD register.
  * @param  Reg: Address of the selected register.
  * @retval None
  */
void EPD_IO_WriteReg(uint8_t Reg)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	0002      	movs	r2, r0
 8001798:	1dfb      	adds	r3, r7, #7
 800179a:	701a      	strb	r2, [r3, #0]
  /* Reset EPD control line CS */
  EPD_CS_LOW();
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	0219      	lsls	r1, r3, #8
 80017a0:	23a0      	movs	r3, #160	; 0xa0
 80017a2:	05db      	lsls	r3, r3, #23
 80017a4:	2200      	movs	r2, #0
 80017a6:	0018      	movs	r0, r3
 80017a8:	f000 fbc5 	bl	8001f36 <HAL_GPIO_WritePin>
  
  /* Set EPD data/command line DC to Low */
  EPD_DC_LOW();
 80017ac:	2380      	movs	r3, #128	; 0x80
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	480a      	ldr	r0, [pc, #40]	; (80017dc <EPD_IO_WriteReg+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	0019      	movs	r1, r3
 80017b6:	f000 fbbe 	bl	8001f36 <HAL_GPIO_WritePin>

  /* Send Command */
  SPIx_Write(Reg);
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f7ff fe94 	bl	80014ec <SPIx_Write>

  /* Deselect: Chip Select high */
  EPD_CS_HIGH();
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	0219      	lsls	r1, r3, #8
 80017c8:	23a0      	movs	r3, #160	; 0xa0
 80017ca:	05db      	lsls	r3, r3, #23
 80017cc:	2201      	movs	r2, #1
 80017ce:	0018      	movs	r0, r3
 80017d0:	f000 fbb1 	bl	8001f36 <HAL_GPIO_WritePin>
}
 80017d4:	46c0      	nop			; (mov r8, r8)
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b002      	add	sp, #8
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	50000400 	.word	0x50000400

080017e0 <EPD_Delay>:
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  * @retval None
  */
void EPD_Delay (uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  HAL_Delay (Delay);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	0018      	movs	r0, r3
 80017ec:	f000 f864 	bl	80018b8 <HAL_Delay>
}
 80017f0:	46c0      	nop			; (mov r8, r8)
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b002      	add	sp, #8
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	2200      	movs	r2, #0
 8001802:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001804:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <HAL_Init+0x3c>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_Init+0x3c>)
 800180a:	2140      	movs	r1, #64	; 0x40
 800180c:	430a      	orrs	r2, r1
 800180e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001810:	2000      	movs	r0, #0
 8001812:	f000 f811 	bl	8001838 <HAL_InitTick>
 8001816:	1e03      	subs	r3, r0, #0
 8001818:	d003      	beq.n	8001822 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800181a:	1dfb      	adds	r3, r7, #7
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	e001      	b.n	8001826 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001822:	f7ff f951 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
}
 800182a:	0018      	movs	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	b002      	add	sp, #8
 8001830:	bd80      	pop	{r7, pc}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	40022000 	.word	0x40022000

08001838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001840:	230f      	movs	r3, #15
 8001842:	18fb      	adds	r3, r7, r3
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_InitTick+0x50>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	23fa      	movs	r3, #250	; 0xfa
 800184e:	0099      	lsls	r1, r3, #2
 8001850:	0010      	movs	r0, r2
 8001852:	f7fe fc59 	bl	8000108 <__udivsi3>
 8001856:	0003      	movs	r3, r0
 8001858:	0018      	movs	r0, r3
 800185a:	f000 f8f2 	bl	8001a42 <HAL_SYSTICK_Config>
 800185e:	1e03      	subs	r3, r0, #0
 8001860:	d004      	beq.n	800186c <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8001862:	230f      	movs	r3, #15
 8001864:	18fb      	adds	r3, r7, r3
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
 800186a:	e006      	b.n	800187a <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	2301      	movs	r3, #1
 8001870:	425b      	negs	r3, r3
 8001872:	2200      	movs	r2, #0
 8001874:	0018      	movs	r0, r3
 8001876:	f000 f8cf 	bl	8001a18 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800187a:	230f      	movs	r3, #15
 800187c:	18fb      	adds	r3, r7, r3
 800187e:	781b      	ldrb	r3, [r3, #0]
}
 8001880:	0018      	movs	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	b004      	add	sp, #16
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000000 	.word	0x20000000

0800188c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  uwTick++;
 8001890:	4b03      	ldr	r3, [pc, #12]	; (80018a0 <HAL_IncTick+0x14>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	4b02      	ldr	r3, [pc, #8]	; (80018a0 <HAL_IncTick+0x14>)
 8001898:	601a      	str	r2, [r3, #0]
}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20001108 	.word	0x20001108

080018a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b02      	ldr	r3, [pc, #8]	; (80018b4 <HAL_GetTick+0x10>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	0018      	movs	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	20001108 	.word	0x20001108

080018b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c0:	f7ff fff0 	bl	80018a4 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	3301      	adds	r3, #1
 80018d0:	d002      	beq.n	80018d8 <HAL_Delay+0x20>
  {
    wait++;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3301      	adds	r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018d8:	46c0      	nop			; (mov r8, r8)
 80018da:	f7ff ffe3 	bl	80018a4 <HAL_GetTick>
 80018de:	0002      	movs	r2, r0
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d8f7      	bhi.n	80018da <HAL_Delay+0x22>
  {
  }
}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	46bd      	mov	sp, r7
 80018ee:	b004      	add	sp, #16
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b590      	push	{r4, r7, lr}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	0002      	movs	r2, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	1dfb      	adds	r3, r7, #7
 8001900:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001902:	1dfb      	adds	r3, r7, #7
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b7f      	cmp	r3, #127	; 0x7f
 8001908:	d932      	bls.n	8001970 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800190a:	4a2f      	ldr	r2, [pc, #188]	; (80019c8 <NVIC_SetPriority+0xd4>)
 800190c:	1dfb      	adds	r3, r7, #7
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	0019      	movs	r1, r3
 8001912:	230f      	movs	r3, #15
 8001914:	400b      	ands	r3, r1
 8001916:	3b08      	subs	r3, #8
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3306      	adds	r3, #6
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	18d3      	adds	r3, r2, r3
 8001920:	3304      	adds	r3, #4
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	1dfa      	adds	r2, r7, #7
 8001926:	7812      	ldrb	r2, [r2, #0]
 8001928:	0011      	movs	r1, r2
 800192a:	2203      	movs	r2, #3
 800192c:	400a      	ands	r2, r1
 800192e:	00d2      	lsls	r2, r2, #3
 8001930:	21ff      	movs	r1, #255	; 0xff
 8001932:	4091      	lsls	r1, r2
 8001934:	000a      	movs	r2, r1
 8001936:	43d2      	mvns	r2, r2
 8001938:	401a      	ands	r2, r3
 800193a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	019b      	lsls	r3, r3, #6
 8001940:	22ff      	movs	r2, #255	; 0xff
 8001942:	401a      	ands	r2, r3
 8001944:	1dfb      	adds	r3, r7, #7
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	0018      	movs	r0, r3
 800194a:	2303      	movs	r3, #3
 800194c:	4003      	ands	r3, r0
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001952:	481d      	ldr	r0, [pc, #116]	; (80019c8 <NVIC_SetPriority+0xd4>)
 8001954:	1dfb      	adds	r3, r7, #7
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	001c      	movs	r4, r3
 800195a:	230f      	movs	r3, #15
 800195c:	4023      	ands	r3, r4
 800195e:	3b08      	subs	r3, #8
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	430a      	orrs	r2, r1
 8001964:	3306      	adds	r3, #6
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	18c3      	adds	r3, r0, r3
 800196a:	3304      	adds	r3, #4
 800196c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800196e:	e027      	b.n	80019c0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001970:	4a16      	ldr	r2, [pc, #88]	; (80019cc <NVIC_SetPriority+0xd8>)
 8001972:	1dfb      	adds	r3, r7, #7
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b25b      	sxtb	r3, r3
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	33c0      	adds	r3, #192	; 0xc0
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	589b      	ldr	r3, [r3, r2]
 8001980:	1dfa      	adds	r2, r7, #7
 8001982:	7812      	ldrb	r2, [r2, #0]
 8001984:	0011      	movs	r1, r2
 8001986:	2203      	movs	r2, #3
 8001988:	400a      	ands	r2, r1
 800198a:	00d2      	lsls	r2, r2, #3
 800198c:	21ff      	movs	r1, #255	; 0xff
 800198e:	4091      	lsls	r1, r2
 8001990:	000a      	movs	r2, r1
 8001992:	43d2      	mvns	r2, r2
 8001994:	401a      	ands	r2, r3
 8001996:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	019b      	lsls	r3, r3, #6
 800199c:	22ff      	movs	r2, #255	; 0xff
 800199e:	401a      	ands	r2, r3
 80019a0:	1dfb      	adds	r3, r7, #7
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	0018      	movs	r0, r3
 80019a6:	2303      	movs	r3, #3
 80019a8:	4003      	ands	r3, r0
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ae:	4807      	ldr	r0, [pc, #28]	; (80019cc <NVIC_SetPriority+0xd8>)
 80019b0:	1dfb      	adds	r3, r7, #7
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	089b      	lsrs	r3, r3, #2
 80019b8:	430a      	orrs	r2, r1
 80019ba:	33c0      	adds	r3, #192	; 0xc0
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	501a      	str	r2, [r3, r0]
}
 80019c0:	46c0      	nop			; (mov r8, r8)
 80019c2:	46bd      	mov	sp, r7
 80019c4:	b003      	add	sp, #12
 80019c6:	bd90      	pop	{r4, r7, pc}
 80019c8:	e000ed00 	.word	0xe000ed00
 80019cc:	e000e100 	.word	0xe000e100

080019d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <SysTick_Config+0x40>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e2:	2301      	movs	r3, #1
 80019e4:	e010      	b.n	8001a08 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <SysTick_Config+0x44>)
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	3a01      	subs	r2, #1
 80019ec:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ee:	2301      	movs	r3, #1
 80019f0:	425b      	negs	r3, r3
 80019f2:	2103      	movs	r1, #3
 80019f4:	0018      	movs	r0, r3
 80019f6:	f7ff ff7d 	bl	80018f4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <SysTick_Config+0x44>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <SysTick_Config+0x44>)
 8001a02:	2207      	movs	r2, #7
 8001a04:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	0018      	movs	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	b002      	add	sp, #8
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	00ffffff 	.word	0x00ffffff
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	210f      	movs	r1, #15
 8001a24:	187b      	adds	r3, r7, r1
 8001a26:	1c02      	adds	r2, r0, #0
 8001a28:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	187b      	adds	r3, r7, r1
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	0011      	movs	r1, r2
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7ff ff5d 	bl	80018f4 <NVIC_SetPriority>
}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	b004      	add	sp, #16
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f7ff ffbf 	bl	80019d0 <SysTick_Config>
 8001a52:	0003      	movs	r3, r0
}
 8001a54:	0018      	movs	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a72:	e14f      	b.n	8001d14 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2101      	movs	r1, #1
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4091      	lsls	r1, r2
 8001a7e:	000a      	movs	r2, r1
 8001a80:	4013      	ands	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d100      	bne.n	8001a8c <HAL_GPIO_Init+0x30>
 8001a8a:	e140      	b.n	8001d0e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d003      	beq.n	8001a9c <HAL_GPIO_Init+0x40>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b12      	cmp	r3, #18
 8001a9a:	d123      	bne.n	8001ae4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	08da      	lsrs	r2, r3, #3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3208      	adds	r2, #8
 8001aa4:	0092      	lsls	r2, r2, #2
 8001aa6:	58d3      	ldr	r3, [r2, r3]
 8001aa8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	2207      	movs	r2, #7
 8001aae:	4013      	ands	r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	220f      	movs	r2, #15
 8001ab4:	409a      	lsls	r2, r3
 8001ab6:	0013      	movs	r3, r2
 8001ab8:	43da      	mvns	r2, r3
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4013      	ands	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	691a      	ldr	r2, [r3, #16]
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	2107      	movs	r1, #7
 8001ac8:	400b      	ands	r3, r1
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	409a      	lsls	r2, r3
 8001ace:	0013      	movs	r3, r2
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	08da      	lsrs	r2, r3, #3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3208      	adds	r2, #8
 8001ade:	0092      	lsls	r2, r2, #2
 8001ae0:	6939      	ldr	r1, [r7, #16]
 8001ae2:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d00b      	beq.n	8001b04 <HAL_GPIO_Init+0xa8>
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d007      	beq.n	8001b04 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001af8:	2b11      	cmp	r3, #17
 8001afa:	d003      	beq.n	8001b04 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b12      	cmp	r3, #18
 8001b02:	d130      	bne.n	8001b66 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2203      	movs	r2, #3
 8001b10:	409a      	lsls	r2, r3
 8001b12:	0013      	movs	r3, r2
 8001b14:	43da      	mvns	r2, r3
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	409a      	lsls	r2, r3
 8001b26:	0013      	movs	r3, r2
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	0013      	movs	r3, r2
 8001b42:	43da      	mvns	r2, r3
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	4013      	ands	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	091b      	lsrs	r3, r3, #4
 8001b50:	2201      	movs	r2, #1
 8001b52:	401a      	ands	r2, r3
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	409a      	lsls	r2, r3
 8001b58:	0013      	movs	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	2203      	movs	r2, #3
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	43da      	mvns	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2203      	movs	r2, #3
 8001b84:	401a      	ands	r2, r3
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	2203      	movs	r2, #3
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	0013      	movs	r3, r2
 8001baa:	43da      	mvns	r2, r3
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	409a      	lsls	r2, r3
 8001bbc:	0013      	movs	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	2380      	movs	r3, #128	; 0x80
 8001bd0:	055b      	lsls	r3, r3, #21
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d100      	bne.n	8001bd8 <HAL_GPIO_Init+0x17c>
 8001bd6:	e09a      	b.n	8001d0e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd8:	4b54      	ldr	r3, [pc, #336]	; (8001d2c <HAL_GPIO_Init+0x2d0>)
 8001bda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bdc:	4b53      	ldr	r3, [pc, #332]	; (8001d2c <HAL_GPIO_Init+0x2d0>)
 8001bde:	2101      	movs	r1, #1
 8001be0:	430a      	orrs	r2, r1
 8001be2:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001be4:	4a52      	ldr	r2, [pc, #328]	; (8001d30 <HAL_GPIO_Init+0x2d4>)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	089b      	lsrs	r3, r3, #2
 8001bea:	3302      	adds	r3, #2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	589b      	ldr	r3, [r3, r2]
 8001bf0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	220f      	movs	r2, #15
 8001bfc:	409a      	lsls	r2, r3
 8001bfe:	0013      	movs	r3, r2
 8001c00:	43da      	mvns	r2, r3
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	23a0      	movs	r3, #160	; 0xa0
 8001c0c:	05db      	lsls	r3, r3, #23
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d019      	beq.n	8001c46 <HAL_GPIO_Init+0x1ea>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a47      	ldr	r2, [pc, #284]	; (8001d34 <HAL_GPIO_Init+0x2d8>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d013      	beq.n	8001c42 <HAL_GPIO_Init+0x1e6>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a46      	ldr	r2, [pc, #280]	; (8001d38 <HAL_GPIO_Init+0x2dc>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d00d      	beq.n	8001c3e <HAL_GPIO_Init+0x1e2>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a45      	ldr	r2, [pc, #276]	; (8001d3c <HAL_GPIO_Init+0x2e0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d007      	beq.n	8001c3a <HAL_GPIO_Init+0x1de>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a44      	ldr	r2, [pc, #272]	; (8001d40 <HAL_GPIO_Init+0x2e4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d101      	bne.n	8001c36 <HAL_GPIO_Init+0x1da>
 8001c32:	2305      	movs	r3, #5
 8001c34:	e008      	b.n	8001c48 <HAL_GPIO_Init+0x1ec>
 8001c36:	2306      	movs	r3, #6
 8001c38:	e006      	b.n	8001c48 <HAL_GPIO_Init+0x1ec>
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e004      	b.n	8001c48 <HAL_GPIO_Init+0x1ec>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_Init+0x1ec>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x1ec>
 8001c46:	2300      	movs	r3, #0
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	2103      	movs	r1, #3
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	4093      	lsls	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c58:	4935      	ldr	r1, [pc, #212]	; (8001d30 <HAL_GPIO_Init+0x2d4>)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	3302      	adds	r3, #2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c66:	4b37      	ldr	r3, [pc, #220]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	025b      	lsls	r3, r3, #9
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c8a:	4b2e      	ldr	r3, [pc, #184]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001c90:	4b2c      	ldr	r3, [pc, #176]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	029b      	lsls	r3, r3, #10
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001cb4:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cba:	4b22      	ldr	r3, [pc, #136]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	035b      	lsls	r3, r3, #13
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cde:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ce4:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	43da      	mvns	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	039b      	lsls	r3, r3, #14
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d003      	beq.n	8001d08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <HAL_GPIO_Init+0x2e8>)
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	40da      	lsrs	r2, r3
 8001d1c:	1e13      	subs	r3, r2, #0
 8001d1e:	d000      	beq.n	8001d22 <HAL_GPIO_Init+0x2c6>
 8001d20:	e6a8      	b.n	8001a74 <HAL_GPIO_Init+0x18>
  }
}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b006      	add	sp, #24
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40010000 	.word	0x40010000
 8001d34:	50000400 	.word	0x50000400
 8001d38:	50000800 	.word	0x50000800
 8001d3c:	50000c00 	.word	0x50000c00
 8001d40:	50001c00 	.word	0x50001c00
 8001d44:	40010400 	.word	0x40010400

08001d48 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{ 
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8001d5e:	e0b6      	b.n	8001ece <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8001d60:	2201      	movs	r2, #1
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	409a      	lsls	r2, r3
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]

    if(iocurrent)
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d100      	bne.n	8001d74 <HAL_GPIO_DeInit+0x2c>
 8001d72:	e0a9      	b.n	8001ec8 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	2103      	movs	r1, #3
 8001d7e:	4099      	lsls	r1, r3
 8001d80:	000b      	movs	r3, r1
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	601a      	str	r2, [r3, #0]
           
      /* Configure the default Alternate Function in current IO */ 
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	08da      	lsrs	r2, r3, #3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3208      	adds	r2, #8
 8001d90:	0092      	lsls	r2, r2, #2
 8001d92:	58d3      	ldr	r3, [r2, r3]
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	2107      	movs	r1, #7
 8001d98:	400a      	ands	r2, r1
 8001d9a:	0092      	lsls	r2, r2, #2
 8001d9c:	210f      	movs	r1, #15
 8001d9e:	4091      	lsls	r1, r2
 8001da0:	000a      	movs	r2, r1
 8001da2:	43d1      	mvns	r1, r2
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	08d2      	lsrs	r2, r2, #3
 8001da8:	4019      	ands	r1, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3208      	adds	r2, #8
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	50d1      	str	r1, [r2, r3]
      
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	0052      	lsls	r2, r2, #1
 8001dba:	2103      	movs	r1, #3
 8001dbc:	4091      	lsls	r1, r2
 8001dbe:	000a      	movs	r2, r1
 8001dc0:	43d2      	mvns	r2, r2
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
      
      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2101      	movs	r1, #1
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4091      	lsls	r1, r2
 8001dd2:	000a      	movs	r2, r1
 8001dd4:	43d2      	mvns	r2, r2
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	605a      	str	r2, [r3, #4]
      
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	0052      	lsls	r2, r2, #1
 8001de4:	2103      	movs	r1, #3
 8001de6:	4091      	lsls	r1, r2
 8001de8:	000a      	movs	r2, r1
 8001dea:	43d2      	mvns	r2, r2
 8001dec:	401a      	ands	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	60da      	str	r2, [r3, #12]
      
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001df2:	4a3c      	ldr	r2, [pc, #240]	; (8001ee4 <HAL_GPIO_DeInit+0x19c>)
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	089b      	lsrs	r3, r3, #2
 8001df8:	3302      	adds	r3, #2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	589b      	ldr	r3, [r3, r2]
 8001dfe:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	2203      	movs	r2, #3
 8001e04:	4013      	ands	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	220f      	movs	r2, #15
 8001e0a:	409a      	lsls	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	23a0      	movs	r3, #160	; 0xa0
 8001e16:	05db      	lsls	r3, r3, #23
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d019      	beq.n	8001e50 <HAL_GPIO_DeInit+0x108>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a32      	ldr	r2, [pc, #200]	; (8001ee8 <HAL_GPIO_DeInit+0x1a0>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d013      	beq.n	8001e4c <HAL_GPIO_DeInit+0x104>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a31      	ldr	r2, [pc, #196]	; (8001eec <HAL_GPIO_DeInit+0x1a4>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d00d      	beq.n	8001e48 <HAL_GPIO_DeInit+0x100>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a30      	ldr	r2, [pc, #192]	; (8001ef0 <HAL_GPIO_DeInit+0x1a8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d007      	beq.n	8001e44 <HAL_GPIO_DeInit+0xfc>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a2f      	ldr	r2, [pc, #188]	; (8001ef4 <HAL_GPIO_DeInit+0x1ac>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d101      	bne.n	8001e40 <HAL_GPIO_DeInit+0xf8>
 8001e3c:	2305      	movs	r3, #5
 8001e3e:	e008      	b.n	8001e52 <HAL_GPIO_DeInit+0x10a>
 8001e40:	2306      	movs	r3, #6
 8001e42:	e006      	b.n	8001e52 <HAL_GPIO_DeInit+0x10a>
 8001e44:	2303      	movs	r3, #3
 8001e46:	e004      	b.n	8001e52 <HAL_GPIO_DeInit+0x10a>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	e002      	b.n	8001e52 <HAL_GPIO_DeInit+0x10a>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <HAL_GPIO_DeInit+0x10a>
 8001e50:	2300      	movs	r3, #0
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	2103      	movs	r1, #3
 8001e56:	400a      	ands	r2, r1
 8001e58:	0092      	lsls	r2, r2, #2
 8001e5a:	4093      	lsls	r3, r2
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d132      	bne.n	8001ec8 <HAL_GPIO_DeInit+0x180>
      {
        tmp = ((uint32_t)0x0FU) << (4U * (position & 0x03U));
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	2203      	movs	r2, #3
 8001e66:	4013      	ands	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	220f      	movs	r2, #15
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	0013      	movs	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001e72:	4a1c      	ldr	r2, [pc, #112]	; (8001ee4 <HAL_GPIO_DeInit+0x19c>)
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	089b      	lsrs	r3, r3, #2
 8001e78:	3302      	adds	r3, #2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	589a      	ldr	r2, [r3, r2]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	43d9      	mvns	r1, r3
 8001e82:	4818      	ldr	r0, [pc, #96]	; (8001ee4 <HAL_GPIO_DeInit+0x19c>)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	400a      	ands	r2, r1
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	501a      	str	r2, [r3, r0]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001e90:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001e9a:	400a      	ands	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	43d9      	mvns	r1, r3
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001ea8:	400a      	ands	r2, r1
 8001eaa:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001eba:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	43d9      	mvns	r1, r3
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_GPIO_DeInit+0x1b0>)
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]
      }
    }
     position++;
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	40da      	lsrs	r2, r3
 8001ed4:	1e13      	subs	r3, r2, #0
 8001ed6:	d000      	beq.n	8001eda <HAL_GPIO_DeInit+0x192>
 8001ed8:	e742      	b.n	8001d60 <HAL_GPIO_DeInit+0x18>
  }
}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b006      	add	sp, #24
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	40010000 	.word	0x40010000
 8001ee8:	50000400 	.word	0x50000400
 8001eec:	50000800 	.word	0x50000800
 8001ef0:	50000c00 	.word	0x50000c00
 8001ef4:	50001c00 	.word	0x50001c00
 8001ef8:	40010400 	.word	0x40010400

08001efc <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	000a      	movs	r2, r1
 8001f06:	1cbb      	adds	r3, r7, #2
 8001f08:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	1cba      	adds	r2, r7, #2
 8001f10:	8812      	ldrh	r2, [r2, #0]
 8001f12:	4013      	ands	r3, r2
 8001f14:	d004      	beq.n	8001f20 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001f16:	230f      	movs	r3, #15
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	e003      	b.n	8001f28 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f20:	230f      	movs	r3, #15
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	2200      	movs	r2, #0
 8001f26:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001f28:	230f      	movs	r3, #15
 8001f2a:	18fb      	adds	r3, r7, r3
 8001f2c:	781b      	ldrb	r3, [r3, #0]
}
 8001f2e:	0018      	movs	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	b004      	add	sp, #16
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	0008      	movs	r0, r1
 8001f40:	0011      	movs	r1, r2
 8001f42:	1cbb      	adds	r3, r7, #2
 8001f44:	1c02      	adds	r2, r0, #0
 8001f46:	801a      	strh	r2, [r3, #0]
 8001f48:	1c7b      	adds	r3, r7, #1
 8001f4a:	1c0a      	adds	r2, r1, #0
 8001f4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001f4e:	1c7b      	adds	r3, r7, #1
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d004      	beq.n	8001f60 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f56:	1cbb      	adds	r3, r7, #2
 8001f58:	881a      	ldrh	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001f5e:	e003      	b.n	8001f68 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001f60:	1cbb      	adds	r3, r7, #2
 8001f62:	881a      	ldrh	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f68:	46c0      	nop			; (mov r8, r8)
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b002      	add	sp, #8
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e082      	b.n	8002088 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2241      	movs	r2, #65	; 0x41
 8001f86:	5c9b      	ldrb	r3, [r3, r2]
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d107      	bne.n	8001f9e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2240      	movs	r2, #64	; 0x40
 8001f92:	2100      	movs	r1, #0
 8001f94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7fe fb3d 	bl	8000618 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2241      	movs	r2, #65	; 0x41
 8001fa2:	2124      	movs	r1, #36	; 0x24
 8001fa4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	438a      	bics	r2, r1
 8001fb4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4934      	ldr	r1, [pc, #208]	; (8002090 <HAL_I2C_Init+0x120>)
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4931      	ldr	r1, [pc, #196]	; (8002094 <HAL_I2C_Init+0x124>)
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d108      	bne.n	8001fee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	0209      	lsls	r1, r1, #8
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	e007      	b.n	8001ffe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2184      	movs	r1, #132	; 0x84
 8001ff8:	0209      	lsls	r1, r1, #8
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2b02      	cmp	r3, #2
 8002004:	d104      	bne.n	8002010 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2280      	movs	r2, #128	; 0x80
 800200c:	0112      	lsls	r2, r2, #4
 800200e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	491f      	ldr	r1, [pc, #124]	; (8002098 <HAL_I2C_Init+0x128>)
 800201c:	430a      	orrs	r2, r1
 800201e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	491a      	ldr	r1, [pc, #104]	; (8002094 <HAL_I2C_Init+0x124>)
 800202c:	400a      	ands	r2, r1
 800202e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691a      	ldr	r2, [r3, #16]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	431a      	orrs	r2, r3
 800203a:	0011      	movs	r1, r2
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	021a      	lsls	r2, r3, #8
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69d9      	ldr	r1, [r3, #28]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1a      	ldr	r2, [r3, #32]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2101      	movs	r1, #1
 8002066:	430a      	orrs	r2, r1
 8002068:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2241      	movs	r2, #65	; 0x41
 8002074:	2120      	movs	r1, #32
 8002076:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2242      	movs	r2, #66	; 0x42
 8002082:	2100      	movs	r1, #0
 8002084:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	0018      	movs	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	b002      	add	sp, #8
 800208e:	bd80      	pop	{r7, pc}
 8002090:	f0ffffff 	.word	0xf0ffffff
 8002094:	ffff7fff 	.word	0xffff7fff
 8002098:	02008000 	.word	0x02008000

0800209c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2241      	movs	r2, #65	; 0x41
 80020aa:	5c9b      	ldrb	r3, [r3, r2]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b20      	cmp	r3, #32
 80020b0:	d138      	bne.n	8002124 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2240      	movs	r2, #64	; 0x40
 80020b6:	5c9b      	ldrb	r3, [r3, r2]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d101      	bne.n	80020c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80020bc:	2302      	movs	r3, #2
 80020be:	e032      	b.n	8002126 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2240      	movs	r2, #64	; 0x40
 80020c4:	2101      	movs	r1, #1
 80020c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2241      	movs	r2, #65	; 0x41
 80020cc:	2124      	movs	r1, #36	; 0x24
 80020ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2101      	movs	r1, #1
 80020dc:	438a      	bics	r2, r1
 80020de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4911      	ldr	r1, [pc, #68]	; (8002130 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80020ec:	400a      	ands	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6819      	ldr	r1, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2101      	movs	r1, #1
 800210c:	430a      	orrs	r2, r1
 800210e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2241      	movs	r2, #65	; 0x41
 8002114:	2120      	movs	r1, #32
 8002116:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2240      	movs	r2, #64	; 0x40
 800211c:	2100      	movs	r1, #0
 800211e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	e000      	b.n	8002126 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002124:	2302      	movs	r3, #2
  }
}
 8002126:	0018      	movs	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	b002      	add	sp, #8
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	ffffefff 	.word	0xffffefff

08002134 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2241      	movs	r2, #65	; 0x41
 8002142:	5c9b      	ldrb	r3, [r3, r2]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b20      	cmp	r3, #32
 8002148:	d139      	bne.n	80021be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2240      	movs	r2, #64	; 0x40
 800214e:	5c9b      	ldrb	r3, [r3, r2]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002154:	2302      	movs	r3, #2
 8002156:	e033      	b.n	80021c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2240      	movs	r2, #64	; 0x40
 800215c:	2101      	movs	r1, #1
 800215e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2241      	movs	r2, #65	; 0x41
 8002164:	2124      	movs	r1, #36	; 0x24
 8002166:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2101      	movs	r1, #1
 8002174:	438a      	bics	r2, r1
 8002176:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4a11      	ldr	r2, [pc, #68]	; (80021c8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002184:	4013      	ands	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	021b      	lsls	r3, r3, #8
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	4313      	orrs	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	430a      	orrs	r2, r1
 80021a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2241      	movs	r2, #65	; 0x41
 80021ae:	2120      	movs	r1, #32
 80021b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2240      	movs	r2, #64	; 0x40
 80021b6:	2100      	movs	r1, #0
 80021b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e000      	b.n	80021c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80021be:	2302      	movs	r3, #2
  }
}
 80021c0:	0018      	movs	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b004      	add	sp, #16
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	fffff0ff 	.word	0xfffff0ff

080021cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ce:	b08b      	sub	sp, #44	; 0x2c
 80021d0:	af06      	add	r7, sp, #24
 80021d2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e0e4      	b.n	80023a8 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a73      	ldr	r2, [pc, #460]	; (80023b0 <HAL_PCD_Init+0x1e4>)
 80021e2:	5c9b      	ldrb	r3, [r3, r2]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d108      	bne.n	80021fc <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	238a      	movs	r3, #138	; 0x8a
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	2100      	movs	r1, #0
 80021f2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	0018      	movs	r0, r3
 80021f8:	f7fe fe4c 	bl	8000e94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a6c      	ldr	r2, [pc, #432]	; (80023b0 <HAL_PCD_Init+0x1e4>)
 8002200:	2103      	movs	r1, #3
 8002202:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	0018      	movs	r0, r3
 800220a:	f002 f837 	bl	800427c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800220e:	230f      	movs	r3, #15
 8002210:	18fb      	adds	r3, r7, r3
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
 8002216:	e043      	b.n	80022a0 <HAL_PCD_Init+0xd4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002218:	200f      	movs	r0, #15
 800221a:	183b      	adds	r3, r7, r0
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	2129      	movs	r1, #41	; 0x29
 8002222:	015b      	lsls	r3, r3, #5
 8002224:	18d3      	adds	r3, r2, r3
 8002226:	185b      	adds	r3, r3, r1
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800222c:	183b      	adds	r3, r7, r0
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	2128      	movs	r1, #40	; 0x28
 8002234:	015b      	lsls	r3, r3, #5
 8002236:	18d3      	adds	r3, r2, r3
 8002238:	185b      	adds	r3, r3, r1
 800223a:	183a      	adds	r2, r7, r0
 800223c:	7812      	ldrb	r2, [r2, #0]
 800223e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002240:	183b      	adds	r3, r7, r0
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	183a      	adds	r2, r7, r0
 8002246:	7812      	ldrb	r2, [r2, #0]
 8002248:	b291      	uxth	r1, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	015b      	lsls	r3, r3, #5
 800224e:	18d3      	adds	r3, r2, r3
 8002250:	3336      	adds	r3, #54	; 0x36
 8002252:	1c0a      	adds	r2, r1, #0
 8002254:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002256:	183b      	adds	r3, r7, r0
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	212b      	movs	r1, #43	; 0x2b
 800225e:	015b      	lsls	r3, r3, #5
 8002260:	18d3      	adds	r3, r2, r3
 8002262:	185b      	adds	r3, r3, r1
 8002264:	2200      	movs	r2, #0
 8002266:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002268:	183b      	adds	r3, r7, r0
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	015b      	lsls	r3, r3, #5
 8002270:	18d3      	adds	r3, r2, r3
 8002272:	3338      	adds	r3, #56	; 0x38
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002278:	183b      	adds	r3, r7, r0
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	015b      	lsls	r3, r3, #5
 8002280:	18d3      	adds	r3, r2, r3
 8002282:	333c      	adds	r3, #60	; 0x3c
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002288:	183b      	adds	r3, r7, r0
 800228a:	781a      	ldrb	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3202      	adds	r2, #2
 8002290:	0152      	lsls	r2, r2, #5
 8002292:	2100      	movs	r1, #0
 8002294:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002296:	183b      	adds	r3, r7, r0
 8002298:	781a      	ldrb	r2, [r3, #0]
 800229a:	183b      	adds	r3, r7, r0
 800229c:	3201      	adds	r2, #1
 800229e:	701a      	strb	r2, [r3, #0]
 80022a0:	230f      	movs	r3, #15
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	781a      	ldrb	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d3b4      	bcc.n	8002218 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ae:	230f      	movs	r3, #15
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	e03f      	b.n	8002338 <HAL_PCD_Init+0x16c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022b8:	200f      	movs	r0, #15
 80022ba:	183b      	adds	r3, r7, r0
 80022bc:	781a      	ldrb	r2, [r3, #0]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	232a      	movs	r3, #42	; 0x2a
 80022c2:	33ff      	adds	r3, #255	; 0xff
 80022c4:	0152      	lsls	r2, r2, #5
 80022c6:	188a      	adds	r2, r1, r2
 80022c8:	18d3      	adds	r3, r2, r3
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022ce:	183b      	adds	r3, r7, r0
 80022d0:	781a      	ldrb	r2, [r3, #0]
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	2394      	movs	r3, #148	; 0x94
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	0152      	lsls	r2, r2, #5
 80022da:	188a      	adds	r2, r1, r2
 80022dc:	18d3      	adds	r3, r2, r3
 80022de:	183a      	adds	r2, r7, r0
 80022e0:	7812      	ldrb	r2, [r2, #0]
 80022e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022e4:	183b      	adds	r3, r7, r0
 80022e6:	781a      	ldrb	r2, [r3, #0]
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	232c      	movs	r3, #44	; 0x2c
 80022ec:	33ff      	adds	r3, #255	; 0xff
 80022ee:	0152      	lsls	r2, r2, #5
 80022f0:	188a      	adds	r2, r1, r2
 80022f2:	18d3      	adds	r3, r2, r3
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022f8:	183b      	adds	r3, r7, r0
 80022fa:	781a      	ldrb	r2, [r3, #0]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	239c      	movs	r3, #156	; 0x9c
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	0152      	lsls	r2, r2, #5
 8002304:	188a      	adds	r2, r1, r2
 8002306:	18d3      	adds	r3, r2, r3
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800230c:	183b      	adds	r3, r7, r0
 800230e:	781a      	ldrb	r2, [r3, #0]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	239e      	movs	r3, #158	; 0x9e
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	0152      	lsls	r2, r2, #5
 8002318:	188a      	adds	r2, r1, r2
 800231a:	18d3      	adds	r3, r2, r3
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002320:	183b      	adds	r3, r7, r0
 8002322:	781a      	ldrb	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	320a      	adds	r2, #10
 8002328:	0152      	lsls	r2, r2, #5
 800232a:	2100      	movs	r1, #0
 800232c:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800232e:	183b      	adds	r3, r7, r0
 8002330:	781a      	ldrb	r2, [r3, #0]
 8002332:	183b      	adds	r3, r7, r0
 8002334:	3201      	adds	r2, #1
 8002336:	701a      	strb	r2, [r3, #0]
 8002338:	230f      	movs	r3, #15
 800233a:	18fb      	adds	r3, r7, r3
 800233c:	781a      	ldrb	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	d3b8      	bcc.n	80022b8 <HAL_PCD_Init+0xec>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	466a      	mov	r2, sp
 800234e:	0011      	movs	r1, r2
 8002350:	001a      	movs	r2, r3
 8002352:	3210      	adds	r2, #16
 8002354:	ca70      	ldmia	r2!, {r4, r5, r6}
 8002356:	c170      	stmia	r1!, {r4, r5, r6}
 8002358:	ca30      	ldmia	r2!, {r4, r5}
 800235a:	c130      	stmia	r1!, {r4, r5}
 800235c:	6859      	ldr	r1, [r3, #4]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f001 ffab 	bl	80042bc <USB_DevInit>
 8002366:	1e03      	subs	r3, r0, #0
 8002368:	d005      	beq.n	8002376 <HAL_PCD_Init+0x1aa>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a10      	ldr	r2, [pc, #64]	; (80023b0 <HAL_PCD_Init+0x1e4>)
 800236e:	2102      	movs	r1, #2
 8002370:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e018      	b.n	80023a8 <HAL_PCD_Init+0x1dc>
  }

  hpcd->USB_Address = 0U;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2224      	movs	r2, #36	; 0x24
 800237a:	2100      	movs	r1, #0
 800237c:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a0b      	ldr	r2, [pc, #44]	; (80023b0 <HAL_PCD_Init+0x1e4>)
 8002382:	2101      	movs	r1, #1
 8002384:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d103      	bne.n	8002396 <HAL_PCD_Init+0x1ca>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	0018      	movs	r0, r3
 8002392:	f000 f834 	bl	80023fe <HAL_PCDEx_ActivateLPM>
  }


  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d103      	bne.n	80023a6 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	0018      	movs	r0, r3
 80023a2:	f000 f807 	bl	80023b4 <HAL_PCDEx_ActivateBCD>
  }

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	0018      	movs	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b005      	add	sp, #20
 80023ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023b0:	00000229 	.word	0x00000229

080023b4 <HAL_PCDEx_ActivateBCD>:
  * @brief  Activate BatteryCharging feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  USB_TypeDef *USBx = hpcd->Instance;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	60fb      	str	r3, [r7, #12]
  hpcd->battery_charging_active = 1U;
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	239b      	movs	r3, #155	; 0x9b
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	2101      	movs	r1, #1
 80023ca:	50d1      	str	r1, [r2, r3]

  USBx->BCDR |= (USB_BCDR_BCDEN);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2258      	movs	r2, #88	; 0x58
 80023d0:	5a9b      	ldrh	r3, [r3, r2]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	2201      	movs	r2, #1
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b299      	uxth	r1, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2258      	movs	r2, #88	; 0x58
 80023de:	5299      	strh	r1, [r3, r2]
  /* Enable DCD : Data Contact Detect */
  USBx->BCDR |= (USB_BCDR_DCDEN);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2258      	movs	r2, #88	; 0x58
 80023e4:	5a9b      	ldrh	r3, [r3, r2]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	2202      	movs	r2, #2
 80023ea:	4313      	orrs	r3, r2
 80023ec:	b299      	uxth	r1, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2258      	movs	r2, #88	; 0x58
 80023f2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	0018      	movs	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b004      	add	sp, #16
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b084      	sub	sp, #16
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	239a      	movs	r3, #154	; 0x9a
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	2101      	movs	r1, #1
 8002414:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	2398      	movs	r3, #152	; 0x98
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	2100      	movs	r1, #0
 800241e:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2254      	movs	r2, #84	; 0x54
 8002424:	5a9b      	ldrh	r3, [r3, r2]
 8002426:	b29b      	uxth	r3, r3
 8002428:	2201      	movs	r2, #1
 800242a:	4313      	orrs	r3, r2
 800242c:	b299      	uxth	r1, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2254      	movs	r2, #84	; 0x54
 8002432:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2254      	movs	r2, #84	; 0x54
 8002438:	5a9b      	ldrh	r3, [r3, r2]
 800243a:	b29b      	uxth	r3, r3
 800243c:	2202      	movs	r2, #2
 800243e:	4313      	orrs	r3, r2
 8002440:	b299      	uxth	r1, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2254      	movs	r2, #84	; 0x54
 8002446:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b004      	add	sp, #16
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002454:	b5b0      	push	{r4, r5, r7, lr}
 8002456:	b08a      	sub	sp, #40	; 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d102      	bne.n	8002468 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	f000 fbab 	bl	8002bbe <HAL_RCC_OscConfig+0x76a>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002468:	4bce      	ldr	r3, [pc, #824]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	220c      	movs	r2, #12
 800246e:	4013      	ands	r3, r2
 8002470:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002472:	4bcc      	ldr	r3, [pc, #816]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	025b      	lsls	r3, r3, #9
 800247a:	4013      	ands	r3, r2
 800247c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2201      	movs	r2, #1
 8002484:	4013      	ands	r3, r2
 8002486:	d100      	bne.n	800248a <HAL_RCC_OscConfig+0x36>
 8002488:	e07e      	b.n	8002588 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800248a:	6a3b      	ldr	r3, [r7, #32]
 800248c:	2b08      	cmp	r3, #8
 800248e:	d007      	beq.n	80024a0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	2b0c      	cmp	r3, #12
 8002494:	d112      	bne.n	80024bc <HAL_RCC_OscConfig+0x68>
 8002496:	69fa      	ldr	r2, [r7, #28]
 8002498:	2380      	movs	r3, #128	; 0x80
 800249a:	025b      	lsls	r3, r3, #9
 800249c:	429a      	cmp	r2, r3
 800249e:	d10d      	bne.n	80024bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a0:	4bc0      	ldr	r3, [pc, #768]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	2380      	movs	r3, #128	; 0x80
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	4013      	ands	r3, r2
 80024aa:	d100      	bne.n	80024ae <HAL_RCC_OscConfig+0x5a>
 80024ac:	e06b      	b.n	8002586 <HAL_RCC_OscConfig+0x132>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d167      	bne.n	8002586 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	f000 fb81 	bl	8002bbe <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	025b      	lsls	r3, r3, #9
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_OscConfig+0x84>
 80024c8:	4bb6      	ldr	r3, [pc, #728]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4bb5      	ldr	r3, [pc, #724]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024ce:	2180      	movs	r1, #128	; 0x80
 80024d0:	0249      	lsls	r1, r1, #9
 80024d2:	430a      	orrs	r2, r1
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	e027      	b.n	8002528 <HAL_RCC_OscConfig+0xd4>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	23a0      	movs	r3, #160	; 0xa0
 80024de:	02db      	lsls	r3, r3, #11
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d10e      	bne.n	8002502 <HAL_RCC_OscConfig+0xae>
 80024e4:	4baf      	ldr	r3, [pc, #700]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4bae      	ldr	r3, [pc, #696]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024ea:	2180      	movs	r1, #128	; 0x80
 80024ec:	02c9      	lsls	r1, r1, #11
 80024ee:	430a      	orrs	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	4bac      	ldr	r3, [pc, #688]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	4bab      	ldr	r3, [pc, #684]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80024f8:	2180      	movs	r1, #128	; 0x80
 80024fa:	0249      	lsls	r1, r1, #9
 80024fc:	430a      	orrs	r2, r1
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	e012      	b.n	8002528 <HAL_RCC_OscConfig+0xd4>
 8002502:	4ba8      	ldr	r3, [pc, #672]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4ba7      	ldr	r3, [pc, #668]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002508:	49a7      	ldr	r1, [pc, #668]	; (80027a8 <HAL_RCC_OscConfig+0x354>)
 800250a:	400a      	ands	r2, r1
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	4ba5      	ldr	r3, [pc, #660]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	025b      	lsls	r3, r3, #9
 8002516:	4013      	ands	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4ba1      	ldr	r3, [pc, #644]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4ba0      	ldr	r3, [pc, #640]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002522:	49a2      	ldr	r1, [pc, #648]	; (80027ac <HAL_RCC_OscConfig+0x358>)
 8002524:	400a      	ands	r2, r1
 8002526:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d015      	beq.n	800255c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002530:	f7ff f9b8 	bl	80018a4 <HAL_GetTick>
 8002534:	0003      	movs	r3, r0
 8002536:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002538:	e009      	b.n	800254e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800253a:	f7ff f9b3 	bl	80018a4 <HAL_GetTick>
 800253e:	0002      	movs	r2, r0
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b64      	cmp	r3, #100	; 0x64
 8002546:	d902      	bls.n	800254e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	f000 fb38 	bl	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800254e:	4b95      	ldr	r3, [pc, #596]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	029b      	lsls	r3, r3, #10
 8002556:	4013      	ands	r3, r2
 8002558:	d0ef      	beq.n	800253a <HAL_RCC_OscConfig+0xe6>
 800255a:	e015      	b.n	8002588 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7ff f9a2 	bl	80018a4 <HAL_GetTick>
 8002560:	0003      	movs	r3, r0
 8002562:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002566:	f7ff f99d 	bl	80018a4 <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b64      	cmp	r3, #100	; 0x64
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e322      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002578:	4b8a      	ldr	r3, [pc, #552]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	; 0x80
 800257e:	029b      	lsls	r3, r3, #10
 8002580:	4013      	ands	r3, r2
 8002582:	d1f0      	bne.n	8002566 <HAL_RCC_OscConfig+0x112>
 8002584:	e000      	b.n	8002588 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002586:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2202      	movs	r2, #2
 800258e:	4013      	ands	r3, r2
 8002590:	d100      	bne.n	8002594 <HAL_RCC_OscConfig+0x140>
 8002592:	e08a      	b.n	80026aa <HAL_RCC_OscConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	2b04      	cmp	r3, #4
 800259e:	d005      	beq.n	80025ac <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d13d      	bne.n	8002622 <HAL_RCC_OscConfig+0x1ce>
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d13a      	bne.n	8002622 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80025ac:	4b7d      	ldr	r3, [pc, #500]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2204      	movs	r2, #4
 80025b2:	4013      	ands	r3, r2
 80025b4:	d004      	beq.n	80025c0 <HAL_RCC_OscConfig+0x16c>
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e2fe      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c0:	4b78      	ldr	r3, [pc, #480]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	4a7a      	ldr	r2, [pc, #488]	; (80027b0 <HAL_RCC_OscConfig+0x35c>)
 80025c6:	4013      	ands	r3, r2
 80025c8:	0019      	movs	r1, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	021a      	lsls	r2, r3, #8
 80025d0:	4b74      	ldr	r3, [pc, #464]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025d2:	430a      	orrs	r2, r1
 80025d4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80025d6:	4b73      	ldr	r3, [pc, #460]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2209      	movs	r2, #9
 80025dc:	4393      	bics	r3, r2
 80025de:	0019      	movs	r1, r3
 80025e0:	4b70      	ldr	r3, [pc, #448]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025e8:	f000 fc1e 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 80025ec:	0001      	movs	r1, r0
 80025ee:	4b6d      	ldr	r3, [pc, #436]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	091b      	lsrs	r3, r3, #4
 80025f4:	220f      	movs	r2, #15
 80025f6:	4013      	ands	r3, r2
 80025f8:	4a6e      	ldr	r2, [pc, #440]	; (80027b4 <HAL_RCC_OscConfig+0x360>)
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	000a      	movs	r2, r1
 80025fe:	40da      	lsrs	r2, r3
 8002600:	4b6d      	ldr	r3, [pc, #436]	; (80027b8 <HAL_RCC_OscConfig+0x364>)
 8002602:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8002604:	2513      	movs	r5, #19
 8002606:	197c      	adds	r4, r7, r5
 8002608:	2000      	movs	r0, #0
 800260a:	f7ff f915 	bl	8001838 <HAL_InitTick>
 800260e:	0003      	movs	r3, r0
 8002610:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002612:	197b      	adds	r3, r7, r5
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d047      	beq.n	80026aa <HAL_RCC_OscConfig+0x256>
      {
        return status;
 800261a:	2313      	movs	r3, #19
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	e2cd      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d027      	beq.n	8002678 <HAL_RCC_OscConfig+0x224>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002628:	4b5e      	ldr	r3, [pc, #376]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2209      	movs	r2, #9
 800262e:	4393      	bics	r3, r2
 8002630:	0019      	movs	r1, r3
 8002632:	4b5c      	ldr	r3, [pc, #368]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	430a      	orrs	r2, r1
 8002638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263a:	f7ff f933 	bl	80018a4 <HAL_GetTick>
 800263e:	0003      	movs	r3, r0
 8002640:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002644:	f7ff f92e 	bl	80018a4 <HAL_GetTick>
 8002648:	0002      	movs	r2, r0
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e2b3      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002656:	4b53      	ldr	r3, [pc, #332]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2204      	movs	r2, #4
 800265c:	4013      	ands	r3, r2
 800265e:	d0f1      	beq.n	8002644 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002660:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a52      	ldr	r2, [pc, #328]	; (80027b0 <HAL_RCC_OscConfig+0x35c>)
 8002666:	4013      	ands	r3, r2
 8002668:	0019      	movs	r1, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	021a      	lsls	r2, r3, #8
 8002670:	4b4c      	ldr	r3, [pc, #304]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
 8002676:	e018      	b.n	80026aa <HAL_RCC_OscConfig+0x256>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002678:	4b4a      	ldr	r3, [pc, #296]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b49      	ldr	r3, [pc, #292]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800267e:	2101      	movs	r1, #1
 8002680:	438a      	bics	r2, r1
 8002682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002684:	f7ff f90e 	bl	80018a4 <HAL_GetTick>
 8002688:	0003      	movs	r3, r0
 800268a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x24c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800268e:	f7ff f909 	bl	80018a4 <HAL_GetTick>
 8002692:	0002      	movs	r2, r0
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e28e      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026a0:	4b40      	ldr	r3, [pc, #256]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2204      	movs	r2, #4
 80026a6:	4013      	ands	r3, r2
 80026a8:	d1f1      	bne.n	800268e <HAL_RCC_OscConfig+0x23a>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2210      	movs	r2, #16
 80026b0:	4013      	ands	r3, r2
 80026b2:	d100      	bne.n	80026b6 <HAL_RCC_OscConfig+0x262>
 80026b4:	e09e      	b.n	80027f4 <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80026b6:	6a3b      	ldr	r3, [r7, #32]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d13f      	bne.n	800273c <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026bc:	4b39      	ldr	r3, [pc, #228]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4013      	ands	r3, r2
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_OscConfig+0x280>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_RCC_OscConfig+0x280>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e274      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026d4:	4b33      	ldr	r3, [pc, #204]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4a38      	ldr	r2, [pc, #224]	; (80027bc <HAL_RCC_OscConfig+0x368>)
 80026da:	4013      	ands	r3, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026e2:	4b30      	ldr	r3, [pc, #192]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026e4:	430a      	orrs	r2, r1
 80026e6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026e8:	4b2e      	ldr	r3, [pc, #184]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	0a19      	lsrs	r1, r3, #8
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	061a      	lsls	r2, r3, #24
 80026f6:	4b2b      	ldr	r3, [pc, #172]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 80026f8:	430a      	orrs	r2, r1
 80026fa:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002700:	0b5b      	lsrs	r3, r3, #13
 8002702:	3301      	adds	r3, #1
 8002704:	2280      	movs	r2, #128	; 0x80
 8002706:	0212      	lsls	r2, r2, #8
 8002708:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800270a:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	091b      	lsrs	r3, r3, #4
 8002710:	210f      	movs	r1, #15
 8002712:	400b      	ands	r3, r1
 8002714:	4927      	ldr	r1, [pc, #156]	; (80027b4 <HAL_RCC_OscConfig+0x360>)
 8002716:	5ccb      	ldrb	r3, [r1, r3]
 8002718:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800271a:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <HAL_RCC_OscConfig+0x364>)
 800271c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800271e:	2513      	movs	r5, #19
 8002720:	197c      	adds	r4, r7, r5
 8002722:	2000      	movs	r0, #0
 8002724:	f7ff f888 	bl	8001838 <HAL_InitTick>
 8002728:	0003      	movs	r3, r0
 800272a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800272c:	197b      	adds	r3, r7, r5
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d05f      	beq.n	80027f4 <HAL_RCC_OscConfig+0x3a0>
        {
          return status;
 8002734:	2313      	movs	r3, #19
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	e240      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d03d      	beq.n	80027c0 <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002744:	4b17      	ldr	r3, [pc, #92]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800274a:	2180      	movs	r1, #128	; 0x80
 800274c:	0049      	lsls	r1, r1, #1
 800274e:	430a      	orrs	r2, r1
 8002750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002752:	f7ff f8a7 	bl	80018a4 <HAL_GetTick>
 8002756:	0003      	movs	r3, r0
 8002758:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800275c:	f7ff f8a2 	bl	80018a4 <HAL_GetTick>
 8002760:	0002      	movs	r2, r0
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e227      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800276e:	4b0d      	ldr	r3, [pc, #52]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	2380      	movs	r3, #128	; 0x80
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4013      	ands	r3, r2
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800277a:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4a0f      	ldr	r2, [pc, #60]	; (80027bc <HAL_RCC_OscConfig+0x368>)
 8002780:	4013      	ands	r3, r2
 8002782:	0019      	movs	r1, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800278a:	430a      	orrs	r2, r1
 800278c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800278e:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	0a19      	lsrs	r1, r3, #8
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	061a      	lsls	r2, r3, #24
 800279c:	4b01      	ldr	r3, [pc, #4]	; (80027a4 <HAL_RCC_OscConfig+0x350>)
 800279e:	430a      	orrs	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	e027      	b.n	80027f4 <HAL_RCC_OscConfig+0x3a0>
 80027a4:	40021000 	.word	0x40021000
 80027a8:	fffeffff 	.word	0xfffeffff
 80027ac:	fffbffff 	.word	0xfffbffff
 80027b0:	ffffe0ff 	.word	0xffffe0ff
 80027b4:	08004974 	.word	0x08004974
 80027b8:	20000000 	.word	0x20000000
 80027bc:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027c0:	4bbd      	ldr	r3, [pc, #756]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4bbc      	ldr	r3, [pc, #752]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80027c6:	49bd      	ldr	r1, [pc, #756]	; (8002abc <HAL_RCC_OscConfig+0x668>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027cc:	f7ff f86a 	bl	80018a4 <HAL_GetTick>
 80027d0:	0003      	movs	r3, r0
 80027d2:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027d6:	f7ff f865 	bl	80018a4 <HAL_GetTick>
 80027da:	0002      	movs	r2, r0
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e1ea      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80027e8:	4bb3      	ldr	r3, [pc, #716]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4013      	ands	r3, r2
 80027f2:	d1f0      	bne.n	80027d6 <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2208      	movs	r2, #8
 80027fa:	4013      	ands	r3, r2
 80027fc:	d036      	beq.n	800286c <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d019      	beq.n	800283a <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002806:	4bac      	ldr	r3, [pc, #688]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002808:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800280a:	4bab      	ldr	r3, [pc, #684]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800280c:	2101      	movs	r1, #1
 800280e:	430a      	orrs	r2, r1
 8002810:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7ff f847 	bl	80018a4 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800281c:	f7ff f842 	bl	80018a4 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e1c7      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800282e:	4ba2      	ldr	r3, [pc, #648]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d0f1      	beq.n	800281c <HAL_RCC_OscConfig+0x3c8>
 8002838:	e018      	b.n	800286c <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800283a:	4b9f      	ldr	r3, [pc, #636]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800283c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800283e:	4b9e      	ldr	r3, [pc, #632]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002840:	2101      	movs	r1, #1
 8002842:	438a      	bics	r2, r1
 8002844:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002846:	f7ff f82d 	bl	80018a4 <HAL_GetTick>
 800284a:	0003      	movs	r3, r0
 800284c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002850:	f7ff f828 	bl	80018a4 <HAL_GetTick>
 8002854:	0002      	movs	r2, r0
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e1ad      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002862:	4b95      	ldr	r3, [pc, #596]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002866:	2202      	movs	r2, #2
 8002868:	4013      	ands	r3, r2
 800286a:	d1f1      	bne.n	8002850 <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d100      	bne.n	8002878 <HAL_RCC_OscConfig+0x424>
 8002876:	e0af      	b.n	80029d8 <HAL_RCC_OscConfig+0x584>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002878:	2327      	movs	r3, #39	; 0x27
 800287a:	18fb      	adds	r3, r7, r3
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002880:	4b8d      	ldr	r3, [pc, #564]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	055b      	lsls	r3, r3, #21
 8002888:	4013      	ands	r3, r2
 800288a:	d10a      	bne.n	80028a2 <HAL_RCC_OscConfig+0x44e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288c:	4b8a      	ldr	r3, [pc, #552]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800288e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002890:	4b89      	ldr	r3, [pc, #548]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002892:	2180      	movs	r1, #128	; 0x80
 8002894:	0549      	lsls	r1, r1, #21
 8002896:	430a      	orrs	r2, r1
 8002898:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800289a:	2327      	movs	r3, #39	; 0x27
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	2201      	movs	r2, #1
 80028a0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a2:	4b87      	ldr	r3, [pc, #540]	; (8002ac0 <HAL_RCC_OscConfig+0x66c>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	2380      	movs	r3, #128	; 0x80
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4013      	ands	r3, r2
 80028ac:	d11a      	bne.n	80028e4 <HAL_RCC_OscConfig+0x490>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ae:	4b84      	ldr	r3, [pc, #528]	; (8002ac0 <HAL_RCC_OscConfig+0x66c>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	4b83      	ldr	r3, [pc, #524]	; (8002ac0 <HAL_RCC_OscConfig+0x66c>)
 80028b4:	2180      	movs	r1, #128	; 0x80
 80028b6:	0049      	lsls	r1, r1, #1
 80028b8:	430a      	orrs	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028bc:	f7fe fff2 	bl	80018a4 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c6:	f7fe ffed 	bl	80018a4 <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b64      	cmp	r3, #100	; 0x64
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e172      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	4b79      	ldr	r3, [pc, #484]	; (8002ac0 <HAL_RCC_OscConfig+0x66c>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	2380      	movs	r3, #128	; 0x80
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	4013      	ands	r3, r2
 80028e2:	d0f0      	beq.n	80028c6 <HAL_RCC_OscConfig+0x472>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	2380      	movs	r3, #128	; 0x80
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_OscConfig+0x4ac>
 80028f0:	4b71      	ldr	r3, [pc, #452]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80028f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028f4:	4b70      	ldr	r3, [pc, #448]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80028f6:	2180      	movs	r1, #128	; 0x80
 80028f8:	0049      	lsls	r1, r1, #1
 80028fa:	430a      	orrs	r2, r1
 80028fc:	651a      	str	r2, [r3, #80]	; 0x50
 80028fe:	e031      	b.n	8002964 <HAL_RCC_OscConfig+0x510>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10c      	bne.n	8002922 <HAL_RCC_OscConfig+0x4ce>
 8002908:	4b6b      	ldr	r3, [pc, #428]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800290a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800290c:	4b6a      	ldr	r3, [pc, #424]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800290e:	496b      	ldr	r1, [pc, #428]	; (8002abc <HAL_RCC_OscConfig+0x668>)
 8002910:	400a      	ands	r2, r1
 8002912:	651a      	str	r2, [r3, #80]	; 0x50
 8002914:	4b68      	ldr	r3, [pc, #416]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002916:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002918:	4b67      	ldr	r3, [pc, #412]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800291a:	496a      	ldr	r1, [pc, #424]	; (8002ac4 <HAL_RCC_OscConfig+0x670>)
 800291c:	400a      	ands	r2, r1
 800291e:	651a      	str	r2, [r3, #80]	; 0x50
 8002920:	e020      	b.n	8002964 <HAL_RCC_OscConfig+0x510>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	23a0      	movs	r3, #160	; 0xa0
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	429a      	cmp	r2, r3
 800292c:	d10e      	bne.n	800294c <HAL_RCC_OscConfig+0x4f8>
 800292e:	4b62      	ldr	r3, [pc, #392]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002930:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002932:	4b61      	ldr	r3, [pc, #388]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002934:	2180      	movs	r1, #128	; 0x80
 8002936:	00c9      	lsls	r1, r1, #3
 8002938:	430a      	orrs	r2, r1
 800293a:	651a      	str	r2, [r3, #80]	; 0x50
 800293c:	4b5e      	ldr	r3, [pc, #376]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800293e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002940:	4b5d      	ldr	r3, [pc, #372]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002942:	2180      	movs	r1, #128	; 0x80
 8002944:	0049      	lsls	r1, r1, #1
 8002946:	430a      	orrs	r2, r1
 8002948:	651a      	str	r2, [r3, #80]	; 0x50
 800294a:	e00b      	b.n	8002964 <HAL_RCC_OscConfig+0x510>
 800294c:	4b5a      	ldr	r3, [pc, #360]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800294e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002950:	4b59      	ldr	r3, [pc, #356]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002952:	495a      	ldr	r1, [pc, #360]	; (8002abc <HAL_RCC_OscConfig+0x668>)
 8002954:	400a      	ands	r2, r1
 8002956:	651a      	str	r2, [r3, #80]	; 0x50
 8002958:	4b57      	ldr	r3, [pc, #348]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800295a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800295c:	4b56      	ldr	r3, [pc, #344]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800295e:	4959      	ldr	r1, [pc, #356]	; (8002ac4 <HAL_RCC_OscConfig+0x670>)
 8002960:	400a      	ands	r2, r1
 8002962:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d015      	beq.n	8002998 <HAL_RCC_OscConfig+0x544>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296c:	f7fe ff9a 	bl	80018a4 <HAL_GetTick>
 8002970:	0003      	movs	r3, r0
 8002972:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002974:	e009      	b.n	800298a <HAL_RCC_OscConfig+0x536>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002976:	f7fe ff95 	bl	80018a4 <HAL_GetTick>
 800297a:	0002      	movs	r2, r0
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	4a51      	ldr	r2, [pc, #324]	; (8002ac8 <HAL_RCC_OscConfig+0x674>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x536>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e119      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800298a:	4b4b      	ldr	r3, [pc, #300]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 800298c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4013      	ands	r3, r2
 8002994:	d0ef      	beq.n	8002976 <HAL_RCC_OscConfig+0x522>
 8002996:	e014      	b.n	80029c2 <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002998:	f7fe ff84 	bl	80018a4 <HAL_GetTick>
 800299c:	0003      	movs	r3, r0
 800299e:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029a0:	e009      	b.n	80029b6 <HAL_RCC_OscConfig+0x562>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a2:	f7fe ff7f 	bl	80018a4 <HAL_GetTick>
 80029a6:	0002      	movs	r2, r0
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	4a46      	ldr	r2, [pc, #280]	; (8002ac8 <HAL_RCC_OscConfig+0x674>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e103      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029b6:	4b40      	ldr	r3, [pc, #256]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029ba:	2380      	movs	r3, #128	; 0x80
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4013      	ands	r3, r2
 80029c0:	d1ef      	bne.n	80029a2 <HAL_RCC_OscConfig+0x54e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029c2:	2327      	movs	r3, #39	; 0x27
 80029c4:	18fb      	adds	r3, r7, r3
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d105      	bne.n	80029d8 <HAL_RCC_OscConfig+0x584>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029cc:	4b3a      	ldr	r3, [pc, #232]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029d0:	4b39      	ldr	r3, [pc, #228]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029d2:	493e      	ldr	r1, [pc, #248]	; (8002acc <HAL_RCC_OscConfig+0x678>)
 80029d4:	400a      	ands	r2, r1
 80029d6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2220      	movs	r2, #32
 80029de:	4013      	ands	r3, r2
 80029e0:	d049      	beq.n	8002a76 <HAL_RCC_OscConfig+0x622>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d026      	beq.n	8002a38 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80029ea:	4b33      	ldr	r3, [pc, #204]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	4b32      	ldr	r3, [pc, #200]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029f0:	2101      	movs	r1, #1
 80029f2:	430a      	orrs	r2, r1
 80029f4:	609a      	str	r2, [r3, #8]
 80029f6:	4b30      	ldr	r3, [pc, #192]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029fa:	4b2f      	ldr	r3, [pc, #188]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 80029fc:	2101      	movs	r1, #1
 80029fe:	430a      	orrs	r2, r1
 8002a00:	635a      	str	r2, [r3, #52]	; 0x34
 8002a02:	4b33      	ldr	r3, [pc, #204]	; (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a04:	6a1a      	ldr	r2, [r3, #32]
 8002a06:	4b32      	ldr	r3, [pc, #200]	; (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a08:	2180      	movs	r1, #128	; 0x80
 8002a0a:	0189      	lsls	r1, r1, #6
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a10:	f7fe ff48 	bl	80018a4 <HAL_GetTick>
 8002a14:	0003      	movs	r3, r0
 8002a16:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a1a:	f7fe ff43 	bl	80018a4 <HAL_GetTick>
 8002a1e:	0002      	movs	r2, r0
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e0c8      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a2c:	4b22      	ldr	r3, [pc, #136]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	2202      	movs	r2, #2
 8002a32:	4013      	ands	r3, r2
 8002a34:	d0f1      	beq.n	8002a1a <HAL_RCC_OscConfig+0x5c6>
 8002a36:	e01e      	b.n	8002a76 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002a38:	4b1f      	ldr	r3, [pc, #124]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a3e:	2101      	movs	r1, #1
 8002a40:	438a      	bics	r2, r1
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	4b22      	ldr	r3, [pc, #136]	; (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a46:	6a1a      	ldr	r2, [r3, #32]
 8002a48:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <HAL_RCC_OscConfig+0x67c>)
 8002a4a:	4922      	ldr	r1, [pc, #136]	; (8002ad4 <HAL_RCC_OscConfig+0x680>)
 8002a4c:	400a      	ands	r2, r1
 8002a4e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a50:	f7fe ff28 	bl	80018a4 <HAL_GetTick>
 8002a54:	0003      	movs	r3, r0
 8002a56:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a5a:	f7fe ff23 	bl	80018a4 <HAL_GetTick>
 8002a5e:	0002      	movs	r2, r0
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e0a8      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a6c:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2202      	movs	r2, #2
 8002a72:	4013      	ands	r3, r2
 8002a74:	d1f1      	bne.n	8002a5a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d100      	bne.n	8002a80 <HAL_RCC_OscConfig+0x62c>
 8002a7e:	e09d      	b.n	8002bbc <HAL_RCC_OscConfig+0x768>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	2b0c      	cmp	r3, #12
 8002a84:	d100      	bne.n	8002a88 <HAL_RCC_OscConfig+0x634>
 8002a86:	e076      	b.n	8002b76 <HAL_RCC_OscConfig+0x722>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d157      	bne.n	8002b40 <HAL_RCC_OscConfig+0x6ec>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a90:	4b09      	ldr	r3, [pc, #36]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <HAL_RCC_OscConfig+0x664>)
 8002a96:	4910      	ldr	r1, [pc, #64]	; (8002ad8 <HAL_RCC_OscConfig+0x684>)
 8002a98:	400a      	ands	r2, r1
 8002a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7fe ff02 	bl	80018a4 <HAL_GetTick>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002aa4:	e01a      	b.n	8002adc <HAL_RCC_OscConfig+0x688>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa6:	f7fe fefd 	bl	80018a4 <HAL_GetTick>
 8002aaa:	0002      	movs	r2, r0
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d913      	bls.n	8002adc <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e082      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	fffffeff 	.word	0xfffffeff
 8002ac0:	40007000 	.word	0x40007000
 8002ac4:	fffffbff 	.word	0xfffffbff
 8002ac8:	00001388 	.word	0x00001388
 8002acc:	efffffff 	.word	0xefffffff
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	ffffdfff 	.word	0xffffdfff
 8002ad8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002adc:	4b3a      	ldr	r3, [pc, #232]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	049b      	lsls	r3, r3, #18
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d1de      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x652>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae8:	4b37      	ldr	r3, [pc, #220]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4a37      	ldr	r2, [pc, #220]	; (8002bcc <HAL_RCC_OscConfig+0x778>)
 8002aee:	4013      	ands	r3, r2
 8002af0:	0019      	movs	r1, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b00:	431a      	orrs	r2, r3
 8002b02:	4b31      	ldr	r3, [pc, #196]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b04:	430a      	orrs	r2, r1
 8002b06:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b08:	4b2f      	ldr	r3, [pc, #188]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b2e      	ldr	r3, [pc, #184]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b0e:	2180      	movs	r1, #128	; 0x80
 8002b10:	0449      	lsls	r1, r1, #17
 8002b12:	430a      	orrs	r2, r1
 8002b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b16:	f7fe fec5 	bl	80018a4 <HAL_GetTick>
 8002b1a:	0003      	movs	r3, r0
 8002b1c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b20:	f7fe fec0 	bl	80018a4 <HAL_GetTick>
 8002b24:	0002      	movs	r2, r0
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e045      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002b32:	4b25      	ldr	r3, [pc, #148]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	2380      	movs	r3, #128	; 0x80
 8002b38:	049b      	lsls	r3, r3, #18
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d0f0      	beq.n	8002b20 <HAL_RCC_OscConfig+0x6cc>
 8002b3e:	e03d      	b.n	8002bbc <HAL_RCC_OscConfig+0x768>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b40:	4b21      	ldr	r3, [pc, #132]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b46:	4922      	ldr	r1, [pc, #136]	; (8002bd0 <HAL_RCC_OscConfig+0x77c>)
 8002b48:	400a      	ands	r2, r1
 8002b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4c:	f7fe feaa 	bl	80018a4 <HAL_GetTick>
 8002b50:	0003      	movs	r3, r0
 8002b52:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b56:	f7fe fea5 	bl	80018a4 <HAL_GetTick>
 8002b5a:	0002      	movs	r2, r0
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e02a      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b68:	4b17      	ldr	r3, [pc, #92]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	049b      	lsls	r3, r3, #18
 8002b70:	4013      	ands	r3, r2
 8002b72:	d1f0      	bne.n	8002b56 <HAL_RCC_OscConfig+0x702>
 8002b74:	e022      	b.n	8002bbc <HAL_RCC_OscConfig+0x768>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_OscConfig+0x72e>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e01d      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b82:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <HAL_RCC_OscConfig+0x774>)
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b88:	69fa      	ldr	r2, [r7, #28]
 8002b8a:	2380      	movs	r3, #128	; 0x80
 8002b8c:	025b      	lsls	r3, r3, #9
 8002b8e:	401a      	ands	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d10f      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b98:	69fa      	ldr	r2, [r7, #28]
 8002b9a:	23f0      	movs	r3, #240	; 0xf0
 8002b9c:	039b      	lsls	r3, r3, #14
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d107      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	23c0      	movs	r3, #192	; 0xc0
 8002bac:	041b      	lsls	r3, r3, #16
 8002bae:	401a      	ands	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_OscConfig+0x768>
        {
          return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <HAL_RCC_OscConfig+0x76a>
        }
      }
    }
  }

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	b00a      	add	sp, #40	; 0x28
 8002bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8002bc6:	46c0      	nop			; (mov r8, r8)
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	ff02ffff 	.word	0xff02ffff
 8002bd0:	feffffff 	.word	0xfeffffff

08002bd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bd4:	b5b0      	push	{r4, r5, r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e10d      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002be8:	4b88      	ldr	r3, [pc, #544]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2201      	movs	r2, #1
 8002bee:	4013      	ands	r3, r2
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d911      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	4b85      	ldr	r3, [pc, #532]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	4393      	bics	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	4b82      	ldr	r3, [pc, #520]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c08:	4b80      	ldr	r3, [pc, #512]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	4013      	ands	r3, r2
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e0f4      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	4013      	ands	r3, r2
 8002c22:	d009      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c24:	4b7a      	ldr	r3, [pc, #488]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	22f0      	movs	r2, #240	; 0xf0
 8002c2a:	4393      	bics	r3, r2
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	4b77      	ldr	r3, [pc, #476]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c34:	430a      	orrs	r2, r1
 8002c36:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d100      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x70>
 8002c42:	e089      	b.n	8002d58 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c4c:	4b70      	ldr	r3, [pc, #448]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	2380      	movs	r3, #128	; 0x80
 8002c52:	029b      	lsls	r3, r3, #10
 8002c54:	4013      	ands	r3, r2
 8002c56:	d120      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e0d3      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c64:	4b6a      	ldr	r3, [pc, #424]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	2380      	movs	r3, #128	; 0x80
 8002c6a:	049b      	lsls	r3, r3, #18
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d114      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0c7      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d106      	bne.n	8002c8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c7c:	4b64      	ldr	r3, [pc, #400]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2204      	movs	r2, #4
 8002c82:	4013      	ands	r3, r2
 8002c84:	d109      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e0bc      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c8a:	4b61      	ldr	r3, [pc, #388]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4013      	ands	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e0b4      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c9a:	4b5d      	ldr	r3, [pc, #372]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	4393      	bics	r3, r2
 8002ca2:	0019      	movs	r1, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4b59      	ldr	r3, [pc, #356]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002caa:	430a      	orrs	r2, r1
 8002cac:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cae:	f7fe fdf9 	bl	80018a4 <HAL_GetTick>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d111      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cbe:	e009      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc0:	f7fe fdf0 	bl	80018a4 <HAL_GetTick>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	4a52      	ldr	r2, [pc, #328]	; (8002e14 <HAL_RCC_ClockConfig+0x240>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e097      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cd4:	4b4e      	ldr	r3, [pc, #312]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	220c      	movs	r2, #12
 8002cda:	4013      	ands	r3, r2
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d1ef      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0xec>
 8002ce0:	e03a      	b.n	8002d58 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b03      	cmp	r3, #3
 8002ce8:	d111      	bne.n	8002d0e <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cea:	e009      	b.n	8002d00 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cec:	f7fe fdda 	bl	80018a4 <HAL_GetTick>
 8002cf0:	0002      	movs	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	4a47      	ldr	r2, [pc, #284]	; (8002e14 <HAL_RCC_ClockConfig+0x240>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e081      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d00:	4b43      	ldr	r3, [pc, #268]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	220c      	movs	r2, #12
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b0c      	cmp	r3, #12
 8002d0a:	d1ef      	bne.n	8002cec <HAL_RCC_ClockConfig+0x118>
 8002d0c:	e024      	b.n	8002d58 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d11b      	bne.n	8002d4e <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d16:	e009      	b.n	8002d2c <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d18:	f7fe fdc4 	bl	80018a4 <HAL_GetTick>
 8002d1c:	0002      	movs	r2, r0
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	4a3c      	ldr	r2, [pc, #240]	; (8002e14 <HAL_RCC_ClockConfig+0x240>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e06b      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d2c:	4b38      	ldr	r3, [pc, #224]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	220c      	movs	r2, #12
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d1ef      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x144>
 8002d38:	e00e      	b.n	8002d58 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d3a:	f7fe fdb3 	bl	80018a4 <HAL_GetTick>
 8002d3e:	0002      	movs	r2, r0
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	4a33      	ldr	r2, [pc, #204]	; (8002e14 <HAL_RCC_ClockConfig+0x240>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e05a      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d4e:	4b30      	ldr	r3, [pc, #192]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	220c      	movs	r2, #12
 8002d54:	4013      	ands	r3, r2
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d58:	4b2c      	ldr	r3, [pc, #176]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	4013      	ands	r3, r2
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d211      	bcs.n	8002d8a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d66:	4b29      	ldr	r3, [pc, #164]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	4393      	bics	r3, r2
 8002d6e:	0019      	movs	r1, r3
 8002d70:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d78:	4b24      	ldr	r3, [pc, #144]	; (8002e0c <HAL_RCC_ClockConfig+0x238>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e03c      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2204      	movs	r2, #4
 8002d90:	4013      	ands	r3, r2
 8002d92:	d009      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d94:	4b1e      	ldr	r3, [pc, #120]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a1f      	ldr	r2, [pc, #124]	; (8002e18 <HAL_RCC_ClockConfig+0x244>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002da4:	430a      	orrs	r2, r1
 8002da6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2208      	movs	r2, #8
 8002dae:	4013      	ands	r3, r2
 8002db0:	d00a      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002db2:	4b17      	ldr	r3, [pc, #92]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	4a19      	ldr	r2, [pc, #100]	; (8002e1c <HAL_RCC_ClockConfig+0x248>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	00da      	lsls	r2, r3, #3
 8002dc2:	4b13      	ldr	r3, [pc, #76]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dc8:	f000 f82e 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 8002dcc:	0001      	movs	r1, r0
 8002dce:	4b10      	ldr	r3, [pc, #64]	; (8002e10 <HAL_RCC_ClockConfig+0x23c>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	091b      	lsrs	r3, r3, #4
 8002dd4:	220f      	movs	r2, #15
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	4a11      	ldr	r2, [pc, #68]	; (8002e20 <HAL_RCC_ClockConfig+0x24c>)
 8002dda:	5cd3      	ldrb	r3, [r2, r3]
 8002ddc:	000a      	movs	r2, r1
 8002dde:	40da      	lsrs	r2, r3
 8002de0:	4b10      	ldr	r3, [pc, #64]	; (8002e24 <HAL_RCC_ClockConfig+0x250>)
 8002de2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002de4:	250b      	movs	r5, #11
 8002de6:	197c      	adds	r4, r7, r5
 8002de8:	2000      	movs	r0, #0
 8002dea:	f7fe fd25 	bl	8001838 <HAL_InitTick>
 8002dee:	0003      	movs	r3, r0
 8002df0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002df2:	197b      	adds	r3, r7, r5
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8002dfa:	230b      	movs	r3, #11
 8002dfc:	18fb      	adds	r3, r7, r3
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	e000      	b.n	8002e04 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	0018      	movs	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b004      	add	sp, #16
 8002e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e0c:	40022000 	.word	0x40022000
 8002e10:	40021000 	.word	0x40021000
 8002e14:	00001388 	.word	0x00001388
 8002e18:	fffff8ff 	.word	0xfffff8ff
 8002e1c:	ffffc7ff 	.word	0xffffc7ff
 8002e20:	08004974 	.word	0x08004974
 8002e24:	20000000 	.word	0x20000000

08002e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002e2e:	4b3b      	ldr	r3, [pc, #236]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	220c      	movs	r2, #12
 8002e38:	4013      	ands	r3, r2
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d00e      	beq.n	8002e5c <HAL_RCC_GetSysClockFreq+0x34>
 8002e3e:	2b0c      	cmp	r3, #12
 8002e40:	d00f      	beq.n	8002e62 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d157      	bne.n	8002ef6 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002e46:	4b35      	ldr	r3, [pc, #212]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2210      	movs	r2, #16
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d002      	beq.n	8002e56 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002e50:	4b33      	ldr	r3, [pc, #204]	; (8002f20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e52:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002e54:	e05d      	b.n	8002f12 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8002e56:	4b33      	ldr	r3, [pc, #204]	; (8002f24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e58:	613b      	str	r3, [r7, #16]
      break;
 8002e5a:	e05a      	b.n	8002f12 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e5c:	4b32      	ldr	r3, [pc, #200]	; (8002f28 <HAL_RCC_GetSysClockFreq+0x100>)
 8002e5e:	613b      	str	r3, [r7, #16]
      break;
 8002e60:	e057      	b.n	8002f12 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0c9b      	lsrs	r3, r3, #18
 8002e66:	220f      	movs	r2, #15
 8002e68:	4013      	ands	r3, r2
 8002e6a:	4a30      	ldr	r2, [pc, #192]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x104>)
 8002e6c:	5cd3      	ldrb	r3, [r2, r3]
 8002e6e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	0d9b      	lsrs	r3, r3, #22
 8002e74:	2203      	movs	r2, #3
 8002e76:	4013      	ands	r3, r2
 8002e78:	3301      	adds	r3, #1
 8002e7a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e7c:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	2380      	movs	r3, #128	; 0x80
 8002e82:	025b      	lsls	r3, r3, #9
 8002e84:	4013      	ands	r3, r2
 8002e86:	d00f      	beq.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8002e88:	68b9      	ldr	r1, [r7, #8]
 8002e8a:	000a      	movs	r2, r1
 8002e8c:	0152      	lsls	r2, r2, #5
 8002e8e:	1a52      	subs	r2, r2, r1
 8002e90:	0193      	lsls	r3, r2, #6
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	185b      	adds	r3, r3, r1
 8002e98:	025b      	lsls	r3, r3, #9
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f7fd f933 	bl	8000108 <__udivsi3>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	e023      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002ea8:	4b1c      	ldr	r3, [pc, #112]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2210      	movs	r2, #16
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d00f      	beq.n	8002ed2 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002eb2:	68b9      	ldr	r1, [r7, #8]
 8002eb4:	000a      	movs	r2, r1
 8002eb6:	0152      	lsls	r2, r2, #5
 8002eb8:	1a52      	subs	r2, r2, r1
 8002eba:	0193      	lsls	r3, r2, #6
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	185b      	adds	r3, r3, r1
 8002ec2:	021b      	lsls	r3, r3, #8
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f7fd f91e 	bl	8000108 <__udivsi3>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	e00e      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8002ed2:	68b9      	ldr	r1, [r7, #8]
 8002ed4:	000a      	movs	r2, r1
 8002ed6:	0152      	lsls	r2, r2, #5
 8002ed8:	1a52      	subs	r2, r2, r1
 8002eda:	0193      	lsls	r3, r2, #6
 8002edc:	1a9b      	subs	r3, r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	185b      	adds	r3, r3, r1
 8002ee2:	029b      	lsls	r3, r3, #10
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f7fd f90e 	bl	8000108 <__udivsi3>
 8002eec:	0003      	movs	r3, r0
 8002eee:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	613b      	str	r3, [r7, #16]
      break;
 8002ef4:	e00d      	b.n	8002f12 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002ef6:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	0b5b      	lsrs	r3, r3, #13
 8002efc:	2207      	movs	r2, #7
 8002efe:	4013      	ands	r3, r2
 8002f00:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	3301      	adds	r3, #1
 8002f06:	2280      	movs	r2, #128	; 0x80
 8002f08:	0212      	lsls	r2, r2, #8
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	0013      	movs	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
      break;
 8002f10:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002f12:	693b      	ldr	r3, [r7, #16]
}
 8002f14:	0018      	movs	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b006      	add	sp, #24
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	003d0900 	.word	0x003d0900
 8002f24:	00f42400 	.word	0x00f42400
 8002f28:	007a1200 	.word	0x007a1200
 8002f2c:	0800498c 	.word	0x0800498c

08002f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f34:	4b02      	ldr	r3, [pc, #8]	; (8002f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f36:	681b      	ldr	r3, [r3, #0]
}
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	20000000 	.word	0x20000000

08002f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f48:	f7ff fff2 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f4c:	0001      	movs	r1, r0
 8002f4e:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	0a1b      	lsrs	r3, r3, #8
 8002f54:	2207      	movs	r2, #7
 8002f56:	4013      	ands	r3, r2
 8002f58:	4a04      	ldr	r2, [pc, #16]	; (8002f6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f5a:	5cd3      	ldrb	r3, [r2, r3]
 8002f5c:	40d9      	lsrs	r1, r3
 8002f5e:	000b      	movs	r3, r1
}
 8002f60:	0018      	movs	r0, r3
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	08004984 	.word	0x08004984

08002f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f74:	f7ff ffdc 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f78:	0001      	movs	r1, r0
 8002f7a:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	0adb      	lsrs	r3, r3, #11
 8002f80:	2207      	movs	r2, #7
 8002f82:	4013      	ands	r3, r2
 8002f84:	4a04      	ldr	r2, [pc, #16]	; (8002f98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f86:	5cd3      	ldrb	r3, [r2, r3]
 8002f88:	40d9      	lsrs	r1, r3
 8002f8a:	000b      	movs	r3, r1
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	40021000 	.word	0x40021000
 8002f98:	08004984 	.word	0x08004984

08002f9c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	4013      	ands	r3, r2
 8002fac:	d106      	bne.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d100      	bne.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x20>
 8002fba:	e0dd      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8002fbc:	2317      	movs	r3, #23
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fc4:	4b9c      	ldr	r3, [pc, #624]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002fc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fc8:	2380      	movs	r3, #128	; 0x80
 8002fca:	055b      	lsls	r3, r3, #21
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d10a      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd0:	4b99      	ldr	r3, [pc, #612]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002fd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fd4:	4b98      	ldr	r3, [pc, #608]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002fd6:	2180      	movs	r1, #128	; 0x80
 8002fd8:	0549      	lsls	r1, r1, #21
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002fde:	2317      	movs	r3, #23
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe6:	4b95      	ldr	r3, [pc, #596]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	2380      	movs	r3, #128	; 0x80
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d11a      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ff2:	4b92      	ldr	r3, [pc, #584]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4b91      	ldr	r3, [pc, #580]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002ff8:	2180      	movs	r1, #128	; 0x80
 8002ffa:	0049      	lsls	r1, r1, #1
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003000:	f7fe fc50 	bl	80018a4 <HAL_GetTick>
 8003004:	0003      	movs	r3, r0
 8003006:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003008:	e008      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800300a:	f7fe fc4b 	bl	80018a4 <HAL_GetTick>
 800300e:	0002      	movs	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b64      	cmp	r3, #100	; 0x64
 8003016:	d901      	bls.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e108      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800301c:	4b87      	ldr	r3, [pc, #540]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2380      	movs	r3, #128	; 0x80
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4013      	ands	r3, r2
 8003026:	d0f0      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003028:	4b83      	ldr	r3, [pc, #524]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	23c0      	movs	r3, #192	; 0xc0
 800302e:	039b      	lsls	r3, r3, #14
 8003030:	4013      	ands	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	23c0      	movs	r3, #192	; 0xc0
 800303a:	039b      	lsls	r3, r3, #14
 800303c:	4013      	ands	r3, r2
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	429a      	cmp	r2, r3
 8003042:	d107      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	23c0      	movs	r3, #192	; 0xc0
 800304a:	039b      	lsls	r3, r3, #14
 800304c:	4013      	ands	r3, r2
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	429a      	cmp	r2, r3
 8003052:	d013      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	23c0      	movs	r3, #192	; 0xc0
 800305a:	029b      	lsls	r3, r3, #10
 800305c:	401a      	ands	r2, r3
 800305e:	23c0      	movs	r3, #192	; 0xc0
 8003060:	029b      	lsls	r3, r3, #10
 8003062:	429a      	cmp	r2, r3
 8003064:	d10a      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003066:	4b74      	ldr	r3, [pc, #464]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	029b      	lsls	r3, r3, #10
 800306e:	401a      	ands	r2, r3
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	029b      	lsls	r3, r3, #10
 8003074:	429a      	cmp	r2, r3
 8003076:	d101      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0d8      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800307c:	4b6e      	ldr	r3, [pc, #440]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800307e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003080:	23c0      	movs	r3, #192	; 0xc0
 8003082:	029b      	lsls	r3, r3, #10
 8003084:	4013      	ands	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d049      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	23c0      	movs	r3, #192	; 0xc0
 8003094:	029b      	lsls	r3, r3, #10
 8003096:	4013      	ands	r3, r2
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	429a      	cmp	r2, r3
 800309c:	d004      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2220      	movs	r2, #32
 80030a4:	4013      	ands	r3, r2
 80030a6:	d10d      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	23c0      	movs	r3, #192	; 0xc0
 80030ae:	029b      	lsls	r3, r3, #10
 80030b0:	4013      	ands	r3, r2
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d034      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	4013      	ands	r3, r2
 80030c2:	d02e      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80030c4:	4b5c      	ldr	r3, [pc, #368]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030c8:	4a5d      	ldr	r2, [pc, #372]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030ce:	4b5a      	ldr	r3, [pc, #360]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030d2:	4b59      	ldr	r3, [pc, #356]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030d4:	2180      	movs	r1, #128	; 0x80
 80030d6:	0309      	lsls	r1, r1, #12
 80030d8:	430a      	orrs	r2, r1
 80030da:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030dc:	4b56      	ldr	r3, [pc, #344]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030e0:	4b55      	ldr	r3, [pc, #340]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030e2:	4958      	ldr	r1, [pc, #352]	; (8003244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80030e4:	400a      	ands	r2, r1
 80030e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80030e8:	4b53      	ldr	r3, [pc, #332]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	2380      	movs	r3, #128	; 0x80
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	4013      	ands	r3, r2
 80030f6:	d014      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f8:	f7fe fbd4 	bl	80018a4 <HAL_GetTick>
 80030fc:	0003      	movs	r3, r0
 80030fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003100:	e009      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003102:	f7fe fbcf 	bl	80018a4 <HAL_GetTick>
 8003106:	0002      	movs	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	4a4e      	ldr	r2, [pc, #312]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e08b      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003116:	4b48      	ldr	r3, [pc, #288]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003118:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4013      	ands	r3, r2
 8003120:	d0ef      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	23c0      	movs	r3, #192	; 0xc0
 8003128:	029b      	lsls	r3, r3, #10
 800312a:	401a      	ands	r2, r3
 800312c:	23c0      	movs	r3, #192	; 0xc0
 800312e:	029b      	lsls	r3, r3, #10
 8003130:	429a      	cmp	r2, r3
 8003132:	d10c      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003134:	4b40      	ldr	r3, [pc, #256]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a44      	ldr	r2, [pc, #272]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800313a:	4013      	ands	r3, r2
 800313c:	0019      	movs	r1, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	23c0      	movs	r3, #192	; 0xc0
 8003144:	039b      	lsls	r3, r3, #14
 8003146:	401a      	ands	r2, r3
 8003148:	4b3b      	ldr	r3, [pc, #236]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800314a:	430a      	orrs	r2, r1
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	4b3a      	ldr	r3, [pc, #232]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003150:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	23c0      	movs	r3, #192	; 0xc0
 8003158:	029b      	lsls	r3, r3, #10
 800315a:	401a      	ands	r2, r3
 800315c:	4b36      	ldr	r3, [pc, #216]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800315e:	430a      	orrs	r2, r1
 8003160:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003162:	2317      	movs	r3, #23
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d105      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800316c:	4b32      	ldr	r3, [pc, #200]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800316e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003170:	4b31      	ldr	r3, [pc, #196]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003172:	4937      	ldr	r1, [pc, #220]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8003174:	400a      	ands	r2, r1
 8003176:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2201      	movs	r2, #1
 800317e:	4013      	ands	r3, r2
 8003180:	d009      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003182:	4b2d      	ldr	r3, [pc, #180]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003186:	2203      	movs	r2, #3
 8003188:	4393      	bics	r3, r2
 800318a:	0019      	movs	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68da      	ldr	r2, [r3, #12]
 8003190:	4b29      	ldr	r3, [pc, #164]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003192:	430a      	orrs	r2, r1
 8003194:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2202      	movs	r2, #2
 800319c:	4013      	ands	r3, r2
 800319e:	d009      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031a0:	4b25      	ldr	r3, [pc, #148]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a4:	220c      	movs	r2, #12
 80031a6:	4393      	bics	r3, r2
 80031a8:	0019      	movs	r1, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	4b22      	ldr	r3, [pc, #136]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031b0:	430a      	orrs	r2, r1
 80031b2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2204      	movs	r2, #4
 80031ba:	4013      	ands	r3, r2
 80031bc:	d009      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031be:	4b1e      	ldr	r3, [pc, #120]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c2:	4a24      	ldr	r2, [pc, #144]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	0019      	movs	r1, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	695a      	ldr	r2, [r3, #20]
 80031cc:	4b1a      	ldr	r3, [pc, #104]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031ce:	430a      	orrs	r2, r1
 80031d0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2208      	movs	r2, #8
 80031d8:	4013      	ands	r3, r2
 80031da:	d009      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031dc:	4b16      	ldr	r3, [pc, #88]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e0:	4a1d      	ldr	r2, [pc, #116]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80031e2:	4013      	ands	r3, r2
 80031e4:	0019      	movs	r1, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699a      	ldr	r2, [r3, #24]
 80031ea:	4b13      	ldr	r3, [pc, #76]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031ec:	430a      	orrs	r2, r1
 80031ee:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2240      	movs	r2, #64	; 0x40
 80031f6:	4013      	ands	r3, r2
 80031f8:	d009      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80031fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fe:	4a17      	ldr	r2, [pc, #92]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003200:	4013      	ands	r3, r2
 8003202:	0019      	movs	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1a      	ldr	r2, [r3, #32]
 8003208:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800320a:	430a      	orrs	r2, r1
 800320c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2280      	movs	r2, #128	; 0x80
 8003214:	4013      	ands	r3, r2
 8003216:	d009      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003218:	4b07      	ldr	r3, [pc, #28]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800321a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800321c:	4a10      	ldr	r2, [pc, #64]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800321e:	4013      	ands	r3, r2
 8003220:	0019      	movs	r1, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	4b04      	ldr	r3, [pc, #16]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003228:	430a      	orrs	r2, r1
 800322a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b006      	add	sp, #24
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	40021000 	.word	0x40021000
 800323c:	40007000 	.word	0x40007000
 8003240:	fffcffff 	.word	0xfffcffff
 8003244:	fff7ffff 	.word	0xfff7ffff
 8003248:	00001388 	.word	0x00001388
 800324c:	ffcfffff 	.word	0xffcfffff
 8003250:	efffffff 	.word	0xefffffff
 8003254:	fffff3ff 	.word	0xfffff3ff
 8003258:	ffffcfff 	.word	0xffffcfff
 800325c:	fbffffff 	.word	0xfbffffff
 8003260:	fff3ffff 	.word	0xfff3ffff

08003264 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e059      	b.n	800332a <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2251      	movs	r2, #81	; 0x51
 8003280:	5c9b      	ldrb	r3, [r3, r2]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d107      	bne.n	8003298 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2250      	movs	r2, #80	; 0x50
 800328c:	2100      	movs	r1, #0
 800328e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	0018      	movs	r0, r3
 8003294:	f7fd fb3c 	bl	8000910 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2251      	movs	r2, #81	; 0x51
 800329c:	2102      	movs	r1, #2
 800329e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2140      	movs	r1, #64	; 0x40
 80032ac:	438a      	bics	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	431a      	orrs	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6999      	ldr	r1, [r3, #24]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	400b      	ands	r3, r1
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a1b      	ldr	r3, [r3, #32]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	0011      	movs	r1, r2
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	0c1b      	lsrs	r3, r3, #16
 80032f8:	2204      	movs	r2, #4
 80032fa:	4013      	ands	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	69da      	ldr	r2, [r3, #28]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4907      	ldr	r1, [pc, #28]	; (8003334 <HAL_SPI_Init+0xd0>)
 8003316:	400a      	ands	r2, r1
 8003318:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2251      	movs	r2, #81	; 0x51
 8003324:	2101      	movs	r1, #1
 8003326:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	0018      	movs	r0, r3
 800332c:	46bd      	mov	sp, r7
 800332e:	b002      	add	sp, #8
 8003330:	bd80      	pop	{r7, pc}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	fffff7ff 	.word	0xfffff7ff

08003338 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e01b      	b.n	8003382 <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2251      	movs	r2, #81	; 0x51
 800334e:	2102      	movs	r1, #2
 8003350:	5499      	strb	r1, [r3, r2]

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2140      	movs	r1, #64	; 0x40
 800335e:	438a      	bics	r2, r1
 8003360:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	0018      	movs	r0, r3
 8003366:	f7fd fb6f 	bl	8000a48 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2251      	movs	r2, #81	; 0x51
 8003374:	2100      	movs	r1, #0
 8003376:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2250      	movs	r2, #80	; 0x50
 800337c:	2100      	movs	r1, #0
 800337e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	0018      	movs	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	b002      	add	sp, #8
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b088      	sub	sp, #32
 800338e:	af00      	add	r7, sp, #0
 8003390:	60f8      	str	r0, [r7, #12]
 8003392:	60b9      	str	r1, [r7, #8]
 8003394:	603b      	str	r3, [r7, #0]
 8003396:	1dbb      	adds	r3, r7, #6
 8003398:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800339a:	231f      	movs	r3, #31
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	2200      	movs	r2, #0
 80033a0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2250      	movs	r2, #80	; 0x50
 80033a6:	5c9b      	ldrb	r3, [r3, r2]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_SPI_Transmit+0x26>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e136      	b.n	800361e <HAL_SPI_Transmit+0x294>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2250      	movs	r2, #80	; 0x50
 80033b4:	2101      	movs	r1, #1
 80033b6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033b8:	f7fe fa74 	bl	80018a4 <HAL_GetTick>
 80033bc:	0003      	movs	r3, r0
 80033be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80033c0:	2316      	movs	r3, #22
 80033c2:	18fb      	adds	r3, r7, r3
 80033c4:	1dba      	adds	r2, r7, #6
 80033c6:	8812      	ldrh	r2, [r2, #0]
 80033c8:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2251      	movs	r2, #81	; 0x51
 80033ce:	5c9b      	ldrb	r3, [r3, r2]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d004      	beq.n	80033e0 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80033d6:	231f      	movs	r3, #31
 80033d8:	18fb      	adds	r3, r7, r3
 80033da:	2202      	movs	r2, #2
 80033dc:	701a      	strb	r2, [r3, #0]
    goto error;
 80033de:	e113      	b.n	8003608 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_SPI_Transmit+0x64>
 80033e6:	1dbb      	adds	r3, r7, #6
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d104      	bne.n	80033f8 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80033ee:	231f      	movs	r3, #31
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	2201      	movs	r2, #1
 80033f4:	701a      	strb	r2, [r3, #0]
    goto error;
 80033f6:	e107      	b.n	8003608 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2251      	movs	r2, #81	; 0x51
 80033fc:	2103      	movs	r1, #3
 80033fe:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	68ba      	ldr	r2, [r7, #8]
 800340a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1dba      	adds	r2, r7, #6
 8003410:	8812      	ldrh	r2, [r2, #0]
 8003412:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1dba      	adds	r2, r7, #6
 8003418:	8812      	ldrh	r2, [r2, #0]
 800341a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	2380      	movs	r3, #128	; 0x80
 8003440:	021b      	lsls	r3, r3, #8
 8003442:	429a      	cmp	r2, r3
 8003444:	d108      	bne.n	8003458 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2180      	movs	r1, #128	; 0x80
 8003452:	01c9      	lsls	r1, r1, #7
 8003454:	430a      	orrs	r2, r1
 8003456:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2240      	movs	r2, #64	; 0x40
 8003460:	4013      	ands	r3, r2
 8003462:	2b40      	cmp	r3, #64	; 0x40
 8003464:	d007      	beq.n	8003476 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2140      	movs	r1, #64	; 0x40
 8003472:	430a      	orrs	r2, r1
 8003474:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	429a      	cmp	r2, r3
 8003480:	d14e      	bne.n	8003520 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d004      	beq.n	8003494 <HAL_SPI_Transmit+0x10a>
 800348a:	2316      	movs	r3, #22
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d13f      	bne.n	8003514 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003498:	881a      	ldrh	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	1c9a      	adds	r2, r3, #2
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034b8:	e02c      	b.n	8003514 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2202      	movs	r2, #2
 80034c2:	4013      	ands	r3, r2
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d112      	bne.n	80034ee <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034cc:	881a      	ldrh	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d8:	1c9a      	adds	r2, r3, #2
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	86da      	strh	r2, [r3, #54]	; 0x36
 80034ec:	e012      	b.n	8003514 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ee:	f7fe f9d9 	bl	80018a4 <HAL_GetTick>
 80034f2:	0002      	movs	r2, r0
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d802      	bhi.n	8003504 <HAL_SPI_Transmit+0x17a>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	3301      	adds	r3, #1
 8003502:	d102      	bne.n	800350a <HAL_SPI_Transmit+0x180>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d104      	bne.n	8003514 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 800350a:	231f      	movs	r3, #31
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	2203      	movs	r2, #3
 8003510:	701a      	strb	r2, [r3, #0]
          goto error;
 8003512:	e079      	b.n	8003608 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1cd      	bne.n	80034ba <HAL_SPI_Transmit+0x130>
 800351e:	e04f      	b.n	80035c0 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d004      	beq.n	8003532 <HAL_SPI_Transmit+0x1a8>
 8003528:	2316      	movs	r3, #22
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d141      	bne.n	80035b6 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	330c      	adds	r3, #12
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003558:	e02d      	b.n	80035b6 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2202      	movs	r2, #2
 8003562:	4013      	ands	r3, r2
 8003564:	2b02      	cmp	r3, #2
 8003566:	d113      	bne.n	8003590 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	330c      	adds	r3, #12
 8003572:	7812      	ldrb	r2, [r2, #0]
 8003574:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	86da      	strh	r2, [r3, #54]	; 0x36
 800358e:	e012      	b.n	80035b6 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003590:	f7fe f988 	bl	80018a4 <HAL_GetTick>
 8003594:	0002      	movs	r2, r0
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d802      	bhi.n	80035a6 <HAL_SPI_Transmit+0x21c>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	3301      	adds	r3, #1
 80035a4:	d102      	bne.n	80035ac <HAL_SPI_Transmit+0x222>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d104      	bne.n	80035b6 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80035ac:	231f      	movs	r3, #31
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	2203      	movs	r2, #3
 80035b2:	701a      	strb	r2, [r3, #0]
          goto error;
 80035b4:	e028      	b.n	8003608 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1cc      	bne.n	800355a <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	6839      	ldr	r1, [r7, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	0018      	movs	r0, r3
 80035c8:	f000 f8aa 	bl	8003720 <SPI_EndRxTxTransaction>
 80035cc:	1e03      	subs	r3, r0, #0
 80035ce:	d002      	beq.n	80035d6 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2220      	movs	r2, #32
 80035d4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10a      	bne.n	80035f4 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035de:	2300      	movs	r3, #0
 80035e0:	613b      	str	r3, [r7, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d004      	beq.n	8003606 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80035fc:	231f      	movs	r3, #31
 80035fe:	18fb      	adds	r3, r7, r3
 8003600:	2201      	movs	r2, #1
 8003602:	701a      	strb	r2, [r3, #0]
 8003604:	e000      	b.n	8003608 <HAL_SPI_Transmit+0x27e>
  }

error:
 8003606:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2251      	movs	r2, #81	; 0x51
 800360c:	2101      	movs	r1, #1
 800360e:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2250      	movs	r2, #80	; 0x50
 8003614:	2100      	movs	r1, #0
 8003616:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003618:	231f      	movs	r3, #31
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	781b      	ldrb	r3, [r3, #0]
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b008      	add	sp, #32
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2251      	movs	r2, #81	; 0x51
 8003632:	5c9b      	ldrb	r3, [r3, r2]
 8003634:	b2db      	uxtb	r3, r3
}
 8003636:	0018      	movs	r0, r3
 8003638:	46bd      	mov	sp, r7
 800363a:	b002      	add	sp, #8
 800363c:	bd80      	pop	{r7, pc}
	...

08003640 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	1dfb      	adds	r3, r7, #7
 800364e:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003650:	e050      	b.n	80036f4 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	3301      	adds	r3, #1
 8003656:	d04d      	beq.n	80036f4 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003658:	f7fe f924 	bl	80018a4 <HAL_GetTick>
 800365c:	0002      	movs	r2, r0
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d902      	bls.n	800366e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d142      	bne.n	80036f4 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	21e0      	movs	r1, #224	; 0xe0
 800367a:	438a      	bics	r2, r1
 800367c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	2382      	movs	r3, #130	; 0x82
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	429a      	cmp	r2, r3
 8003688:	d113      	bne.n	80036b2 <SPI_WaitFlagStateUntilTimeout+0x72>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	021b      	lsls	r3, r3, #8
 8003692:	429a      	cmp	r2, r3
 8003694:	d005      	beq.n	80036a2 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	689a      	ldr	r2, [r3, #8]
 800369a:	2380      	movs	r3, #128	; 0x80
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	429a      	cmp	r2, r3
 80036a0:	d107      	bne.n	80036b2 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2140      	movs	r1, #64	; 0x40
 80036ae:	438a      	bics	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	019b      	lsls	r3, r3, #6
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d110      	bne.n	80036e0 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4914      	ldr	r1, [pc, #80]	; (800371c <SPI_WaitFlagStateUntilTimeout+0xdc>)
 80036ca:	400a      	ands	r2, r1
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2180      	movs	r1, #128	; 0x80
 80036da:	0189      	lsls	r1, r1, #6
 80036dc:	430a      	orrs	r2, r1
 80036de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2251      	movs	r2, #81	; 0x51
 80036e4:	2101      	movs	r1, #1
 80036e6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2250      	movs	r2, #80	; 0x50
 80036ec:	2100      	movs	r1, #0
 80036ee:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e00f      	b.n	8003714 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	4013      	ands	r3, r2
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	425a      	negs	r2, r3
 8003704:	4153      	adcs	r3, r2
 8003706:	b2db      	uxtb	r3, r3
 8003708:	001a      	movs	r2, r3
 800370a:	1dfb      	adds	r3, r7, #7
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d19f      	bne.n	8003652 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	0018      	movs	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	b004      	add	sp, #16
 800371a:	bd80      	pop	{r7, pc}
 800371c:	ffffdfff 	.word	0xffffdfff

08003720 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	2382      	movs	r3, #130	; 0x82
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	429a      	cmp	r2, r3
 8003736:	d112      	bne.n	800375e <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	0013      	movs	r3, r2
 8003742:	2200      	movs	r2, #0
 8003744:	2180      	movs	r1, #128	; 0x80
 8003746:	f7ff ff7b 	bl	8003640 <SPI_WaitFlagStateUntilTimeout>
 800374a:	1e03      	subs	r3, r0, #0
 800374c:	d020      	beq.n	8003790 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003752:	2220      	movs	r2, #32
 8003754:	431a      	orrs	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e019      	b.n	8003792 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2251      	movs	r2, #81	; 0x51
 8003762:	5c9b      	ldrb	r3, [r3, r2]
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b05      	cmp	r3, #5
 8003768:	d112      	bne.n	8003790 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	68f8      	ldr	r0, [r7, #12]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	0013      	movs	r3, r2
 8003774:	2200      	movs	r2, #0
 8003776:	2101      	movs	r1, #1
 8003778:	f7ff ff62 	bl	8003640 <SPI_WaitFlagStateUntilTimeout>
 800377c:	1e03      	subs	r3, r0, #0
 800377e:	d007      	beq.n	8003790 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003784:	2220      	movs	r2, #32
 8003786:	431a      	orrs	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e000      	b.n	8003792 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	0018      	movs	r0, r3
 8003794:	46bd      	mov	sp, r7
 8003796:	b004      	add	sp, #16
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 800379a:	b590      	push	{r4, r7, lr}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e075      	b.n	8003898 <HAL_TSC_Init+0xfe>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	223c      	movs	r2, #60	; 0x3c
 80037b0:	5c9b      	ldrb	r3, [r3, r2]
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d107      	bne.n	80037c8 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	223d      	movs	r2, #61	; 0x3d
 80037bc:	2100      	movs	r1, #0
 80037be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	0018      	movs	r0, r3
 80037c4:	f7fd fa30 	bl	8000c28 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	223c      	movs	r2, #60	; 0x3c
 80037cc:	2102      	movs	r1, #2
 80037ce:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2201      	movs	r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6819      	ldr	r1, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80037e6:	431a      	orrs	r2, r3
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 80037ee:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	695b      	ldr	r3, [r3, #20]
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80037f4:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 80037fa:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8003800:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8003806:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 800380c:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if ((FunctionalState)htsc->Init.SpreadSpectrum == ENABLE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b01      	cmp	r3, #1
 800381e:	d108      	bne.n	8003832 <HAL_TSC_Init+0x98>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2180      	movs	r1, #128	; 0x80
 800382c:	0249      	lsls	r1, r1, #9
 800382e:	430a      	orrs	r2, r1
 8003830:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003840:	431a      	orrs	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	43d2      	mvns	r2, r2
 8003848:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003862:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681c      	ldr	r4, [r3, #0]
 800386c:	0010      	movs	r0, r2
 800386e:	f000 f817 	bl	80038a0 <TSC_extract_groups>
 8003872:	0003      	movs	r3, r0
 8003874:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2103      	movs	r1, #3
 8003882:	438a      	bics	r2, r1
 8003884:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2203      	movs	r2, #3
 800388c:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	223c      	movs	r2, #60	; 0x3c
 8003892:	2101      	movs	r1, #1
 8003894:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b003      	add	sp, #12
 800389e:	bd90      	pop	{r4, r7, pc}

080038a0 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 80038ac:	2300      	movs	r3, #0
 80038ae:	60bb      	str	r3, [r7, #8]
 80038b0:	e011      	b.n	80038d6 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	220f      	movs	r2, #15
 80038b8:	409a      	lsls	r2, r3
 80038ba:	0013      	movs	r3, r2
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	4013      	ands	r3, r2
 80038c0:	d006      	beq.n	80038d0 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 80038c2:	2201      	movs	r2, #1
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	409a      	lsls	r2, r3
 80038c8:	0013      	movs	r3, r2
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	3301      	adds	r3, #1
 80038d4:	60bb      	str	r3, [r7, #8]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b07      	cmp	r3, #7
 80038da:	d9ea      	bls.n	80038b2 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 80038dc:	68fb      	ldr	r3, [r7, #12]
}
 80038de:	0018      	movs	r0, r3
 80038e0:	46bd      	mov	sp, r7
 80038e2:	b004      	add	sp, #16
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e044      	b.n	8003984 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d107      	bne.n	8003912 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2270      	movs	r2, #112	; 0x70
 8003906:	2100      	movs	r1, #0
 8003908:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	0018      	movs	r0, r3
 800390e:	f7fd fa57 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2224      	movs	r2, #36	; 0x24
 8003916:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	0018      	movs	r0, r3
 800392c:	f000 f830 	bl	8003990 <UART_SetConfig>
 8003930:	0003      	movs	r3, r0
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e024      	b.n	8003984 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	0018      	movs	r0, r3
 8003946:	f000 fb3b 	bl	8003fc0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	490d      	ldr	r1, [pc, #52]	; (800398c <HAL_UART_Init+0xa4>)
 8003956:	400a      	ands	r2, r1
 8003958:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	212a      	movs	r1, #42	; 0x2a
 8003966:	438a      	bics	r2, r1
 8003968:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2101      	movs	r1, #1
 8003976:	430a      	orrs	r2, r1
 8003978:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	0018      	movs	r0, r3
 800397e:	f000 fbd3 	bl	8004128 <UART_CheckIdleState>
 8003982:	0003      	movs	r3, r0
}
 8003984:	0018      	movs	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	b002      	add	sp, #8
 800398a:	bd80      	pop	{r7, pc}
 800398c:	ffffb7ff 	.word	0xffffb7ff

08003990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003990:	b5b0      	push	{r4, r5, r7, lr}
 8003992:	b08e      	sub	sp, #56	; 0x38
 8003994:	af00      	add	r7, sp, #0
 8003996:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003998:	231b      	movs	r3, #27
 800399a:	2218      	movs	r2, #24
 800399c:	4694      	mov	ip, r2
 800399e:	44bc      	add	ip, r7
 80039a0:	4463      	add	r3, ip
 80039a2:	2210      	movs	r2, #16
 80039a4:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 80039a6:	2300      	movs	r3, #0
 80039a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 80039aa:	2313      	movs	r3, #19
 80039ac:	2218      	movs	r2, #24
 80039ae:	4694      	mov	ip, r2
 80039b0:	44bc      	add	ip, r7
 80039b2:	4463      	add	r3, ip
 80039b4:	2200      	movs	r2, #0
 80039b6:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	431a      	orrs	r2, r3
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	431a      	orrs	r2, r3
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4ac8      	ldr	r2, [pc, #800]	; (8003cfc <UART_SetConfig+0x36c>)
 80039dc:	4013      	ands	r3, r2
 80039de:	0019      	movs	r1, r3
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039e6:	430a      	orrs	r2, r1
 80039e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	4ac3      	ldr	r2, [pc, #780]	; (8003d00 <UART_SetConfig+0x370>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	0019      	movs	r1, r3
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4abd      	ldr	r2, [pc, #756]	; (8003d04 <UART_SetConfig+0x374>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d004      	beq.n	8003a1c <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	4ab9      	ldr	r2, [pc, #740]	; (8003d08 <UART_SetConfig+0x378>)
 8003a24:	4013      	ands	r3, r2
 8003a26:	0019      	movs	r1, r3
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4ab5      	ldr	r2, [pc, #724]	; (8003d0c <UART_SetConfig+0x37c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d134      	bne.n	8003aa6 <UART_SetConfig+0x116>
 8003a3c:	4bb4      	ldr	r3, [pc, #720]	; (8003d10 <UART_SetConfig+0x380>)
 8003a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a40:	2203      	movs	r2, #3
 8003a42:	4013      	ands	r3, r2
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d015      	beq.n	8003a74 <UART_SetConfig+0xe4>
 8003a48:	d304      	bcc.n	8003a54 <UART_SetConfig+0xc4>
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d00a      	beq.n	8003a64 <UART_SetConfig+0xd4>
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d018      	beq.n	8003a84 <UART_SetConfig+0xf4>
 8003a52:	e01f      	b.n	8003a94 <UART_SetConfig+0x104>
 8003a54:	231b      	movs	r3, #27
 8003a56:	2218      	movs	r2, #24
 8003a58:	4694      	mov	ip, r2
 8003a5a:	44bc      	add	ip, r7
 8003a5c:	4463      	add	r3, ip
 8003a5e:	2201      	movs	r2, #1
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	e0ab      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003a64:	231b      	movs	r3, #27
 8003a66:	2218      	movs	r2, #24
 8003a68:	4694      	mov	ip, r2
 8003a6a:	44bc      	add	ip, r7
 8003a6c:	4463      	add	r3, ip
 8003a6e:	2202      	movs	r2, #2
 8003a70:	701a      	strb	r2, [r3, #0]
 8003a72:	e0a3      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003a74:	231b      	movs	r3, #27
 8003a76:	2218      	movs	r2, #24
 8003a78:	4694      	mov	ip, r2
 8003a7a:	44bc      	add	ip, r7
 8003a7c:	4463      	add	r3, ip
 8003a7e:	2204      	movs	r2, #4
 8003a80:	701a      	strb	r2, [r3, #0]
 8003a82:	e09b      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003a84:	231b      	movs	r3, #27
 8003a86:	2218      	movs	r2, #24
 8003a88:	4694      	mov	ip, r2
 8003a8a:	44bc      	add	ip, r7
 8003a8c:	4463      	add	r3, ip
 8003a8e:	2208      	movs	r2, #8
 8003a90:	701a      	strb	r2, [r3, #0]
 8003a92:	e093      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003a94:	231b      	movs	r3, #27
 8003a96:	2218      	movs	r2, #24
 8003a98:	4694      	mov	ip, r2
 8003a9a:	44bc      	add	ip, r7
 8003a9c:	4463      	add	r3, ip
 8003a9e:	2210      	movs	r2, #16
 8003aa0:	701a      	strb	r2, [r3, #0]
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	e08a      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a9a      	ldr	r2, [pc, #616]	; (8003d14 <UART_SetConfig+0x384>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d137      	bne.n	8003b20 <UART_SetConfig+0x190>
 8003ab0:	4b97      	ldr	r3, [pc, #604]	; (8003d10 <UART_SetConfig+0x380>)
 8003ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab4:	220c      	movs	r2, #12
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d018      	beq.n	8003aee <UART_SetConfig+0x15e>
 8003abc:	d802      	bhi.n	8003ac4 <UART_SetConfig+0x134>
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d005      	beq.n	8003ace <UART_SetConfig+0x13e>
 8003ac2:	e024      	b.n	8003b0e <UART_SetConfig+0x17e>
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d00a      	beq.n	8003ade <UART_SetConfig+0x14e>
 8003ac8:	2b0c      	cmp	r3, #12
 8003aca:	d018      	beq.n	8003afe <UART_SetConfig+0x16e>
 8003acc:	e01f      	b.n	8003b0e <UART_SetConfig+0x17e>
 8003ace:	231b      	movs	r3, #27
 8003ad0:	2218      	movs	r2, #24
 8003ad2:	4694      	mov	ip, r2
 8003ad4:	44bc      	add	ip, r7
 8003ad6:	4463      	add	r3, ip
 8003ad8:	2200      	movs	r2, #0
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	e06e      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003ade:	231b      	movs	r3, #27
 8003ae0:	2218      	movs	r2, #24
 8003ae2:	4694      	mov	ip, r2
 8003ae4:	44bc      	add	ip, r7
 8003ae6:	4463      	add	r3, ip
 8003ae8:	2202      	movs	r2, #2
 8003aea:	701a      	strb	r2, [r3, #0]
 8003aec:	e066      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003aee:	231b      	movs	r3, #27
 8003af0:	2218      	movs	r2, #24
 8003af2:	4694      	mov	ip, r2
 8003af4:	44bc      	add	ip, r7
 8003af6:	4463      	add	r3, ip
 8003af8:	2204      	movs	r2, #4
 8003afa:	701a      	strb	r2, [r3, #0]
 8003afc:	e05e      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003afe:	231b      	movs	r3, #27
 8003b00:	2218      	movs	r2, #24
 8003b02:	4694      	mov	ip, r2
 8003b04:	44bc      	add	ip, r7
 8003b06:	4463      	add	r3, ip
 8003b08:	2208      	movs	r2, #8
 8003b0a:	701a      	strb	r2, [r3, #0]
 8003b0c:	e056      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b0e:	231b      	movs	r3, #27
 8003b10:	2218      	movs	r2, #24
 8003b12:	4694      	mov	ip, r2
 8003b14:	44bc      	add	ip, r7
 8003b16:	4463      	add	r3, ip
 8003b18:	2210      	movs	r2, #16
 8003b1a:	701a      	strb	r2, [r3, #0]
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	e04d      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a77      	ldr	r2, [pc, #476]	; (8003d04 <UART_SetConfig+0x374>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d141      	bne.n	8003bae <UART_SetConfig+0x21e>
 8003b2a:	4b79      	ldr	r3, [pc, #484]	; (8003d10 <UART_SetConfig+0x380>)
 8003b2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b2e:	23c0      	movs	r3, #192	; 0xc0
 8003b30:	011b      	lsls	r3, r3, #4
 8003b32:	4013      	ands	r3, r2
 8003b34:	2280      	movs	r2, #128	; 0x80
 8003b36:	00d2      	lsls	r2, r2, #3
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d01f      	beq.n	8003b7c <UART_SetConfig+0x1ec>
 8003b3c:	2280      	movs	r2, #128	; 0x80
 8003b3e:	00d2      	lsls	r2, r2, #3
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d802      	bhi.n	8003b4a <UART_SetConfig+0x1ba>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d009      	beq.n	8003b5c <UART_SetConfig+0x1cc>
 8003b48:	e028      	b.n	8003b9c <UART_SetConfig+0x20c>
 8003b4a:	2280      	movs	r2, #128	; 0x80
 8003b4c:	0112      	lsls	r2, r2, #4
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00c      	beq.n	8003b6c <UART_SetConfig+0x1dc>
 8003b52:	22c0      	movs	r2, #192	; 0xc0
 8003b54:	0112      	lsls	r2, r2, #4
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d018      	beq.n	8003b8c <UART_SetConfig+0x1fc>
 8003b5a:	e01f      	b.n	8003b9c <UART_SetConfig+0x20c>
 8003b5c:	231b      	movs	r3, #27
 8003b5e:	2218      	movs	r2, #24
 8003b60:	4694      	mov	ip, r2
 8003b62:	44bc      	add	ip, r7
 8003b64:	4463      	add	r3, ip
 8003b66:	2200      	movs	r2, #0
 8003b68:	701a      	strb	r2, [r3, #0]
 8003b6a:	e027      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b6c:	231b      	movs	r3, #27
 8003b6e:	2218      	movs	r2, #24
 8003b70:	4694      	mov	ip, r2
 8003b72:	44bc      	add	ip, r7
 8003b74:	4463      	add	r3, ip
 8003b76:	2202      	movs	r2, #2
 8003b78:	701a      	strb	r2, [r3, #0]
 8003b7a:	e01f      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b7c:	231b      	movs	r3, #27
 8003b7e:	2218      	movs	r2, #24
 8003b80:	4694      	mov	ip, r2
 8003b82:	44bc      	add	ip, r7
 8003b84:	4463      	add	r3, ip
 8003b86:	2204      	movs	r2, #4
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e017      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b8c:	231b      	movs	r3, #27
 8003b8e:	2218      	movs	r2, #24
 8003b90:	4694      	mov	ip, r2
 8003b92:	44bc      	add	ip, r7
 8003b94:	4463      	add	r3, ip
 8003b96:	2208      	movs	r2, #8
 8003b98:	701a      	strb	r2, [r3, #0]
 8003b9a:	e00f      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003b9c:	231b      	movs	r3, #27
 8003b9e:	2218      	movs	r2, #24
 8003ba0:	4694      	mov	ip, r2
 8003ba2:	44bc      	add	ip, r7
 8003ba4:	4463      	add	r3, ip
 8003ba6:	2210      	movs	r2, #16
 8003ba8:	701a      	strb	r2, [r3, #0]
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	e006      	b.n	8003bbc <UART_SetConfig+0x22c>
 8003bae:	231b      	movs	r3, #27
 8003bb0:	2218      	movs	r2, #24
 8003bb2:	4694      	mov	ip, r2
 8003bb4:	44bc      	add	ip, r7
 8003bb6:	4463      	add	r3, ip
 8003bb8:	2210      	movs	r2, #16
 8003bba:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a50      	ldr	r2, [pc, #320]	; (8003d04 <UART_SetConfig+0x374>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d000      	beq.n	8003bc8 <UART_SetConfig+0x238>
 8003bc6:	e083      	b.n	8003cd0 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bc8:	231b      	movs	r3, #27
 8003bca:	2218      	movs	r2, #24
 8003bcc:	4694      	mov	ip, r2
 8003bce:	44bc      	add	ip, r7
 8003bd0:	4463      	add	r3, ip
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d00d      	beq.n	8003bf4 <UART_SetConfig+0x264>
 8003bd8:	dc02      	bgt.n	8003be0 <UART_SetConfig+0x250>
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d005      	beq.n	8003bea <UART_SetConfig+0x25a>
 8003bde:	e01d      	b.n	8003c1c <UART_SetConfig+0x28c>
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d012      	beq.n	8003c0a <UART_SetConfig+0x27a>
 8003be4:	2b08      	cmp	r3, #8
 8003be6:	d015      	beq.n	8003c14 <UART_SetConfig+0x284>
 8003be8:	e018      	b.n	8003c1c <UART_SetConfig+0x28c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003bea:	f7ff f9ab 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8003bee:	0003      	movs	r3, r0
 8003bf0:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003bf2:	e01b      	b.n	8003c2c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bf4:	4b46      	ldr	r3, [pc, #280]	; (8003d10 <UART_SetConfig+0x380>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2210      	movs	r2, #16
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d002      	beq.n	8003c04 <UART_SetConfig+0x274>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8003bfe:	4b46      	ldr	r3, [pc, #280]	; (8003d18 <UART_SetConfig+0x388>)
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8003c02:	e013      	b.n	8003c2c <UART_SetConfig+0x29c>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003c04:	4b45      	ldr	r3, [pc, #276]	; (8003d1c <UART_SetConfig+0x38c>)
 8003c06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c08:	e010      	b.n	8003c2c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003c0a:	f7ff f90d 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 8003c0e:	0003      	movs	r3, r0
 8003c10:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c12:	e00b      	b.n	8003c2c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003c14:	2380      	movs	r3, #128	; 0x80
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c1a:	e007      	b.n	8003c2c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003c1c:	2313      	movs	r3, #19
 8003c1e:	2218      	movs	r2, #24
 8003c20:	4694      	mov	ip, r2
 8003c22:	44bc      	add	ip, r7
 8003c24:	4463      	add	r3, ip
 8003c26:	2201      	movs	r2, #1
 8003c28:	701a      	strb	r2, [r3, #0]
        break;
 8003c2a:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d100      	bne.n	8003c34 <UART_SetConfig+0x2a4>
 8003c32:	e1a6      	b.n	8003f82 <UART_SetConfig+0x5f2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	0013      	movs	r3, r2
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	189b      	adds	r3, r3, r2
 8003c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d305      	bcc.n	8003c50 <UART_SetConfig+0x2c0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d907      	bls.n	8003c60 <UART_SetConfig+0x2d0>
      {
        ret = HAL_ERROR;
 8003c50:	2313      	movs	r3, #19
 8003c52:	2218      	movs	r2, #24
 8003c54:	4694      	mov	ip, r2
 8003c56:	44bc      	add	ip, r7
 8003c58:	4463      	add	r3, ip
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	701a      	strb	r2, [r3, #0]
 8003c5e:	e190      	b.n	8003f82 <UART_SetConfig+0x5f2>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	613b      	str	r3, [r7, #16]
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]
 8003c68:	6939      	ldr	r1, [r7, #16]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	000b      	movs	r3, r1
 8003c6e:	0e1b      	lsrs	r3, r3, #24
 8003c70:	0010      	movs	r0, r2
 8003c72:	0205      	lsls	r5, r0, #8
 8003c74:	431d      	orrs	r5, r3
 8003c76:	000b      	movs	r3, r1
 8003c78:	021c      	lsls	r4, r3, #8
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	085b      	lsrs	r3, r3, #1
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	2300      	movs	r3, #0
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	68b8      	ldr	r0, [r7, #8]
 8003c88:	68f9      	ldr	r1, [r7, #12]
 8003c8a:	1900      	adds	r0, r0, r4
 8003c8c:	4169      	adcs	r1, r5
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	603b      	str	r3, [r7, #0]
 8003c94:	2300      	movs	r3, #0
 8003c96:	607b      	str	r3, [r7, #4]
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f7fc fac0 	bl	8000220 <__aeabi_uldivmod>
 8003ca0:	0003      	movs	r3, r0
 8003ca2:	000c      	movs	r4, r1
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	4a1d      	ldr	r2, [pc, #116]	; (8003d20 <UART_SetConfig+0x390>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d908      	bls.n	8003cc0 <UART_SetConfig+0x330>
 8003cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb0:	4a1c      	ldr	r2, [pc, #112]	; (8003d24 <UART_SetConfig+0x394>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d804      	bhi.n	8003cc0 <UART_SetConfig+0x330>
        {
          huart->Instance->BRR = usartdiv;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	e160      	b.n	8003f82 <UART_SetConfig+0x5f2>
        }
        else
        {
          ret = HAL_ERROR;
 8003cc0:	2313      	movs	r3, #19
 8003cc2:	2218      	movs	r2, #24
 8003cc4:	4694      	mov	ip, r2
 8003cc6:	44bc      	add	ip, r7
 8003cc8:	4463      	add	r3, ip
 8003cca:	2201      	movs	r2, #1
 8003ccc:	701a      	strb	r2, [r3, #0]
 8003cce:	e158      	b.n	8003f82 <UART_SetConfig+0x5f2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	69da      	ldr	r2, [r3, #28]
 8003cd4:	2380      	movs	r3, #128	; 0x80
 8003cd6:	021b      	lsls	r3, r3, #8
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d000      	beq.n	8003cde <UART_SetConfig+0x34e>
 8003cdc:	e0c3      	b.n	8003e66 <UART_SetConfig+0x4d6>
  {
    switch (clocksource)
 8003cde:	231b      	movs	r3, #27
 8003ce0:	2218      	movs	r2, #24
 8003ce2:	4694      	mov	ip, r2
 8003ce4:	44bc      	add	ip, r7
 8003ce6:	4463      	add	r3, ip
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d900      	bls.n	8003cf0 <UART_SetConfig+0x360>
 8003cee:	e086      	b.n	8003dfe <UART_SetConfig+0x46e>
 8003cf0:	009a      	lsls	r2, r3, #2
 8003cf2:	4b0d      	ldr	r3, [pc, #52]	; (8003d28 <UART_SetConfig+0x398>)
 8003cf4:	18d3      	adds	r3, r2, r3
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	469f      	mov	pc, r3
 8003cfa:	46c0      	nop			; (mov r8, r8)
 8003cfc:	efff69f3 	.word	0xefff69f3
 8003d00:	ffffcfff 	.word	0xffffcfff
 8003d04:	40004800 	.word	0x40004800
 8003d08:	fffff4ff 	.word	0xfffff4ff
 8003d0c:	40013800 	.word	0x40013800
 8003d10:	40021000 	.word	0x40021000
 8003d14:	40004400 	.word	0x40004400
 8003d18:	003d0900 	.word	0x003d0900
 8003d1c:	00f42400 	.word	0x00f42400
 8003d20:	000002ff 	.word	0x000002ff
 8003d24:	000fffff 	.word	0x000fffff
 8003d28:	080049f4 	.word	0x080049f4
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d2c:	f7ff f90a 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8003d30:	0003      	movs	r3, r0
 8003d32:	005a      	lsls	r2, r3, #1
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	085b      	lsrs	r3, r3, #1
 8003d3a:	18d2      	adds	r2, r2, r3
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	0019      	movs	r1, r3
 8003d42:	0010      	movs	r0, r2
 8003d44:	f7fc f9e0 	bl	8000108 <__udivsi3>
 8003d48:	0003      	movs	r3, r0
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d4e:	e05e      	b.n	8003e0e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003d50:	f7ff f90e 	bl	8002f70 <HAL_RCC_GetPCLK2Freq>
 8003d54:	0003      	movs	r3, r0
 8003d56:	005a      	lsls	r2, r3, #1
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	085b      	lsrs	r3, r3, #1
 8003d5e:	18d2      	adds	r2, r2, r3
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	0019      	movs	r1, r3
 8003d66:	0010      	movs	r0, r2
 8003d68:	f7fc f9ce 	bl	8000108 <__udivsi3>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d72:	e04c      	b.n	8003e0e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d74:	4b8b      	ldr	r3, [pc, #556]	; (8003fa4 <UART_SetConfig+0x614>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2210      	movs	r2, #16
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d00e      	beq.n	8003d9c <UART_SetConfig+0x40c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	085b      	lsrs	r3, r3, #1
 8003d84:	4a88      	ldr	r2, [pc, #544]	; (8003fa8 <UART_SetConfig+0x618>)
 8003d86:	189a      	adds	r2, r3, r2
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	0019      	movs	r1, r3
 8003d8e:	0010      	movs	r0, r2
 8003d90:	f7fc f9ba 	bl	8000108 <__udivsi3>
 8003d94:	0003      	movs	r3, r0
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003d9a:	e038      	b.n	8003e0e <UART_SetConfig+0x47e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	085b      	lsrs	r3, r3, #1
 8003da2:	4a82      	ldr	r2, [pc, #520]	; (8003fac <UART_SetConfig+0x61c>)
 8003da4:	189a      	adds	r2, r3, r2
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	0019      	movs	r1, r3
 8003dac:	0010      	movs	r0, r2
 8003dae:	f7fc f9ab 	bl	8000108 <__udivsi3>
 8003db2:	0003      	movs	r3, r0
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003db8:	e029      	b.n	8003e0e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003dba:	f7ff f835 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 8003dbe:	0003      	movs	r3, r0
 8003dc0:	005a      	lsls	r2, r3, #1
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	085b      	lsrs	r3, r3, #1
 8003dc8:	18d2      	adds	r2, r2, r3
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	0019      	movs	r1, r3
 8003dd0:	0010      	movs	r0, r2
 8003dd2:	f7fc f999 	bl	8000108 <__udivsi3>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ddc:	e017      	b.n	8003e0e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	085b      	lsrs	r3, r3, #1
 8003de4:	2280      	movs	r2, #128	; 0x80
 8003de6:	0252      	lsls	r2, r2, #9
 8003de8:	189a      	adds	r2, r3, r2
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	0019      	movs	r1, r3
 8003df0:	0010      	movs	r0, r2
 8003df2:	f7fc f989 	bl	8000108 <__udivsi3>
 8003df6:	0003      	movs	r3, r0
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003dfc:	e007      	b.n	8003e0e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003dfe:	2313      	movs	r3, #19
 8003e00:	2218      	movs	r2, #24
 8003e02:	4694      	mov	ip, r2
 8003e04:	44bc      	add	ip, r7
 8003e06:	4463      	add	r3, ip
 8003e08:	2201      	movs	r2, #1
 8003e0a:	701a      	strb	r2, [r3, #0]
        break;
 8003e0c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e10:	2b0f      	cmp	r3, #15
 8003e12:	d920      	bls.n	8003e56 <UART_SetConfig+0x4c6>
 8003e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e16:	4a66      	ldr	r2, [pc, #408]	; (8003fb0 <UART_SetConfig+0x620>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d81c      	bhi.n	8003e56 <UART_SetConfig+0x4c6>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	200a      	movs	r0, #10
 8003e22:	2418      	movs	r4, #24
 8003e24:	193b      	adds	r3, r7, r4
 8003e26:	181b      	adds	r3, r3, r0
 8003e28:	210f      	movs	r1, #15
 8003e2a:	438a      	bics	r2, r1
 8003e2c:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e30:	085b      	lsrs	r3, r3, #1
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2207      	movs	r2, #7
 8003e36:	4013      	ands	r3, r2
 8003e38:	b299      	uxth	r1, r3
 8003e3a:	193b      	adds	r3, r7, r4
 8003e3c:	181b      	adds	r3, r3, r0
 8003e3e:	193a      	adds	r2, r7, r4
 8003e40:	1812      	adds	r2, r2, r0
 8003e42:	8812      	ldrh	r2, [r2, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	193a      	adds	r2, r7, r4
 8003e4e:	1812      	adds	r2, r2, r0
 8003e50:	8812      	ldrh	r2, [r2, #0]
 8003e52:	60da      	str	r2, [r3, #12]
 8003e54:	e095      	b.n	8003f82 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 8003e56:	2313      	movs	r3, #19
 8003e58:	2218      	movs	r2, #24
 8003e5a:	4694      	mov	ip, r2
 8003e5c:	44bc      	add	ip, r7
 8003e5e:	4463      	add	r3, ip
 8003e60:	2201      	movs	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e08d      	b.n	8003f82 <UART_SetConfig+0x5f2>
    }
  }
  else
  {
    switch (clocksource)
 8003e66:	231b      	movs	r3, #27
 8003e68:	2218      	movs	r2, #24
 8003e6a:	4694      	mov	ip, r2
 8003e6c:	44bc      	add	ip, r7
 8003e6e:	4463      	add	r3, ip
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d86a      	bhi.n	8003f4c <UART_SetConfig+0x5bc>
 8003e76:	009a      	lsls	r2, r3, #2
 8003e78:	4b4e      	ldr	r3, [pc, #312]	; (8003fb4 <UART_SetConfig+0x624>)
 8003e7a:	18d3      	adds	r3, r2, r3
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003e80:	f7ff f860 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8003e84:	0002      	movs	r2, r0
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	085b      	lsrs	r3, r3, #1
 8003e8c:	18d2      	adds	r2, r2, r3
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	0019      	movs	r1, r3
 8003e94:	0010      	movs	r0, r2
 8003e96:	f7fc f937 	bl	8000108 <__udivsi3>
 8003e9a:	0003      	movs	r3, r0
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ea0:	e05c      	b.n	8003f5c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003ea2:	f7ff f865 	bl	8002f70 <HAL_RCC_GetPCLK2Freq>
 8003ea6:	0002      	movs	r2, r0
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	085b      	lsrs	r3, r3, #1
 8003eae:	18d2      	adds	r2, r2, r3
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	0019      	movs	r1, r3
 8003eb6:	0010      	movs	r0, r2
 8003eb8:	f7fc f926 	bl	8000108 <__udivsi3>
 8003ebc:	0003      	movs	r3, r0
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ec2:	e04b      	b.n	8003f5c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ec4:	4b37      	ldr	r3, [pc, #220]	; (8003fa4 <UART_SetConfig+0x614>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2210      	movs	r2, #16
 8003eca:	4013      	ands	r3, r2
 8003ecc:	d00e      	beq.n	8003eec <UART_SetConfig+0x55c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	4a38      	ldr	r2, [pc, #224]	; (8003fb8 <UART_SetConfig+0x628>)
 8003ed6:	189a      	adds	r2, r3, r2
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	0019      	movs	r1, r3
 8003ede:	0010      	movs	r0, r2
 8003ee0:	f7fc f912 	bl	8000108 <__udivsi3>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003eea:	e037      	b.n	8003f5c <UART_SetConfig+0x5cc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	085b      	lsrs	r3, r3, #1
 8003ef2:	4a32      	ldr	r2, [pc, #200]	; (8003fbc <UART_SetConfig+0x62c>)
 8003ef4:	189a      	adds	r2, r3, r2
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	0019      	movs	r1, r3
 8003efc:	0010      	movs	r0, r2
 8003efe:	f7fc f903 	bl	8000108 <__udivsi3>
 8003f02:	0003      	movs	r3, r0
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f08:	e028      	b.n	8003f5c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003f0a:	f7fe ff8d 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 8003f0e:	0002      	movs	r2, r0
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	085b      	lsrs	r3, r3, #1
 8003f16:	18d2      	adds	r2, r2, r3
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	0019      	movs	r1, r3
 8003f1e:	0010      	movs	r0, r2
 8003f20:	f7fc f8f2 	bl	8000108 <__udivsi3>
 8003f24:	0003      	movs	r3, r0
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f2a:	e017      	b.n	8003f5c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	085b      	lsrs	r3, r3, #1
 8003f32:	2280      	movs	r2, #128	; 0x80
 8003f34:	0212      	lsls	r2, r2, #8
 8003f36:	189a      	adds	r2, r3, r2
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	0019      	movs	r1, r3
 8003f3e:	0010      	movs	r0, r2
 8003f40:	f7fc f8e2 	bl	8000108 <__udivsi3>
 8003f44:	0003      	movs	r3, r0
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f4a:	e007      	b.n	8003f5c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003f4c:	2313      	movs	r3, #19
 8003f4e:	2218      	movs	r2, #24
 8003f50:	4694      	mov	ip, r2
 8003f52:	44bc      	add	ip, r7
 8003f54:	4463      	add	r3, ip
 8003f56:	2201      	movs	r2, #1
 8003f58:	701a      	strb	r2, [r3, #0]
        break;
 8003f5a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5e:	2b0f      	cmp	r3, #15
 8003f60:	d908      	bls.n	8003f74 <UART_SetConfig+0x5e4>
 8003f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f64:	4a12      	ldr	r2, [pc, #72]	; (8003fb0 <UART_SetConfig+0x620>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d804      	bhi.n	8003f74 <UART_SetConfig+0x5e4>
    {
      huart->Instance->BRR = usartdiv;
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f70:	60da      	str	r2, [r3, #12]
 8003f72:	e006      	b.n	8003f82 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 8003f74:	2313      	movs	r3, #19
 8003f76:	2218      	movs	r2, #24
 8003f78:	4694      	mov	ip, r2
 8003f7a:	44bc      	add	ip, r7
 8003f7c:	4463      	add	r3, ip
 8003f7e:	2201      	movs	r2, #1
 8003f80:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	2200      	movs	r2, #0
 8003f86:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003f8e:	2313      	movs	r3, #19
 8003f90:	2218      	movs	r2, #24
 8003f92:	4694      	mov	ip, r2
 8003f94:	44bc      	add	ip, r7
 8003f96:	4463      	add	r3, ip
 8003f98:	781b      	ldrb	r3, [r3, #0]
}
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	b00e      	add	sp, #56	; 0x38
 8003fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	007a1200 	.word	0x007a1200
 8003fac:	01e84800 	.word	0x01e84800
 8003fb0:	0000ffff 	.word	0x0000ffff
 8003fb4:	08004a18 	.word	0x08004a18
 8003fb8:	003d0900 	.word	0x003d0900
 8003fbc:	00f42400 	.word	0x00f42400

08003fc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	2201      	movs	r2, #1
 8003fce:	4013      	ands	r3, r2
 8003fd0:	d00b      	beq.n	8003fea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	4a4a      	ldr	r2, [pc, #296]	; (8004104 <UART_AdvFeatureConfig+0x144>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	0019      	movs	r1, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	2202      	movs	r2, #2
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	d00b      	beq.n	800400c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	4a43      	ldr	r2, [pc, #268]	; (8004108 <UART_AdvFeatureConfig+0x148>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	0019      	movs	r1, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004010:	2204      	movs	r2, #4
 8004012:	4013      	ands	r3, r2
 8004014:	d00b      	beq.n	800402e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	4a3b      	ldr	r2, [pc, #236]	; (800410c <UART_AdvFeatureConfig+0x14c>)
 800401e:	4013      	ands	r3, r2
 8004020:	0019      	movs	r1, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	2208      	movs	r2, #8
 8004034:	4013      	ands	r3, r2
 8004036:	d00b      	beq.n	8004050 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	4a34      	ldr	r2, [pc, #208]	; (8004110 <UART_AdvFeatureConfig+0x150>)
 8004040:	4013      	ands	r3, r2
 8004042:	0019      	movs	r1, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004054:	2210      	movs	r2, #16
 8004056:	4013      	ands	r3, r2
 8004058:	d00b      	beq.n	8004072 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	4a2c      	ldr	r2, [pc, #176]	; (8004114 <UART_AdvFeatureConfig+0x154>)
 8004062:	4013      	ands	r3, r2
 8004064:	0019      	movs	r1, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	2220      	movs	r2, #32
 8004078:	4013      	ands	r3, r2
 800407a:	d00b      	beq.n	8004094 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	4a25      	ldr	r2, [pc, #148]	; (8004118 <UART_AdvFeatureConfig+0x158>)
 8004084:	4013      	ands	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	2240      	movs	r2, #64	; 0x40
 800409a:	4013      	ands	r3, r2
 800409c:	d01d      	beq.n	80040da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	4a1d      	ldr	r2, [pc, #116]	; (800411c <UART_AdvFeatureConfig+0x15c>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ba:	2380      	movs	r3, #128	; 0x80
 80040bc:	035b      	lsls	r3, r3, #13
 80040be:	429a      	cmp	r2, r3
 80040c0:	d10b      	bne.n	80040da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	4a15      	ldr	r2, [pc, #84]	; (8004120 <UART_AdvFeatureConfig+0x160>)
 80040ca:	4013      	ands	r3, r2
 80040cc:	0019      	movs	r1, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	430a      	orrs	r2, r1
 80040d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040de:	2280      	movs	r2, #128	; 0x80
 80040e0:	4013      	ands	r3, r2
 80040e2:	d00b      	beq.n	80040fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	4a0e      	ldr	r2, [pc, #56]	; (8004124 <UART_AdvFeatureConfig+0x164>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	0019      	movs	r1, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	605a      	str	r2, [r3, #4]
  }
}
 80040fc:	46c0      	nop			; (mov r8, r8)
 80040fe:	46bd      	mov	sp, r7
 8004100:	b002      	add	sp, #8
 8004102:	bd80      	pop	{r7, pc}
 8004104:	fffdffff 	.word	0xfffdffff
 8004108:	fffeffff 	.word	0xfffeffff
 800410c:	fffbffff 	.word	0xfffbffff
 8004110:	ffff7fff 	.word	0xffff7fff
 8004114:	ffffefff 	.word	0xffffefff
 8004118:	ffffdfff 	.word	0xffffdfff
 800411c:	ffefffff 	.word	0xffefffff
 8004120:	ff9fffff 	.word	0xff9fffff
 8004124:	fff7ffff 	.word	0xfff7ffff

08004128 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af02      	add	r7, sp, #8
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004136:	f7fd fbb5 	bl	80018a4 <HAL_GetTick>
 800413a:	0003      	movs	r3, r0
 800413c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2208      	movs	r2, #8
 8004146:	4013      	ands	r3, r2
 8004148:	2b08      	cmp	r3, #8
 800414a:	d10d      	bne.n	8004168 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	2380      	movs	r3, #128	; 0x80
 8004150:	0399      	lsls	r1, r3, #14
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	4b16      	ldr	r3, [pc, #88]	; (80041b0 <UART_CheckIdleState+0x88>)
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	0013      	movs	r3, r2
 800415a:	2200      	movs	r2, #0
 800415c:	f000 f82a 	bl	80041b4 <UART_WaitOnFlagUntilTimeout>
 8004160:	1e03      	subs	r3, r0, #0
 8004162:	d001      	beq.n	8004168 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e01f      	b.n	80041a8 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2204      	movs	r2, #4
 8004170:	4013      	ands	r3, r2
 8004172:	2b04      	cmp	r3, #4
 8004174:	d10d      	bne.n	8004192 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	2380      	movs	r3, #128	; 0x80
 800417a:	03d9      	lsls	r1, r3, #15
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4b0c      	ldr	r3, [pc, #48]	; (80041b0 <UART_CheckIdleState+0x88>)
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	0013      	movs	r3, r2
 8004184:	2200      	movs	r2, #0
 8004186:	f000 f815 	bl	80041b4 <UART_WaitOnFlagUntilTimeout>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d001      	beq.n	8004192 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e00a      	b.n	80041a8 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2220      	movs	r2, #32
 8004196:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2220      	movs	r2, #32
 800419c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2270      	movs	r2, #112	; 0x70
 80041a2:	2100      	movs	r1, #0
 80041a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	0018      	movs	r0, r3
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b004      	add	sp, #16
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	01ffffff 	.word	0x01ffffff

080041b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	603b      	str	r3, [r7, #0]
 80041c0:	1dfb      	adds	r3, r7, #7
 80041c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c4:	e029      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	3301      	adds	r3, #1
 80041ca:	d026      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041cc:	f7fd fb6a 	bl	80018a4 <HAL_GetTick>
 80041d0:	0002      	movs	r2, r0
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d302      	bcc.n	80041e2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d11b      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4915      	ldr	r1, [pc, #84]	; (8004244 <UART_WaitOnFlagUntilTimeout+0x90>)
 80041ee:	400a      	ands	r2, r1
 80041f0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2101      	movs	r1, #1
 80041fe:	438a      	bics	r2, r1
 8004200:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2220      	movs	r2, #32
 8004206:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2220      	movs	r2, #32
 800420c:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2270      	movs	r2, #112	; 0x70
 8004212:	2100      	movs	r1, #0
 8004214:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e00f      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	4013      	ands	r3, r2
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	425a      	negs	r2, r3
 800422a:	4153      	adcs	r3, r2
 800422c:	b2db      	uxtb	r3, r3
 800422e:	001a      	movs	r2, r3
 8004230:	1dfb      	adds	r3, r7, #7
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d0c6      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b004      	add	sp, #16
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	fffffe5f 	.word	0xfffffe5f

08004248 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004250:	210e      	movs	r1, #14
 8004252:	187b      	adds	r3, r7, r1
 8004254:	4a08      	ldr	r2, [pc, #32]	; (8004278 <USB_EnableGlobalInt+0x30>)
 8004256:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2240      	movs	r2, #64	; 0x40
 800425c:	5a9b      	ldrh	r3, [r3, r2]
 800425e:	b29a      	uxth	r2, r3
 8004260:	187b      	adds	r3, r7, r1
 8004262:	881b      	ldrh	r3, [r3, #0]
 8004264:	4313      	orrs	r3, r2
 8004266:	b299      	uxth	r1, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2240      	movs	r2, #64	; 0x40
 800426c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	0018      	movs	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	b004      	add	sp, #16
 8004276:	bd80      	pop	{r7, pc}
 8004278:	ffffbf80 	.word	0xffffbf80

0800427c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004284:	210e      	movs	r1, #14
 8004286:	187b      	adds	r3, r7, r1
 8004288:	4a0b      	ldr	r2, [pc, #44]	; (80042b8 <USB_DisableGlobalInt+0x3c>)
 800428a:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2240      	movs	r2, #64	; 0x40
 8004290:	5a9b      	ldrh	r3, [r3, r2]
 8004292:	b29b      	uxth	r3, r3
 8004294:	b21b      	sxth	r3, r3
 8004296:	187a      	adds	r2, r7, r1
 8004298:	2100      	movs	r1, #0
 800429a:	5e52      	ldrsh	r2, [r2, r1]
 800429c:	43d2      	mvns	r2, r2
 800429e:	b212      	sxth	r2, r2
 80042a0:	4013      	ands	r3, r2
 80042a2:	b21b      	sxth	r3, r3
 80042a4:	b299      	uxth	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2240      	movs	r2, #64	; 0x40
 80042aa:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	0018      	movs	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b004      	add	sp, #16
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	ffffbf80 	.word	0xffffbf80

080042bc <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80042bc:	b084      	sub	sp, #16
 80042be:	b590      	push	{r4, r7, lr}
 80042c0:	46c6      	mov	lr, r8
 80042c2:	b500      	push	{lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	2004      	movs	r0, #4
 80042cc:	2410      	movs	r4, #16
 80042ce:	46a4      	mov	ip, r4
 80042d0:	2408      	movs	r4, #8
 80042d2:	46a0      	mov	r8, r4
 80042d4:	44b8      	add	r8, r7
 80042d6:	44c4      	add	ip, r8
 80042d8:	4460      	add	r0, ip
 80042da:	6001      	str	r1, [r0, #0]
 80042dc:	6042      	str	r2, [r0, #4]
 80042de:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2240      	movs	r2, #64	; 0x40
 80042e4:	2101      	movs	r1, #1
 80042e6:	5299      	strh	r1, [r3, r2]

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2240      	movs	r2, #64	; 0x40
 80042ec:	2100      	movs	r1, #0
 80042ee:	5299      	strh	r1, [r3, r2]

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2244      	movs	r2, #68	; 0x44
 80042f4:	2100      	movs	r1, #0
 80042f6:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2250      	movs	r2, #80	; 0x50
 80042fc:	2100      	movs	r1, #0
 80042fe:	5299      	strh	r1, [r3, r2]

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	0018      	movs	r0, r3
 8004304:	f7ff ffa0 	bl	8004248 <USB_EnableGlobalInt>

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	0018      	movs	r0, r3
 800430c:	46bd      	mov	sp, r7
 800430e:	b002      	add	sp, #8
 8004310:	bc04      	pop	{r2}
 8004312:	4690      	mov	r8, r2
 8004314:	bc90      	pop	{r4, r7}
 8004316:	bc08      	pop	{r3}
 8004318:	b004      	add	sp, #16
 800431a:	4718      	bx	r3

0800431c <clear_paper_screen>:

static sFONT * pFont = &Font12;


uint8_t screen_paper_memory[3096] = {0};
void clear_paper_screen (void) {
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
	for (uint16_t num_cell = 0; num_cell < 3096; num_cell++){
 8004322:	1dbb      	adds	r3, r7, #6
 8004324:	2200      	movs	r2, #0
 8004326:	801a      	strh	r2, [r3, #0]
 8004328:	e009      	b.n	800433e <clear_paper_screen+0x22>
		screen_paper_memory[num_cell] = 0xFF;
 800432a:	1dbb      	adds	r3, r7, #6
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	4a08      	ldr	r2, [pc, #32]	; (8004350 <clear_paper_screen+0x34>)
 8004330:	21ff      	movs	r1, #255	; 0xff
 8004332:	54d1      	strb	r1, [r2, r3]
	for (uint16_t num_cell = 0; num_cell < 3096; num_cell++){
 8004334:	1dbb      	adds	r3, r7, #6
 8004336:	881a      	ldrh	r2, [r3, #0]
 8004338:	1dbb      	adds	r3, r7, #6
 800433a:	3201      	adds	r2, #1
 800433c:	801a      	strh	r2, [r3, #0]
 800433e:	1dbb      	adds	r3, r7, #6
 8004340:	881b      	ldrh	r3, [r3, #0]
 8004342:	4a04      	ldr	r2, [pc, #16]	; (8004354 <clear_paper_screen+0x38>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d9f0      	bls.n	800432a <clear_paper_screen+0xe>
	}
}
 8004348:	46c0      	nop			; (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	b002      	add	sp, #8
 800434e:	bd80      	pop	{r7, pc}
 8004350:	200000bc 	.word	0x200000bc
 8004354:	00000c17 	.word	0x00000c17

08004358 <write_pixel>:
void write_pixel (uint16_t x_value, uint16_t y_value, uint8_t color) {
 8004358:	b590      	push	{r4, r7, lr}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	0004      	movs	r4, r0
 8004360:	0008      	movs	r0, r1
 8004362:	0011      	movs	r1, r2
 8004364:	1dbb      	adds	r3, r7, #6
 8004366:	1c22      	adds	r2, r4, #0
 8004368:	801a      	strh	r2, [r3, #0]
 800436a:	1d3b      	adds	r3, r7, #4
 800436c:	1c02      	adds	r2, r0, #0
 800436e:	801a      	strh	r2, [r3, #0]
 8004370:	1cfb      	adds	r3, r7, #3
 8004372:	1c0a      	adds	r2, r1, #0
 8004374:	701a      	strb	r2, [r3, #0]
	if (x_value >= 172 || y_value >= 72)
 8004376:	1dbb      	adds	r3, r7, #6
 8004378:	881b      	ldrh	r3, [r3, #0]
 800437a:	2bab      	cmp	r3, #171	; 0xab
 800437c:	d84f      	bhi.n	800441e <write_pixel+0xc6>
 800437e:	1d3b      	adds	r3, r7, #4
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	2b47      	cmp	r3, #71	; 0x47
 8004384:	d84b      	bhi.n	800441e <write_pixel+0xc6>
		return;

	uint16_t 
		num_byte = x_value * MAX_X_SIZE_BYTE * NUM_BIT_ON_PIX + y_value / NUM_PIX_ON_CELL,
 8004386:	1dbb      	adds	r3, r7, #6
 8004388:	881b      	ldrh	r3, [r3, #0]
 800438a:	1c1a      	adds	r2, r3, #0
 800438c:	00d2      	lsls	r2, r2, #3
 800438e:	18d3      	adds	r3, r2, r3
 8004390:	18db      	adds	r3, r3, r3
 8004392:	b299      	uxth	r1, r3
 8004394:	1d3b      	adds	r3, r7, #4
 8004396:	881b      	ldrh	r3, [r3, #0]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	b29a      	uxth	r2, r3
 800439c:	230e      	movs	r3, #14
 800439e:	18fb      	adds	r3, r7, r3
 80043a0:	188a      	adds	r2, r1, r2
 80043a2:	801a      	strh	r2, [r3, #0]
		num_pos = y_value % NUM_PIX_ON_CELL;
 80043a4:	230c      	movs	r3, #12
 80043a6:	18fb      	adds	r3, r7, r3
 80043a8:	1d3a      	adds	r2, r7, #4
 80043aa:	8812      	ldrh	r2, [r2, #0]
 80043ac:	2103      	movs	r1, #3
 80043ae:	400a      	ands	r2, r1
 80043b0:	801a      	strh	r2, [r3, #0]
	
	if (color == COLOR_BLACK)
 80043b2:	1cfb      	adds	r3, r7, #3
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d119      	bne.n	80043ee <write_pixel+0x96>
		screen_paper_memory[num_byte] &= ~(0x3 << (6 - num_pos * NUM_BIT_ON_PIX));
 80043ba:	200e      	movs	r0, #14
 80043bc:	183b      	adds	r3, r7, r0
 80043be:	881b      	ldrh	r3, [r3, #0]
 80043c0:	4a19      	ldr	r2, [pc, #100]	; (8004428 <write_pixel+0xd0>)
 80043c2:	5cd3      	ldrb	r3, [r2, r3]
 80043c4:	b25b      	sxtb	r3, r3
 80043c6:	220c      	movs	r2, #12
 80043c8:	18ba      	adds	r2, r7, r2
 80043ca:	8812      	ldrh	r2, [r2, #0]
 80043cc:	2103      	movs	r1, #3
 80043ce:	1a8a      	subs	r2, r1, r2
 80043d0:	0052      	lsls	r2, r2, #1
 80043d2:	2103      	movs	r1, #3
 80043d4:	4091      	lsls	r1, r2
 80043d6:	000a      	movs	r2, r1
 80043d8:	b252      	sxtb	r2, r2
 80043da:	43d2      	mvns	r2, r2
 80043dc:	b252      	sxtb	r2, r2
 80043de:	4013      	ands	r3, r2
 80043e0:	b25a      	sxtb	r2, r3
 80043e2:	183b      	adds	r3, r7, r0
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	b2d1      	uxtb	r1, r2
 80043e8:	4a0f      	ldr	r2, [pc, #60]	; (8004428 <write_pixel+0xd0>)
 80043ea:	54d1      	strb	r1, [r2, r3]
 80043ec:	e018      	b.n	8004420 <write_pixel+0xc8>
	else
		screen_paper_memory[num_byte] |= (0x3 << (6 - num_pos * NUM_BIT_ON_PIX));
 80043ee:	200e      	movs	r0, #14
 80043f0:	183b      	adds	r3, r7, r0
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	4a0c      	ldr	r2, [pc, #48]	; (8004428 <write_pixel+0xd0>)
 80043f6:	5cd3      	ldrb	r3, [r2, r3]
 80043f8:	b25a      	sxtb	r2, r3
 80043fa:	230c      	movs	r3, #12
 80043fc:	18fb      	adds	r3, r7, r3
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	2103      	movs	r1, #3
 8004402:	1acb      	subs	r3, r1, r3
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	2103      	movs	r1, #3
 8004408:	4099      	lsls	r1, r3
 800440a:	000b      	movs	r3, r1
 800440c:	b25b      	sxtb	r3, r3
 800440e:	4313      	orrs	r3, r2
 8004410:	b25a      	sxtb	r2, r3
 8004412:	183b      	adds	r3, r7, r0
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	b2d1      	uxtb	r1, r2
 8004418:	4a03      	ldr	r2, [pc, #12]	; (8004428 <write_pixel+0xd0>)
 800441a:	54d1      	strb	r1, [r2, r3]
 800441c:	e000      	b.n	8004420 <write_pixel+0xc8>
		return;
 800441e:	46c0      	nop			; (mov r8, r8)
}
 8004420:	46bd      	mov	sp, r7
 8004422:	b005      	add	sp, #20
 8004424:	bd90      	pop	{r4, r7, pc}
 8004426:	46c0      	nop			; (mov r8, r8)
 8004428:	200000bc 	.word	0x200000bc

0800442c <draw_v_line>:

void draw_v_line (uint16_t x_value, uint16_t y_value, uint16_t length) {
 800442c:	b590      	push	{r4, r7, lr}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	0004      	movs	r4, r0
 8004434:	0008      	movs	r0, r1
 8004436:	0011      	movs	r1, r2
 8004438:	1dbb      	adds	r3, r7, #6
 800443a:	1c22      	adds	r2, r4, #0
 800443c:	801a      	strh	r2, [r3, #0]
 800443e:	1d3b      	adds	r3, r7, #4
 8004440:	1c02      	adds	r2, r0, #0
 8004442:	801a      	strh	r2, [r3, #0]
 8004444:	1cbb      	adds	r3, r7, #2
 8004446:	1c0a      	adds	r2, r1, #0
 8004448:	801a      	strh	r2, [r3, #0]
	for (uint16_t shift = 0; shift < length; shift++) 
 800444a:	230e      	movs	r3, #14
 800444c:	18fb      	adds	r3, r7, r3
 800444e:	2200      	movs	r2, #0
 8004450:	801a      	strh	r2, [r3, #0]
 8004452:	e011      	b.n	8004478 <draw_v_line+0x4c>
		write_pixel (x_value, y_value + shift, COLOR_BLACK);
 8004454:	1d3a      	adds	r2, r7, #4
 8004456:	240e      	movs	r4, #14
 8004458:	193b      	adds	r3, r7, r4
 800445a:	8812      	ldrh	r2, [r2, #0]
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	18d3      	adds	r3, r2, r3
 8004460:	b299      	uxth	r1, r3
 8004462:	1dbb      	adds	r3, r7, #6
 8004464:	881b      	ldrh	r3, [r3, #0]
 8004466:	2200      	movs	r2, #0
 8004468:	0018      	movs	r0, r3
 800446a:	f7ff ff75 	bl	8004358 <write_pixel>
	for (uint16_t shift = 0; shift < length; shift++) 
 800446e:	193b      	adds	r3, r7, r4
 8004470:	881a      	ldrh	r2, [r3, #0]
 8004472:	193b      	adds	r3, r7, r4
 8004474:	3201      	adds	r2, #1
 8004476:	801a      	strh	r2, [r3, #0]
 8004478:	230e      	movs	r3, #14
 800447a:	18fa      	adds	r2, r7, r3
 800447c:	1cbb      	adds	r3, r7, #2
 800447e:	8812      	ldrh	r2, [r2, #0]
 8004480:	881b      	ldrh	r3, [r3, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d3e6      	bcc.n	8004454 <draw_v_line+0x28>
}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b005      	add	sp, #20
 800448c:	bd90      	pop	{r4, r7, pc}

0800448e <draw_h_line>:

void draw_h_line (uint16_t x_value, uint16_t y_value, uint16_t length) {
 800448e:	b590      	push	{r4, r7, lr}
 8004490:	b085      	sub	sp, #20
 8004492:	af00      	add	r7, sp, #0
 8004494:	0004      	movs	r4, r0
 8004496:	0008      	movs	r0, r1
 8004498:	0011      	movs	r1, r2
 800449a:	1dbb      	adds	r3, r7, #6
 800449c:	1c22      	adds	r2, r4, #0
 800449e:	801a      	strh	r2, [r3, #0]
 80044a0:	1d3b      	adds	r3, r7, #4
 80044a2:	1c02      	adds	r2, r0, #0
 80044a4:	801a      	strh	r2, [r3, #0]
 80044a6:	1cbb      	adds	r3, r7, #2
 80044a8:	1c0a      	adds	r2, r1, #0
 80044aa:	801a      	strh	r2, [r3, #0]
	for (uint16_t shift = 0; shift < length; shift++) 
 80044ac:	230e      	movs	r3, #14
 80044ae:	18fb      	adds	r3, r7, r3
 80044b0:	2200      	movs	r2, #0
 80044b2:	801a      	strh	r2, [r3, #0]
 80044b4:	e011      	b.n	80044da <draw_h_line+0x4c>
		write_pixel (x_value + shift, y_value, COLOR_BLACK);
 80044b6:	1dba      	adds	r2, r7, #6
 80044b8:	240e      	movs	r4, #14
 80044ba:	193b      	adds	r3, r7, r4
 80044bc:	8812      	ldrh	r2, [r2, #0]
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	18d3      	adds	r3, r2, r3
 80044c2:	b298      	uxth	r0, r3
 80044c4:	1d3b      	adds	r3, r7, #4
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	2200      	movs	r2, #0
 80044ca:	0019      	movs	r1, r3
 80044cc:	f7ff ff44 	bl	8004358 <write_pixel>
	for (uint16_t shift = 0; shift < length; shift++) 
 80044d0:	193b      	adds	r3, r7, r4
 80044d2:	881a      	ldrh	r2, [r3, #0]
 80044d4:	193b      	adds	r3, r7, r4
 80044d6:	3201      	adds	r2, #1
 80044d8:	801a      	strh	r2, [r3, #0]
 80044da:	230e      	movs	r3, #14
 80044dc:	18fa      	adds	r2, r7, r3
 80044de:	1cbb      	adds	r3, r7, #2
 80044e0:	8812      	ldrh	r2, [r2, #0]
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d3e6      	bcc.n	80044b6 <draw_h_line+0x28>
}
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b005      	add	sp, #20
 80044ee:	bd90      	pop	{r4, r7, pc}

080044f0 <draw_rectangle>:

void draw_rectangle (uint16_t x_value, uint16_t y_value, uint16_t width, uint16_t height) {
 80044f0:	b5b0      	push	{r4, r5, r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	0005      	movs	r5, r0
 80044f8:	000c      	movs	r4, r1
 80044fa:	0010      	movs	r0, r2
 80044fc:	0019      	movs	r1, r3
 80044fe:	1dbb      	adds	r3, r7, #6
 8004500:	1c2a      	adds	r2, r5, #0
 8004502:	801a      	strh	r2, [r3, #0]
 8004504:	1d3b      	adds	r3, r7, #4
 8004506:	1c22      	adds	r2, r4, #0
 8004508:	801a      	strh	r2, [r3, #0]
 800450a:	1cbb      	adds	r3, r7, #2
 800450c:	1c02      	adds	r2, r0, #0
 800450e:	801a      	strh	r2, [r3, #0]
 8004510:	003b      	movs	r3, r7
 8004512:	1c0a      	adds	r2, r1, #0
 8004514:	801a      	strh	r2, [r3, #0]
	draw_h_line (x_value, y_value, width);
 8004516:	1cbb      	adds	r3, r7, #2
 8004518:	881a      	ldrh	r2, [r3, #0]
 800451a:	1d3b      	adds	r3, r7, #4
 800451c:	8819      	ldrh	r1, [r3, #0]
 800451e:	1dbb      	adds	r3, r7, #6
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	0018      	movs	r0, r3
 8004524:	f7ff ffb3 	bl	800448e <draw_h_line>
	draw_h_line (x_value, (y_value + height), (width + 1));
 8004528:	1d3a      	adds	r2, r7, #4
 800452a:	003b      	movs	r3, r7
 800452c:	8812      	ldrh	r2, [r2, #0]
 800452e:	881b      	ldrh	r3, [r3, #0]
 8004530:	18d3      	adds	r3, r2, r3
 8004532:	b299      	uxth	r1, r3
 8004534:	1cbb      	adds	r3, r7, #2
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	3301      	adds	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	1dbb      	adds	r3, r7, #6
 800453e:	881b      	ldrh	r3, [r3, #0]
 8004540:	0018      	movs	r0, r3
 8004542:	f7ff ffa4 	bl	800448e <draw_h_line>

	draw_v_line (x_value, y_value, height);
 8004546:	003b      	movs	r3, r7
 8004548:	881a      	ldrh	r2, [r3, #0]
 800454a:	1d3b      	adds	r3, r7, #4
 800454c:	8819      	ldrh	r1, [r3, #0]
 800454e:	1dbb      	adds	r3, r7, #6
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	0018      	movs	r0, r3
 8004554:	f7ff ff6a 	bl	800442c <draw_v_line>
	draw_v_line ((x_value + width), y_value, height);
 8004558:	1dba      	adds	r2, r7, #6
 800455a:	1cbb      	adds	r3, r7, #2
 800455c:	8812      	ldrh	r2, [r2, #0]
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	18d3      	adds	r3, r2, r3
 8004562:	b298      	uxth	r0, r3
 8004564:	003b      	movs	r3, r7
 8004566:	881a      	ldrh	r2, [r3, #0]
 8004568:	1d3b      	adds	r3, r7, #4
 800456a:	881b      	ldrh	r3, [r3, #0]
 800456c:	0019      	movs	r1, r3
 800456e:	f7ff ff5d 	bl	800442c <draw_v_line>
}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	b002      	add	sp, #8
 8004578:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800457c <draw_char>:

#define PIX_COLOR(cell, num_pix) ((cell >> (6 - num_pix * 2)) & 0x3)
void draw_char (uint16_t x_value, uint16_t y_value, uint8_t ascii) {
 800457c:	b5b0      	push	{r4, r5, r7, lr}
 800457e:	b088      	sub	sp, #32
 8004580:	af00      	add	r7, sp, #0
 8004582:	0004      	movs	r4, r0
 8004584:	0008      	movs	r0, r1
 8004586:	0011      	movs	r1, r2
 8004588:	1dbb      	adds	r3, r7, #6
 800458a:	1c22      	adds	r2, r4, #0
 800458c:	801a      	strh	r2, [r3, #0]
 800458e:	1d3b      	adds	r3, r7, #4
 8004590:	1c02      	adds	r2, r0, #0
 8004592:	801a      	strh	r2, [r3, #0]
 8004594:	1cfb      	adds	r3, r7, #3
 8004596:	1c0a      	adds	r2, r1, #0
 8004598:	701a      	strb	r2, [r3, #0]
  uint16_t
  	index = 0,  
 800459a:	231e      	movs	r3, #30
 800459c:	18fb      	adds	r3, r7, r3
 800459e:	2200      	movs	r2, #0
 80045a0:	801a      	strh	r2, [r3, #0]
  	width  = pFont->Width,
 80045a2:	4b46      	ldr	r3, [pc, #280]	; (80046bc <draw_char+0x140>)
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	2116      	movs	r1, #22
 80045a8:	187b      	adds	r3, r7, r1
 80045aa:	8892      	ldrh	r2, [r2, #4]
 80045ac:	801a      	strh	r2, [r3, #0]
  	height = pFont->Height,
 80045ae:	4b43      	ldr	r3, [pc, #268]	; (80046bc <draw_char+0x140>)
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	2014      	movs	r0, #20
 80045b4:	183b      	adds	r3, r7, r0
 80045b6:	88d2      	ldrh	r2, [r2, #6]
 80045b8:	801a      	strh	r2, [r3, #0]
	data_length = height * width;
 80045ba:	2412      	movs	r4, #18
 80045bc:	193b      	adds	r3, r7, r4
 80045be:	183a      	adds	r2, r7, r0
 80045c0:	1879      	adds	r1, r7, r1
 80045c2:	8812      	ldrh	r2, [r2, #0]
 80045c4:	8809      	ldrh	r1, [r1, #0]
 80045c6:	434a      	muls	r2, r1
 80045c8:	801a      	strh	r2, [r3, #0]

	ascii -= 32;
 80045ca:	1cfb      	adds	r3, r7, #3
 80045cc:	1cfa      	adds	r2, r7, #3
 80045ce:	7812      	ldrb	r2, [r2, #0]
 80045d0:	3a20      	subs	r2, #32
 80045d2:	701a      	strb	r2, [r3, #0]
	const uint8_t * ch = &pFont->table[ascii * data_length];
 80045d4:	4b39      	ldr	r3, [pc, #228]	; (80046bc <draw_char+0x140>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	1cfa      	adds	r2, r7, #3
 80045dc:	7812      	ldrb	r2, [r2, #0]
 80045de:	1939      	adds	r1, r7, r4
 80045e0:	8809      	ldrh	r1, [r1, #0]
 80045e2:	434a      	muls	r2, r1
 80045e4:	189b      	adds	r3, r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]

	for (uint16_t num_h_index = 0; num_h_index < width; num_h_index++)
 80045e8:	231c      	movs	r3, #28
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	2200      	movs	r2, #0
 80045ee:	801a      	strh	r2, [r3, #0]
 80045f0:	e057      	b.n	80046a2 <draw_char+0x126>
		for (uint16_t num_v_index = 0; num_v_index < height; num_v_index++){
 80045f2:	231a      	movs	r3, #26
 80045f4:	18fb      	adds	r3, r7, r3
 80045f6:	2200      	movs	r2, #0
 80045f8:	801a      	strh	r2, [r3, #0]
 80045fa:	e044      	b.n	8004686 <draw_char+0x10a>
			for (uint16_t num_pix = 0; num_pix < NUM_PIX_ON_CELL; num_pix++){
 80045fc:	2318      	movs	r3, #24
 80045fe:	18fb      	adds	r3, r7, r3
 8004600:	2200      	movs	r2, #0
 8004602:	801a      	strh	r2, [r3, #0]
 8004604:	e02e      	b.n	8004664 <draw_char+0xe8>
				write_pixel(
 8004606:	1dba      	adds	r2, r7, #6
 8004608:	231c      	movs	r3, #28
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	8812      	ldrh	r2, [r2, #0]
 800460e:	881b      	ldrh	r3, [r3, #0]
 8004610:	18d3      	adds	r3, r2, r3
 8004612:	b298      	uxth	r0, r3
					x_value + num_h_index,
					y_value + num_v_index * NUM_PIX_ON_CELL  + num_pix,
 8004614:	231a      	movs	r3, #26
 8004616:	18fb      	adds	r3, r7, r3
 8004618:	881b      	ldrh	r3, [r3, #0]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	b29a      	uxth	r2, r3
 800461e:	1d3b      	adds	r3, r7, #4
 8004620:	881b      	ldrh	r3, [r3, #0]
 8004622:	18d3      	adds	r3, r2, r3
 8004624:	b29a      	uxth	r2, r3
				write_pixel(
 8004626:	2518      	movs	r5, #24
 8004628:	197b      	adds	r3, r7, r5
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	18d3      	adds	r3, r2, r3
 800462e:	b299      	uxth	r1, r3
					PIX_COLOR(ch[index], num_pix)
 8004630:	231e      	movs	r3, #30
 8004632:	18fb      	adds	r3, r7, r3
 8004634:	881b      	ldrh	r3, [r3, #0]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	18d3      	adds	r3, r2, r3
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	001c      	movs	r4, r3
 800463e:	197b      	adds	r3, r7, r5
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	2203      	movs	r2, #3
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	411c      	asrs	r4, r3
 800464a:	0023      	movs	r3, r4
 800464c:	b2db      	uxtb	r3, r3
				write_pixel(
 800464e:	2203      	movs	r2, #3
 8004650:	4013      	ands	r3, r2
 8004652:	b2db      	uxtb	r3, r3
 8004654:	001a      	movs	r2, r3
 8004656:	f7ff fe7f 	bl	8004358 <write_pixel>
			for (uint16_t num_pix = 0; num_pix < NUM_PIX_ON_CELL; num_pix++){
 800465a:	197b      	adds	r3, r7, r5
 800465c:	881a      	ldrh	r2, [r3, #0]
 800465e:	197b      	adds	r3, r7, r5
 8004660:	3201      	adds	r2, #1
 8004662:	801a      	strh	r2, [r3, #0]
 8004664:	2318      	movs	r3, #24
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	2b03      	cmp	r3, #3
 800466c:	d9cb      	bls.n	8004606 <draw_char+0x8a>
				);
			}
			index++;
 800466e:	211e      	movs	r1, #30
 8004670:	187b      	adds	r3, r7, r1
 8004672:	881a      	ldrh	r2, [r3, #0]
 8004674:	187b      	adds	r3, r7, r1
 8004676:	3201      	adds	r2, #1
 8004678:	801a      	strh	r2, [r3, #0]
		for (uint16_t num_v_index = 0; num_v_index < height; num_v_index++){
 800467a:	211a      	movs	r1, #26
 800467c:	187b      	adds	r3, r7, r1
 800467e:	881a      	ldrh	r2, [r3, #0]
 8004680:	187b      	adds	r3, r7, r1
 8004682:	3201      	adds	r2, #1
 8004684:	801a      	strh	r2, [r3, #0]
 8004686:	231a      	movs	r3, #26
 8004688:	18fa      	adds	r2, r7, r3
 800468a:	2314      	movs	r3, #20
 800468c:	18fb      	adds	r3, r7, r3
 800468e:	8812      	ldrh	r2, [r2, #0]
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	429a      	cmp	r2, r3
 8004694:	d3b2      	bcc.n	80045fc <draw_char+0x80>
	for (uint16_t num_h_index = 0; num_h_index < width; num_h_index++)
 8004696:	211c      	movs	r1, #28
 8004698:	187b      	adds	r3, r7, r1
 800469a:	881a      	ldrh	r2, [r3, #0]
 800469c:	187b      	adds	r3, r7, r1
 800469e:	3201      	adds	r2, #1
 80046a0:	801a      	strh	r2, [r3, #0]
 80046a2:	231c      	movs	r3, #28
 80046a4:	18fa      	adds	r2, r7, r3
 80046a6:	2316      	movs	r3, #22
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	8812      	ldrh	r2, [r2, #0]
 80046ac:	881b      	ldrh	r3, [r3, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d39f      	bcc.n	80045f2 <draw_char+0x76>
		}
} 
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	46bd      	mov	sp, r7
 80046b6:	b008      	add	sp, #32
 80046b8:	bdb0      	pop	{r4, r5, r7, pc}
 80046ba:	46c0      	nop			; (mov r8, r8)
 80046bc:	20000044 	.word	0x20000044

080046c0 <draw_string>:

#define SCREEN_X_SIZE 172
#define CHAR_NOT_WITHOUT_FOR_SCREEN (((SCREEN_X_SIZE - (num_ch * pFont->Width)) & 0xFFFF) >= pFont->Width)
void draw_string  (uint16_t x_value, uint16_t y_value, uint8_t * text) {
 80046c0:	b590      	push	{r4, r7, lr}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	603a      	str	r2, [r7, #0]
 80046c8:	1dbb      	adds	r3, r7, #6
 80046ca:	1c02      	adds	r2, r0, #0
 80046cc:	801a      	strh	r2, [r3, #0]
 80046ce:	1d3b      	adds	r3, r7, #4
 80046d0:	1c0a      	adds	r2, r1, #0
 80046d2:	801a      	strh	r2, [r3, #0]
	uint16_t 
		size = 0,
 80046d4:	230e      	movs	r3, #14
 80046d6:	18fb      	adds	r3, r7, r3
 80046d8:	2200      	movs	r2, #0
 80046da:	801a      	strh	r2, [r3, #0]
		num_ch = 0;
 80046dc:	230c      	movs	r3, #12
 80046de:	18fb      	adds	r3, r7, r3
 80046e0:	2200      	movs	r2, #0
 80046e2:	801a      	strh	r2, [r3, #0]
	uint8_t * ptr = text;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	60bb      	str	r3, [r7, #8]
	while (*ptr++) size++;
 80046e8:	e005      	b.n	80046f6 <draw_string+0x36>
 80046ea:	210e      	movs	r1, #14
 80046ec:	187b      	adds	r3, r7, r1
 80046ee:	881a      	ldrh	r2, [r3, #0]
 80046f0:	187b      	adds	r3, r7, r1
 80046f2:	3201      	adds	r2, #1
 80046f4:	801a      	strh	r2, [r3, #0]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	60ba      	str	r2, [r7, #8]
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1f3      	bne.n	80046ea <draw_string+0x2a>



	while ((*text != 0) &  CHAR_NOT_WITHOUT_FOR_SCREEN){
 8004702:	e019      	b.n	8004738 <draw_string+0x78>
		draw_char(x_value, y_value, *text);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	1d3b      	adds	r3, r7, #4
 800470a:	8819      	ldrh	r1, [r3, #0]
 800470c:	1dbb      	adds	r3, r7, #6
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	0018      	movs	r0, r3
 8004712:	f7ff ff33 	bl	800457c <draw_char>
		x_value += pFont->Width;
 8004716:	4b19      	ldr	r3, [pc, #100]	; (800477c <draw_string+0xbc>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	8899      	ldrh	r1, [r3, #4]
 800471c:	1dbb      	adds	r3, r7, #6
 800471e:	1dba      	adds	r2, r7, #6
 8004720:	8812      	ldrh	r2, [r2, #0]
 8004722:	188a      	adds	r2, r1, r2
 8004724:	801a      	strh	r2, [r3, #0]
		text++;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	3301      	adds	r3, #1
 800472a:	603b      	str	r3, [r7, #0]
		num_ch++;
 800472c:	210c      	movs	r1, #12
 800472e:	187b      	adds	r3, r7, r1
 8004730:	881a      	ldrh	r2, [r3, #0]
 8004732:	187b      	adds	r3, r7, r1
 8004734:	3201      	adds	r2, #1
 8004736:	801a      	strh	r2, [r3, #0]
	while ((*text != 0) &  CHAR_NOT_WITHOUT_FOR_SCREEN){
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	1e5a      	subs	r2, r3, #1
 800473e:	4193      	sbcs	r3, r2
 8004740:	b2d9      	uxtb	r1, r3
 8004742:	230c      	movs	r3, #12
 8004744:	18fb      	adds	r3, r7, r3
 8004746:	881a      	ldrh	r2, [r3, #0]
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <draw_string+0xbc>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	889b      	ldrh	r3, [r3, #4]
 800474e:	4353      	muls	r3, r2
 8004750:	22ac      	movs	r2, #172	; 0xac
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	041b      	lsls	r3, r3, #16
 8004756:	0c1b      	lsrs	r3, r3, #16
 8004758:	4a08      	ldr	r2, [pc, #32]	; (800477c <draw_string+0xbc>)
 800475a:	6812      	ldr	r2, [r2, #0]
 800475c:	8892      	ldrh	r2, [r2, #4]
 800475e:	17dc      	asrs	r4, r3, #31
 8004760:	0fd0      	lsrs	r0, r2, #31
 8004762:	4293      	cmp	r3, r2
 8004764:	4144      	adcs	r4, r0
 8004766:	0023      	movs	r3, r4
 8004768:	b2db      	uxtb	r3, r3
 800476a:	400b      	ands	r3, r1
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1c8      	bne.n	8004704 <draw_string+0x44>
	}
}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	46bd      	mov	sp, r7
 8004776:	b005      	add	sp, #20
 8004778:	bd90      	pop	{r4, r7, pc}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	20000044 	.word	0x20000044

08004780 <set_font>:

void set_font (uint8_t font) {
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	0002      	movs	r2, r0
 8004788:	1dfb      	adds	r3, r7, #7
 800478a:	701a      	strb	r2, [r3, #0]
	switch (font) {
 800478c:	1dfb      	adds	r3, r7, #7
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b0c      	cmp	r3, #12
 8004792:	d00c      	beq.n	80047ae <set_font+0x2e>
 8004794:	dc02      	bgt.n	800479c <set_font+0x1c>
 8004796:	2b08      	cmp	r3, #8
 8004798:	d005      	beq.n	80047a6 <set_font+0x26>
 800479a:	e014      	b.n	80047c6 <set_font+0x46>
 800479c:	2b10      	cmp	r3, #16
 800479e:	d00a      	beq.n	80047b6 <set_font+0x36>
 80047a0:	2b14      	cmp	r3, #20
 80047a2:	d00c      	beq.n	80047be <set_font+0x3e>
 80047a4:	e00f      	b.n	80047c6 <set_font+0x46>
		case 8: pFont = &Font8; break;
 80047a6:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <set_font+0x58>)
 80047a8:	4a0c      	ldr	r2, [pc, #48]	; (80047dc <set_font+0x5c>)
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	e00f      	b.n	80047ce <set_font+0x4e>
		case 12: pFont = &Font12; break;
 80047ae:	4b0a      	ldr	r3, [pc, #40]	; (80047d8 <set_font+0x58>)
 80047b0:	4a0b      	ldr	r2, [pc, #44]	; (80047e0 <set_font+0x60>)
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	e00b      	b.n	80047ce <set_font+0x4e>
		case 16: pFont = &Font16; break;
 80047b6:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <set_font+0x58>)
 80047b8:	4a0a      	ldr	r2, [pc, #40]	; (80047e4 <set_font+0x64>)
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	e007      	b.n	80047ce <set_font+0x4e>
		case 20: pFont = &Font20; break;
 80047be:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <set_font+0x58>)
 80047c0:	4a09      	ldr	r2, [pc, #36]	; (80047e8 <set_font+0x68>)
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	e003      	b.n	80047ce <set_font+0x4e>
		default: pFont = &Font12; break;
 80047c6:	4b04      	ldr	r3, [pc, #16]	; (80047d8 <set_font+0x58>)
 80047c8:	4a05      	ldr	r2, [pc, #20]	; (80047e0 <set_font+0x60>)
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	46c0      	nop			; (mov r8, r8)
	}
}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b002      	add	sp, #8
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	20000044 	.word	0x20000044
 80047dc:	2000003c 	.word	0x2000003c
 80047e0:	20000024 	.word	0x20000024
 80047e4:	2000002c 	.word	0x2000002c
 80047e8:	20000034 	.word	0x20000034

080047ec <fill_rectangle>:

void fill_rectangle (uint16_t x_value, uint16_t y_value, uint16_t width, uint16_t height, uint8_t color) {
 80047ec:	b5b0      	push	{r4, r5, r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	0005      	movs	r5, r0
 80047f4:	000c      	movs	r4, r1
 80047f6:	0010      	movs	r0, r2
 80047f8:	0019      	movs	r1, r3
 80047fa:	1dbb      	adds	r3, r7, #6
 80047fc:	1c2a      	adds	r2, r5, #0
 80047fe:	801a      	strh	r2, [r3, #0]
 8004800:	1d3b      	adds	r3, r7, #4
 8004802:	1c22      	adds	r2, r4, #0
 8004804:	801a      	strh	r2, [r3, #0]
 8004806:	1cbb      	adds	r3, r7, #2
 8004808:	1c02      	adds	r2, r0, #0
 800480a:	801a      	strh	r2, [r3, #0]
 800480c:	003b      	movs	r3, r7
 800480e:	1c0a      	adds	r2, r1, #0
 8004810:	801a      	strh	r2, [r3, #0]
	for (uint16_t num_v_line = 0; num_v_line < width; num_v_line++)
 8004812:	230e      	movs	r3, #14
 8004814:	18fb      	adds	r3, r7, r3
 8004816:	2200      	movs	r2, #0
 8004818:	801a      	strh	r2, [r3, #0]
 800481a:	e02a      	b.n	8004872 <fill_rectangle+0x86>
		for (uint16_t num_h_line = 0; num_h_line < height; num_h_line++){
 800481c:	230c      	movs	r3, #12
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	2200      	movs	r2, #0
 8004822:	801a      	strh	r2, [r3, #0]
 8004824:	e018      	b.n	8004858 <fill_rectangle+0x6c>
			write_pixel(x_value + num_v_line, y_value + num_h_line, color);
 8004826:	1dba      	adds	r2, r7, #6
 8004828:	230e      	movs	r3, #14
 800482a:	18fb      	adds	r3, r7, r3
 800482c:	8812      	ldrh	r2, [r2, #0]
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	18d3      	adds	r3, r2, r3
 8004832:	b298      	uxth	r0, r3
 8004834:	1d3a      	adds	r2, r7, #4
 8004836:	240c      	movs	r4, #12
 8004838:	193b      	adds	r3, r7, r4
 800483a:	8812      	ldrh	r2, [r2, #0]
 800483c:	881b      	ldrh	r3, [r3, #0]
 800483e:	18d3      	adds	r3, r2, r3
 8004840:	b29b      	uxth	r3, r3
 8004842:	2220      	movs	r2, #32
 8004844:	18ba      	adds	r2, r7, r2
 8004846:	7812      	ldrb	r2, [r2, #0]
 8004848:	0019      	movs	r1, r3
 800484a:	f7ff fd85 	bl	8004358 <write_pixel>
		for (uint16_t num_h_line = 0; num_h_line < height; num_h_line++){
 800484e:	193b      	adds	r3, r7, r4
 8004850:	881a      	ldrh	r2, [r3, #0]
 8004852:	193b      	adds	r3, r7, r4
 8004854:	3201      	adds	r2, #1
 8004856:	801a      	strh	r2, [r3, #0]
 8004858:	230c      	movs	r3, #12
 800485a:	18fa      	adds	r2, r7, r3
 800485c:	003b      	movs	r3, r7
 800485e:	8812      	ldrh	r2, [r2, #0]
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d3df      	bcc.n	8004826 <fill_rectangle+0x3a>
	for (uint16_t num_v_line = 0; num_v_line < width; num_v_line++)
 8004866:	210e      	movs	r1, #14
 8004868:	187b      	adds	r3, r7, r1
 800486a:	881a      	ldrh	r2, [r3, #0]
 800486c:	187b      	adds	r3, r7, r1
 800486e:	3201      	adds	r2, #1
 8004870:	801a      	strh	r2, [r3, #0]
 8004872:	230e      	movs	r3, #14
 8004874:	18fa      	adds	r2, r7, r3
 8004876:	1cbb      	adds	r3, r7, #2
 8004878:	8812      	ldrh	r2, [r2, #0]
 800487a:	881b      	ldrh	r3, [r3, #0]
 800487c:	429a      	cmp	r2, r3
 800487e:	d3cd      	bcc.n	800481c <fill_rectangle+0x30>
		}
	
}
 8004880:	46c0      	nop			; (mov r8, r8)
 8004882:	46bd      	mov	sp, r7
 8004884:	b004      	add	sp, #16
 8004886:	bdb0      	pop	{r4, r5, r7, pc}

08004888 <display_screen>:
extern EPD_DrvTypeDef gde021a1_drv;

#define EPD_BUSY_PIN GPIO_PIN_8
#define EPD_BUSY_GPIO_PORT GPIOA

void display_screen (void)  {
 8004888:	b590      	push	{r4, r7, lr}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
  gde021a1_drv.SetDisplayWindow(0, 0, 171, 17);
 800488e:	4b15      	ldr	r3, [pc, #84]	; (80048e4 <display_screen+0x5c>)
 8004890:	689c      	ldr	r4, [r3, #8]
 8004892:	2311      	movs	r3, #17
 8004894:	22ab      	movs	r2, #171	; 0xab
 8004896:	2100      	movs	r1, #0
 8004898:	2000      	movs	r0, #0
 800489a:	47a0      	blx	r4

  for(uint32_t index = 0; index < 3096; index++)
 800489c:	2300      	movs	r3, #0
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	e00a      	b.n	80048b8 <display_screen+0x30>
  {
	  gde021a1_drv.WritePixel(screen_paper_memory[index]);
 80048a2:	4b10      	ldr	r3, [pc, #64]	; (80048e4 <display_screen+0x5c>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	4910      	ldr	r1, [pc, #64]	; (80048e8 <display_screen+0x60>)
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	188a      	adds	r2, r1, r2
 80048ac:	7812      	ldrb	r2, [r2, #0]
 80048ae:	0010      	movs	r0, r2
 80048b0:	4798      	blx	r3
  for(uint32_t index = 0; index < 3096; index++)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3301      	adds	r3, #1
 80048b6:	607b      	str	r3, [r7, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a0c      	ldr	r2, [pc, #48]	; (80048ec <display_screen+0x64>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d9f0      	bls.n	80048a2 <display_screen+0x1a>
  }

  gde021a1_drv.RefreshDisplay();
 80048c0:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <display_screen+0x5c>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4798      	blx	r3
  while (HAL_GPIO_ReadPin(EPD_BUSY_GPIO_PORT, EPD_BUSY_PIN) != (uint16_t)RESET);
 80048c6:	46c0      	nop			; (mov r8, r8)
 80048c8:	2380      	movs	r3, #128	; 0x80
 80048ca:	005a      	lsls	r2, r3, #1
 80048cc:	23a0      	movs	r3, #160	; 0xa0
 80048ce:	05db      	lsls	r3, r3, #23
 80048d0:	0011      	movs	r1, r2
 80048d2:	0018      	movs	r0, r3
 80048d4:	f7fd fb12 	bl	8001efc <HAL_GPIO_ReadPin>
 80048d8:	1e03      	subs	r3, r0, #0
 80048da:	d1f5      	bne.n	80048c8 <display_screen+0x40>
}
 80048dc:	46c0      	nop			; (mov r8, r8)
 80048de:	46bd      	mov	sp, r7
 80048e0:	b003      	add	sp, #12
 80048e2:	bd90      	pop	{r4, r7, pc}
 80048e4:	20000004 	.word	0x20000004
 80048e8:	200000bc 	.word	0x200000bc
 80048ec:	00000c17 	.word	0x00000c17

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	2600      	movs	r6, #0
 80048f4:	4d0c      	ldr	r5, [pc, #48]	; (8004928 <__libc_init_array+0x38>)
 80048f6:	4c0d      	ldr	r4, [pc, #52]	; (800492c <__libc_init_array+0x3c>)
 80048f8:	1b64      	subs	r4, r4, r5
 80048fa:	10a4      	asrs	r4, r4, #2
 80048fc:	42a6      	cmp	r6, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	2600      	movs	r6, #0
 8004902:	f000 f821 	bl	8004948 <_init>
 8004906:	4d0a      	ldr	r5, [pc, #40]	; (8004930 <__libc_init_array+0x40>)
 8004908:	4c0a      	ldr	r4, [pc, #40]	; (8004934 <__libc_init_array+0x44>)
 800490a:	1b64      	subs	r4, r4, r5
 800490c:	10a4      	asrs	r4, r4, #2
 800490e:	42a6      	cmp	r6, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	00b3      	lsls	r3, r6, #2
 8004916:	58eb      	ldr	r3, [r5, r3]
 8004918:	4798      	blx	r3
 800491a:	3601      	adds	r6, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	00b3      	lsls	r3, r6, #2
 8004920:	58eb      	ldr	r3, [r5, r3]
 8004922:	4798      	blx	r3
 8004924:	3601      	adds	r6, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	08008018 	.word	0x08008018
 800492c:	08008018 	.word	0x08008018
 8004930:	08008018 	.word	0x08008018
 8004934:	0800801c 	.word	0x0800801c

08004938 <memset>:
 8004938:	0003      	movs	r3, r0
 800493a:	1812      	adds	r2, r2, r0
 800493c:	4293      	cmp	r3, r2
 800493e:	d100      	bne.n	8004942 <memset+0xa>
 8004940:	4770      	bx	lr
 8004942:	7019      	strb	r1, [r3, #0]
 8004944:	3301      	adds	r3, #1
 8004946:	e7f9      	b.n	800493c <memset+0x4>

08004948 <_init>:
 8004948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494a:	46c0      	nop			; (mov r8, r8)
 800494c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494e:	bc08      	pop	{r3}
 8004950:	469e      	mov	lr, r3
 8004952:	4770      	bx	lr

08004954 <_fini>:
 8004954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800495a:	bc08      	pop	{r3}
 800495c:	469e      	mov	lr, r3
 800495e:	4770      	bx	lr
