// Seed: 824114081
module module_0 #(
    parameter id_4 = 32'd4
) (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic _id_4;
  ;
  parameter id_5 = 1;
  assign id_3[-1'b0!==1] = 1;
  wire [id_4 : id_4] id_6;
  assign id_3[-1!=?-1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3[-1-1] = 'b0;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_3
  );
endmodule
