{"vcs1":{"timestamp_begin":1738053914.288097172, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738053914.603903112, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738053914.909699793, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738053914.069212087}
{"VCS_COMP_START_TIME": 1738053914.069212087}
{"VCS_COMP_END_TIME": 1738053915.119268209}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
