
*** Running vivado
    with args -log i2c_controller_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_controller_tb.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_controller_tb.tcl -notrace
Command: synth_design -top i2c_controller_tb -part xc7k70tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 349.715 ; gain = 80.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_controller_tb' [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller_tb.v:3]
INFO: [Synth 8-638] synthesizing module 'i2c_controller' [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter ADDRESS bound to: 2 - type: integer 
	Parameter READ_ACK bound to: 3 - type: integer 
	Parameter WRITE_DATA bound to: 4 - type: integer 
	Parameter WRITE_ACK bound to: 5 - type: integer 
	Parameter READ_DATA bound to: 6 - type: integer 
	Parameter READ_ACK2 bound to: 7 - type: integer 
	Parameter STOP bound to: 8 - type: integer 
	Parameter DIVIDE_BY bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:135]
WARNING: [Synth 8-5788] Register saved_addr_reg in module i2c_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:77]
WARNING: [Synth 8-5788] Register saved_data_reg in module i2c_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:78]
WARNING: [Synth 8-5788] Register counter_reg in module i2c_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:84]
WARNING: [Synth 8-5788] Register data_out_reg in module i2c_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:114]
INFO: [Synth 8-256] done synthesizing module 'i2c_controller' (1#1) [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:4]
INFO: [Synth 8-638] synthesizing module 'i2c_slave_controller' [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:3]
	Parameter ADDRESS bound to: 7'b0101010 
	Parameter READ_ADDR bound to: 0 - type: integer 
	Parameter SEND_ACK bound to: 1 - type: integer 
	Parameter READ_DATA bound to: 2 - type: integer 
	Parameter WRITE_DATA bound to: 3 - type: integer 
	Parameter SEND_ACK2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:83]
WARNING: [Synth 8-6014] Unused sequential element data_in_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:63]
INFO: [Synth 8-256] done synthesizing module 'i2c_slave_controller' (2#1) [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:3]
INFO: [Synth 8-256] done synthesizing module 'i2c_controller_tb' (3#1) [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller_tb.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 432.879 ; gain = 163.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 432.879 ; gain = 163.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 432.879 ; gain = 163.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:69]
INFO: [Synth 8-5546] ROM "i2c_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:69]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                         00000000
                   START |                             0001 |                         00000001
                 ADDRESS |                             0010 |                         00000010
                READ_ACK |                             0011 |                         00000011
              WRITE_DATA |                             0101 |                         00000100
               READ_ACK2 |                             0111 |                         00000111
               READ_DATA |                             0110 |                         00000110
               WRITE_ACK |                             1000 |                         00000101
                    STOP |                             0100 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 432.879 ; gain = 163.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
Module i2c_slave_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element master/data_out_reg was removed.  [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_controller.v:114]
INFO: [Synth 8-5546] ROM "master/i2c_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "master/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "master/counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slave/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slave/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slave/counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 520.609 ; gain = 251.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 520.609 ; gain = 251.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (master/i2c_scl_enable_reg) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[7]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[6]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[5]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[4]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[3]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[2]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[1]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_addr_reg[0]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[7]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[6]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[5]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[4]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[3]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[2]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[1]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/saved_data_reg[0]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/i2c_clk_reg) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[7]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[6]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[5]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[4]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[3]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[2]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[1]) is unused and will be removed from module i2c_controller_tb.
WARNING: [Synth 8-3332] Sequential element (master/counter2_reg[0]) is unused and will be removed from module i2c_controller_tb.
INFO: [Synth 8-5966] Removing register instance (\slave/write_enable_reg__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/write_enable_reg ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:26]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[2]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[2] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[1]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[1] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[0]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[0] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[7]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[7] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[6]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[6] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[5]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[5] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[4]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[4] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/state_reg[3]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/state_reg[3] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:37]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[7]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[7] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[6]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[6] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[5]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[5] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[4]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[4] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[3]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[3] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[2]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[2] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[1]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[1] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
INFO: [Synth 8-5966] Removing register instance (\slave/counter_reg[0]__0 ) from module (i2c_controller_tb) as it has self-loop and (\slave/counter_reg[0] ) is actual driver [C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.srcs/sources_1/new/i2c_slave_controller.v:31]
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/USER/Documents/TrainingWaveLet/RTL_Projects/I2C_project/I2C_project.runs/synth_1/hs_err_pid7340.log' for details
