# Atheros AR724x MIPS 24Kc SoC.
# tested on AP99 reference board (Compex WPE72)
#
# configuration file for AR7200 boards (32/64 MB ram)
# this settings format for OpenOCD was changed/taken from source of settings for OCD Commander
# source: http://www.cpx.cz/dls/wpe72_WPE72NX_MMJ5N26E/wp72_loader_jtag.zip
#

adapter_nsrst_delay 100
jtag_ntrst_delay 100

reset_config trst_only separate		;# or use only "reset_config none"

set CHIPNAME ar724x

jtag newtap $CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 1

set TARGETNAME $CHIPNAME.cpu
target create $TARGETNAME mips_m4k -endian big -chain-position $TARGETNAME

$TARGETNAME configure -event reset-init {
	# WAR for the bug#55574: Set the CKE (bit 7 in DDR_CONFIG2 register) 
	# to low initially 
	mww 0xB8000004 0x99D10628

	# set PLL
	mww 0xb8050000 0x00040828

	# update PLL
	mww 0xb8050008 0x1
	sleep 10
	mww 0xb8050008 0x0
	# disable flash remap
	mww 0xbf000004 0x43
	
	# DDR
	mww 0xb8000000 0xC7BC8CD0
	mww 0xB8000004 0x9DD0E6A8
	mww 0xB8000010 0x00000008
	mww 0xB8000008 0x00000133
	sleep 10
	mww 0xB8000010 0x00000001
	mww 0xB800000C 0x00000000
	mww 0xB8000010 0x00000002
	mww 0xB8000010 0x00000008
	mww 0xB8000008 0x00000033
	mww 0xB8000010 0x00000001
	mww 0xB8000014 0x00004F10
	mww 0xB8000018 0x000000FF
	mww 0xB800001C 0x00000007
	mww 0xB8000020 0x00000007

	#
	# UART Test
	#
	mww 0xB8040028 0x000480FA
	mww 0xB802000C 0x00000083
	mww 0xB8020000 0x0000006D
	mww 0xB8020004 0x00000000
	mww 0xB802000C 0x00000003
	mww 0xB8020008 0x00000001
	mww 0xB8020000 0x00000030
	mww 0xB8020000 0x00000031
	mww 0xB8020000 0x00000032
	mww 0xB8020000 0x00000033
	mww 0xB8020000 0x00000034
	mww 0xB8020000 0x00000035
	mww 0xB8020000 0x00000036
	mww 0xB8020000 0x00000037
	mww 0xB8020000 0x00000038
	mww 0xB8020000 0x00000039
	mww 0xB8020000 0x0000000D
	mww 0xB8020000 0x0000000A

	# load file
	sleep 500
	load_image myloram.srec 0x81F00000

	sleep 100
	resume 0x81F00000
}

# setup working area somewhere in RAM
$TARGETNAME configure -work-area-phys 0xa0600000 -work-area-size 0x20000

# serial SPI capable flash
# flash bank <driver> <base> <size> <chip_width> <bus_width>