# vsim -f hds_args.tmp -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 17:21:50 on Aug 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'can_bus_activity'. vopt will ignore the ordering that was given to vlog.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'canframegen_mopshub'. vopt will ignore the ordering that was given to vlog.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'canframegen_mopshub_sv_unit'. vopt will ignore the ordering that was given to vlog.
# ** Note: (vopt-143) Recognized 1 FSM in module "elink_interface_tra_sm(fast)".
# Loading sv_std.std
# Loading work.tb_mopshub_top_32bus(fast)
# Loading work.mopshub_top_32bus(fast)
# Loading work.bridge_controller(fast)
# Loading work.buffer_rec_data(fast)
# Loading work.buffer_tra_data(fast)
# Loading work.can_elink_bridge_sm(fast)
# Loading work.canakari_interface_mopshub(fast)
# Loading work.buffer_tristate_busid(fast)
# Loading work.can_interface(fast)
# Loading work.can_interface_sm(fast)
# Loading work.osc_trim_sm(fast)
# Loading work.timeout_rst_module(fast)
# Loading work.canakari_top_32bus(fast)
# Loading work.canakari_0_7(fast)
# Loading work.can(fast)
# Loading work.can2(fast)
# Loading work.resetgen2(fast)
# Loading work.mac2(fast)
# Loading work.reset_mac2(fast)
# Loading work.macfsm2(fast)
# Loading work.biterrordetect2(fast)
# Loading work.counter2(fast)
# Loading work.decapsulation2(fast)
# Loading work.destuffing2(fast)
# Loading work.encapsulation2(fast)
# Loading work.rcrc2(fast)
# Loading work.rcrc_cell2(fast)
# Loading work.recmeslen2(fast)
# Loading work.rshiftreg2(fast)
# Loading work.rshift_cell2(fast)
# Loading work.stuffing2(fast)
# Loading work.tcrc2(fast)
# Loading work.tcrc_cell2(fast)
# Loading work.tshiftreg2(fast)
# Loading work.tshift_cell2(fast)
# Loading work.fsm_register2(fast)
# Loading work.fastshift2(fast)
# Loading work.meslencompare2(fast)
# Loading work.llc2(fast)
# Loading work.llc_fsm2(fast)
# Loading work.equal_id2(fast)
# Loading work.bittiming2(fast)
# Loading work.Control_Sys(fast)
# Loading work.PID_Regler(fast)
# Loading work.Ftrim_En(fast)
# Loading work.Diff(fast)
# Loading work.Multi(fast)
# Loading work.Multi_i(fast)
# Loading work.Accumulator(fast)
# Loading work.Add_PID(fast)
# Loading work.Output_Scaling(fast)
# Loading work.CLK_Counter(fast)
# Loading work.Control_FSM(fast)
# Loading work.Phasenfehler_Reg(fast)
# Loading work.ready_counter(fast)
# Loading work.bittime2(fast)
# Loading work.sum2(fast)
# Loading work.timecount2(fast)
# Loading work.edgepuffer2(fast)
# Loading work.smpldbit_reg2(fast)
# Loading work.tseg_reg2(fast)
# Loading work.fce2(fast)
# Loading work.faultfsm2(fast)
# Loading work.rec2(fast)
# Loading work.tec2(fast)
# Loading work.erbcount2(fast)
# Loading work.interruptunit2(fast)
# Loading work.iocpu2(fast)
# Loading work.multiplexer2(fast)
# Loading work.read_mux2(fast)
# Loading work.write_demux2(fast)
# Loading work.generalregister2(fast)
# Loading work.recmescontrolreg2(fast)
# Loading work.recarbitreg2(fast)
# Loading work.accmaskreg2(fast)
# Loading work.interrupregister2(fast)
# Loading work.prescalereg2(fast)
# Loading work.recregister2(fast)
# Loading work.transmesconreg2(fast)
# Loading work.transmitreg2(fast)
# Loading work.prescale2(fast)
# Loading work.node_rec_mux_32(fast)
# Loading work.bus_rec_sm(fast)
# Loading work.dec1_1_32bit(fast)
# Loading work.dec32_1_16bit(fast)
# Loading work.demux1_32_1bit(fast)
# Loading work.mux32_1_16bit(fast)
# Loading work.node_tra_demux_32(fast)
# Loading work.demux1_32_16bit(fast)
# Loading work.mux32_1_1bit(fast)
# Loading work.debug_uart_core(fast)
# Loading work.debug_uart_receiver(fast)
# Loading work.debug_uart_sm(fast)
# Loading work.debug_uart_transmitter(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.mux8_1_8bit(fast)
# Loading work.elink_core(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.buffer_tristate_elink(fast)
# Loading work.elink_interface_rec_sm(fast)
# Loading work.elink_interface_tra_sm(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast__1)
# Loading work.fifo_sync_r2w(fast__1)
# Loading work.fifo_sync_w2r(fast__1)
# Loading work.fifo_wptr_full(fast__1)
# Loading work.fifo_mem(fast__1)
# Loading work.fifo_rptr_empty(fast__1)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.spi_core(fast)
# Loading work.spi_control_sm(fast)
# Loading work.spi_interface(fast)
# Loading work.buffer_rec_spi_data(fast)
# Loading work.spi_master(fast)
# Loading work.timeout_rst_watchdog(fast)
# Loading work.data_generator(fast)
# Loading work.can_bus_activity_wrapper(fast)
# Loading work.can_bus_activity(fast)
# Loading work.can_net_decoder(fast)
# Loading work.mops_top_level(fast)
# Loading work.adcdumdata(fast)
# Loading work.top_level(fast)
# Loading work.clkbuffer(fast)
# Loading work.global_resetgen(fast)
# Loading work.delay_cell(fast)
# Loading work.bridge_controller_top(fast)
# Loading work.ADCinterface(fast)
# Loading work.ADCfsm(fast)
# Loading work.adcsel(fast)
# Loading work.CANAkari_interface(fast)
# Loading work.caninterface(fast)
# Loading work.idcomp(fast)
# Loading work.interfaceSM(fast)
# Loading work.bridgeSM(fast)
# Loading work.canopen_block(fast)
# Loading work.ODfsm(fast)
# Loading work.abortcodes(fast)
# Loading work.msgdecode(fast)
# Loading work.odinterface(fast)
# Loading work.count2reload(fast)
# Loading work.ftrim_sel(fast)
# Loading work.initialize_block(fast)
# Loading work.od(fast)
# Loading work.OD_MUX(fast)
# Loading work.OD_buf(fast)
# Loading work.OD_control(fast)
# Loading work.rec_mes_buf(fast)
# Loading work.timoutrst(fast)
# Loading work.tra_mes_buf(fast)
# Loading work.canbus_decoder_mopshub(fast)
# Loading work.CANAkari_interfacedec(fast)
# Loading work.caninterfacedec(fast)
# Loading work.idcompdec(fast)
# Loading work.interfaceSMdec(fast)
# Loading work.bridgeSMdec(fast)
# Loading work.initialize_blockdec(fast)
# Loading work.rec_mes_bufdec(fast)
# Loading work.timoutrstdec(fast)
# Loading work.canframegen_mopshub_sv_unit(fast)
# Loading work.canframegen_mopshub(fast)
# Loading work.clock_divider(fast)
# Loading work.data_generator_sm(fast)
# Loading work.elink_decoder(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_generator(fast__1)
# Loading work.clock_divider(fast__1)
# Loading work.clock_generator(fast__2)
# Loading work.clock_divider(fast__2)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
do /home/dcs/git/mopshub/work/wave_adv.do
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dcs  Hostname: chipdev2.physik.uni-wuppertal.d  ProcessID: 9348
#           Attempting to use alternate WLF file "./wlftc1w4qF".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc1w4qF
run
# $HOME = /home/dcs
# 
# New Clock Divided by Factor 80
# Frequncy  = 40 MHz, Period = 25.000 ns
# clk phase = 0 deg
# clk duty = 50 %
# Frequncy  = 40 MHz, Period = 25.000 ns
# clk phase = 5 deg
# clk duty = 50 %
# New Clock Divided by Factor 4
# Frequncy  = 160 MHz, Period = 6.250 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 16
# 	 Opening File          /home/dcs/tb_mopshub_top_tb_mopshub_top_32bus.data_generator0.can_bus_activity_wrapper0.can_bus_activity0_buses.csv
# 
# 	 initialization [BUS ID  0]:
# 	 initialization [BUS ID  1]:
# 	 initialization [BUS ID  2]:
# 	 initialization [BUS ID  3]:
# 	 initialization [BUS ID  4]:
# 	 initialization [BUS ID  5]:
# 	 initialization [BUS ID  6]:
# 	 initialization [BUS ID  7]:
# 	 initialization [BUS ID  8]:
# 	 initialization [BUS ID  9]:
# 	 initialization [BUS ID 10]:
# 	 initialization [BUS ID 11]:
# 	 initialization [BUS ID 12]:
# 	 initialization [BUS ID 13]:
# 	 initialization [BUS ID 14]:
# 	 initialization [BUS ID 15]:
# 	 initialization [BUS ID 16]:
# 	 initialization [BUS ID 17]:
# 	 initialization [BUS ID 18]:
# 	 initialization [BUS ID 19]:
# 	 initialization [BUS ID 20]:
# 	 initialization [BUS ID 21]:
# 	 initialization [BUS ID 22]:
# 	 initialization [BUS ID 23]:
# 	 initialization [BUS ID 24]:
# 	 initialization [BUS ID 25]:
# 	 initialization [BUS ID 26]:
# 	 initialization [BUS ID 27]:
# 	 initialization [BUS ID 28]:
# 	 initialization [BUS ID 29]:
# 	 initialization [BUS ID 30]:
# 	 initialization [BUS ID 31]:
# *****************************************************************************
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000240f00000000 	 response 5818000240f00020000
# Status GOOD [BUS ID  0] - TX Test
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000241000000000 	 response 5818000241000020000
# Status GOOD [BUS ID  0] - TX Test
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000240a00000000 	 response 5818000240a00020000
# Status GOOD [BUS ID  0] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000240f01000000 	 response 5818000240f01020000
# Status GOOD [BUS ID  1] - TX Test
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000241001000000 	 response 5818000241001020000
# Status GOOD [BUS ID  1] - TX Test
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000240a01000000 	 response 5818000240a01020000
# Status GOOD [BUS ID  1] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000240f02000000 	 response 5818000240f02020000
# Status GOOD [BUS ID  2] - TX Test
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000241002000000 	 response 5818000241002020000
# Status GOOD [BUS ID  2] - TX Test
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000240a02000000 	 response 5818000240a02020000
# Status GOOD [BUS ID  2] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   3]: 	 request 6014000240f03000000 	 response 5818000240f03020000
# Status GOOD [BUS ID  3] - TX Test
# 	 Transmit TX signals [BUS ID   3]: 	 request 6014000241003000000 	 response 5818000241003020000
# Status GOOD [BUS ID  3] - TX Test
# 	 Transmit TX signals [BUS ID   3]: 	 request 6014000240a03000000 	 response 5818000240a03020000
# Status GOOD [BUS ID  3] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   4]: 	 request 6014000240f04000000 	 response 5818000240f04020000
# Status GOOD [BUS ID  4] - TX Test
# 	 Transmit TX signals [BUS ID   4]: 	 request 6014000241004000000 	 response 5818000241004020000
# Status GOOD [BUS ID  4] - TX Test
# 	 Transmit TX signals [BUS ID   4]: 	 request 6014000240a04000000 	 response 5818000240a04020000
# Status GOOD [BUS ID  4] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   5]: 	 request 6014000240f05000000 	 response 5818000240f05020000
# Status GOOD [BUS ID  5] - TX Test
# 	 Transmit TX signals [BUS ID   5]: 	 request 6014000241005000000 	 response 5818000241005020000
# Status GOOD [BUS ID  5] - TX Test
# 	 Transmit TX signals [BUS ID   5]: 	 request 6014000240a05000000 	 response 5818000240a05020000
# Status GOOD [BUS ID  5] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   6]: 	 request 6014000240f06000000 	 response 5818000240f06020000
# Status GOOD [BUS ID  6] - TX Test
# 	 Transmit TX signals [BUS ID   6]: 	 request 6014000241006000000 	 response 5818000241006020000
# Status GOOD [BUS ID  6] - TX Test
# 	 Transmit TX signals [BUS ID   6]: 	 request 6014000240a06000000 	 response 5818000240a06020000
# Status GOOD [BUS ID  6] - TX Test
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'can_bus_activity'. vopt will ignore the ordering that was given to vlog.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'canframegen_mopshub'. vopt will ignore the ordering that was given to vlog.
# ** Warning: (vopt-10017) vopt and vlog detected inconsistent ordering of options -L MOPSv2_lib, -L mopshub_reconfig_lib, -L mopshub_canakari, -L CANdecoder, -L ftrim, -L mopshub_lib and -L mopshub_testbench for design-unit 'canframegen_mopshub_sv_unit'. vopt will ignore the ordering that was given to vlog.
# Loading sv_std.std
# Loading work.tb_mopshub_top_32bus(fast)
# Loading work.mopshub_top_32bus(fast)
# Loading work.bridge_controller(fast)
# Loading work.buffer_rec_data(fast)
# Loading work.buffer_tra_data(fast)
# Loading work.can_elink_bridge_sm(fast)
# Loading work.canakari_interface_mopshub(fast)
# Loading work.buffer_tristate_busid(fast)
# Loading work.can_interface(fast)
# Loading work.can_interface_sm(fast)
# Loading work.osc_trim_sm(fast)
# Loading work.timeout_rst_module(fast)
# Loading work.canakari_top_32bus(fast)
# Loading work.canakari_0_7(fast)
# Loading work.can(fast)
# Loading work.can2(fast)
# Loading work.resetgen2(fast)
# Loading work.mac2(fast)
# Loading work.reset_mac2(fast)
# Loading work.macfsm2(fast)
# Loading work.biterrordetect2(fast)
# Loading work.counter2(fast)
# Loading work.decapsulation2(fast)
# Loading work.destuffing2(fast)
# Loading work.encapsulation2(fast)
# Loading work.rcrc2(fast)
# Loading work.rcrc_cell2(fast)
# Loading work.recmeslen2(fast)
# Loading work.rshiftreg2(fast)
# Loading work.rshift_cell2(fast)
# Loading work.stuffing2(fast)
# Loading work.tcrc2(fast)
# Loading work.tcrc_cell2(fast)
# Loading work.tshiftreg2(fast)
# Loading work.tshift_cell2(fast)
# Loading work.fsm_register2(fast)
# Loading work.fastshift2(fast)
# Loading work.meslencompare2(fast)
# Loading work.llc2(fast)
# Loading work.llc_fsm2(fast)
# Loading work.equal_id2(fast)
# Loading work.bittiming2(fast)
# Loading work.Control_Sys(fast)
# Loading work.PID_Regler(fast)
# Loading work.Ftrim_En(fast)
# Loading work.Diff(fast)
# Loading work.Multi(fast)
# Loading work.Multi_i(fast)
# Loading work.Accumulator(fast)
# Loading work.Add_PID(fast)
# Loading work.Output_Scaling(fast)
# Loading work.CLK_Counter(fast)
# Loading work.Control_FSM(fast)
# Loading work.Phasenfehler_Reg(fast)
# Loading work.ready_counter(fast)
# Loading work.bittime2(fast)
# Loading work.sum2(fast)
# Loading work.timecount2(fast)
# Loading work.edgepuffer2(fast)
# Loading work.smpldbit_reg2(fast)
# Loading work.tseg_reg2(fast)
# Loading work.fce2(fast)
# Loading work.faultfsm2(fast)
# Loading work.rec2(fast)
# Loading work.tec2(fast)
# Loading work.erbcount2(fast)
# Loading work.interruptunit2(fast)
# Loading work.iocpu2(fast)
# Loading work.multiplexer2(fast)
# Loading work.read_mux2(fast)
# Loading work.write_demux2(fast)
# Loading work.generalregister2(fast)
# Loading work.recmescontrolreg2(fast)
# Loading work.recarbitreg2(fast)
# Loading work.accmaskreg2(fast)
# Loading work.interrupregister2(fast)
# Loading work.prescalereg2(fast)
# Loading work.recregister2(fast)
# Loading work.transmesconreg2(fast)
# Loading work.transmitreg2(fast)
# Loading work.prescale2(fast)
# Loading work.node_rec_mux_32(fast)
# Loading work.bus_rec_sm(fast)
# Loading work.dec1_1_32bit(fast)
# Loading work.dec32_1_16bit(fast)
# Loading work.demux1_32_1bit(fast)
# Loading work.mux32_1_16bit(fast)
# Loading work.node_tra_demux_32(fast)
# Loading work.demux1_32_16bit(fast)
# Loading work.mux32_1_1bit(fast)
# Loading work.debug_uart_core(fast)
# Loading work.debug_uart_receiver(fast)
# Loading work.debug_uart_sm(fast)
# Loading work.debug_uart_transmitter(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.mux8_1_8bit(fast)
# Loading work.elink_core(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.buffer_tristate_elink(fast)
# Loading work.elink_interface_rec_sm(fast)
# Loading work.elink_interface_tra_sm(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast__1)
# Loading work.fifo_sync_r2w(fast__1)
# Loading work.fifo_sync_w2r(fast__1)
# Loading work.fifo_wptr_full(fast__1)
# Loading work.fifo_mem(fast__1)
# Loading work.fifo_rptr_empty(fast__1)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.spi_core(fast)
# Loading work.spi_control_sm(fast)
# Loading work.spi_interface(fast)
# Loading work.buffer_rec_spi_data(fast)
# Loading work.spi_master(fast)
# Loading work.timeout_rst_watchdog(fast)
# Loading work.data_generator(fast)
# Loading work.can_bus_activity_wrapper(fast)
# Loading work.can_bus_activity(fast)
# Loading work.can_net_decoder(fast)
# Loading work.mops_top_level(fast)
# Loading work.adcdumdata(fast)
# Loading work.top_level(fast)
# Loading work.clkbuffer(fast)
# Loading work.global_resetgen(fast)
# Loading work.delay_cell(fast)
# Loading work.bridge_controller_top(fast)
# Loading work.ADCinterface(fast)
# Loading work.ADCfsm(fast)
# Loading work.adcsel(fast)
# Loading work.CANAkari_interface(fast)
# Loading work.caninterface(fast)
# Loading work.idcomp(fast)
# Loading work.interfaceSM(fast)
# Loading work.bridgeSM(fast)
# Loading work.canopen_block(fast)
# Loading work.ODfsm(fast)
# Loading work.abortcodes(fast)
# Loading work.msgdecode(fast)
# Loading work.odinterface(fast)
# Loading work.count2reload(fast)
# Loading work.ftrim_sel(fast)
# Loading work.initialize_block(fast)
# Loading work.od(fast)
# Loading work.OD_MUX(fast)
# Loading work.OD_buf(fast)
# Loading work.OD_control(fast)
# Loading work.rec_mes_buf(fast)
# Loading work.timoutrst(fast)
# Loading work.tra_mes_buf(fast)
# Loading work.canbus_decoder_mopshub(fast)
# Loading work.CANAkari_interfacedec(fast)
# Loading work.caninterfacedec(fast)
# Loading work.idcompdec(fast)
# Loading work.interfaceSMdec(fast)
# Loading work.bridgeSMdec(fast)
# Loading work.initialize_blockdec(fast)
# Loading work.rec_mes_bufdec(fast)
# Loading work.timoutrstdec(fast)
# Loading work.canframegen_mopshub_sv_unit(fast)
# Loading work.canframegen_mopshub(fast)
# Loading work.clock_divider(fast)
# Loading work.data_generator_sm(fast)
# Loading work.elink_decoder(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_generator(fast__1)
# Loading work.clock_divider(fast__1)
# Loading work.clock_generator(fast__2)
# Loading work.clock_divider(fast__2)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# $HOME = /home/dcs
# 
# New Clock Divided by Factor 80
# Frequncy  = 40 MHz, Period = 25.000 ns
# clk phase = 0 deg
# clk duty = 50 %
# Frequncy  = 40 MHz, Period = 25.000 ns
# clk phase = 5 deg
# clk duty = 50 %
# New Clock Divided by Factor 4
# Frequncy  = 160 MHz, Period = 6.250 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 16
# 	 Opening File          /home/dcs/tb_mopshub_top_tb_mopshub_top_32bus.data_generator0.can_bus_activity_wrapper0.can_bus_activity0_buses.csv
# 
# 	 initialization [BUS ID  0]:
# 	 initialization [BUS ID  1]:
# 	 initialization [BUS ID  2]:
# 	 initialization [BUS ID  3]:
# 	 initialization [BUS ID  4]:
# 	 initialization [BUS ID  5]:
# 	 initialization [BUS ID  6]:
# 	 initialization [BUS ID  7]:
# 	 initialization [BUS ID  8]:
# 	 initialization [BUS ID  9]:
# 	 initialization [BUS ID 10]:
# 	 initialization [BUS ID 11]:
# 	 initialization [BUS ID 12]:
# 	 initialization [BUS ID 13]:
# 	 initialization [BUS ID 14]:
# 	 initialization [BUS ID 15]:
# 	 initialization [BUS ID 16]:
# 	 initialization [BUS ID 17]:
# 	 initialization [BUS ID 18]:
# 	 initialization [BUS ID 19]:
# 	 initialization [BUS ID 20]:
# 	 initialization [BUS ID 21]:
# 	 initialization [BUS ID 22]:
# 	 initialization [BUS ID 23]:
# 	 initialization [BUS ID 24]:
# 	 initialization [BUS ID 25]:
# 	 initialization [BUS ID 26]:
# 	 initialization [BUS ID 27]:
# 	 initialization [BUS ID 28]:
# 	 initialization [BUS ID 29]:
# 	 initialization [BUS ID 30]:
# 	 initialization [BUS ID 31]:
# *****************************************************************************
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000240f00000000 	 response 5818000240f00020000
# Status GOOD [BUS ID  0] - TX Test
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000241000000000 	 response 5818000241000020000
# Status GOOD [BUS ID  0] - TX Test
# 	 Transmit TX signals [BUS ID   0]: 	 request 6014000240a00000000 	 response 5818000240a00020000
# Status GOOD [BUS ID  0] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000240f01000000 	 response 5818000240f01020000
# Status GOOD [BUS ID  1] - TX Test
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000241001000000 	 response 5818000241001020000
# Status GOOD [BUS ID  1] - TX Test
# 	 Transmit TX signals [BUS ID   1]: 	 request 6014000240a01000000 	 response 5818000240a01020000
# Status GOOD [BUS ID  1] - TX Test
# *****************************************************************************
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000240f02000000 	 response 5818000240f02020000
# Status GOOD [BUS ID  2] - TX Test
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000241002000000 	 response 5818000241002020000
# Status GOOD [BUS ID  2] - TX Test
# 	 Transmit TX signals [BUS ID   2]: 	 request 6014000240a02000000 	 response 5818000240a02020000
# Status GOOD [BUS ID  2] - TX Test
# *****************************************************************************
# 0
# 
