/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire [3:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [17:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [16:0] celloutsig_0_53z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[71] ? in_data[65] : in_data[45]);
  assign celloutsig_0_32z = !(celloutsig_0_16z ? celloutsig_0_6z : celloutsig_0_24z);
  assign celloutsig_0_34z = !(celloutsig_0_11z ? celloutsig_0_23z : celloutsig_0_1z);
  assign celloutsig_0_36z = !(celloutsig_0_22z[1] ? celloutsig_0_30z : celloutsig_0_16z);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_52z = !(celloutsig_0_24z ? celloutsig_0_21z[1] : celloutsig_0_36z);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_4z = !(in_data[188] ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_3z);
  assign celloutsig_1_12z = !(in_data[101] ? celloutsig_1_7z : celloutsig_1_4z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_4z[1] : celloutsig_0_3z);
  assign celloutsig_0_11z = !(celloutsig_0_4z[1] ? celloutsig_0_0z : celloutsig_0_8z);
  assign celloutsig_0_13z = !(celloutsig_0_3z ? celloutsig_0_11z : celloutsig_0_7z);
  assign celloutsig_0_16z = !(celloutsig_0_6z ? celloutsig_0_14z[0] : celloutsig_0_1z);
  assign celloutsig_0_23z = !(celloutsig_0_18z[9] ? celloutsig_0_1z : celloutsig_0_12z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_6z) & in_data[132]);
  assign celloutsig_1_10z = ~((in_data[119] | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_3z | celloutsig_0_15z[3]) & celloutsig_0_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[57]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_30z = ~((celloutsig_0_6z | in_data[54]) & (celloutsig_0_19z | celloutsig_0_16z));
  assign celloutsig_0_38z = ~((celloutsig_0_31z | celloutsig_0_5z[1]) & (celloutsig_0_19z | celloutsig_0_20z[5]));
  assign celloutsig_0_42z = ~((celloutsig_0_34z | celloutsig_0_3z) & (celloutsig_0_14z[0] | celloutsig_0_37z[3]));
  assign celloutsig_1_0z = ~((in_data[157] | in_data[136]) & (in_data[132] | in_data[177]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_6z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_0_6z = ~((in_data[56] | celloutsig_0_4z[3]) & (celloutsig_0_4z[11] | celloutsig_0_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_0z | celloutsig_1_4z) & (celloutsig_1_5z | celloutsig_1_3z));
  assign celloutsig_0_10z = ~((celloutsig_0_3z | in_data[94]) & (celloutsig_0_0z | celloutsig_0_4z[5]));
  assign celloutsig_0_1z = ~((in_data[4] | in_data[38]) & (celloutsig_0_0z | celloutsig_0_0z));
  reg [22:0] _36_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _36_ <= 23'h000000;
    else _36_ <= { celloutsig_0_15z[6:2], celloutsig_0_15z, celloutsig_0_15z };
  assign { _02_[22:12], _00_, _02_[10:0] } = _36_;
  reg [3:0] _37_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _37_ <= 4'h0;
    else _37_ <= { celloutsig_0_18z[3:1], celloutsig_0_23z };
  assign { _01_, _03_[2:0] } = _37_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= { in_data[105], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_31z = { celloutsig_0_12z[13:1], celloutsig_0_13z } > { celloutsig_0_21z[5:4], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_40z = { celloutsig_0_12z[13:2], celloutsig_0_6z, celloutsig_0_2z } > { celloutsig_0_28z[0], celloutsig_0_4z, celloutsig_0_36z };
  assign celloutsig_1_1z = { in_data[158:157], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[148:145], celloutsig_1_0z };
  assign celloutsig_0_17z = { in_data[80:70], celloutsig_0_6z } > { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_28z = celloutsig_0_22z % { 1'h1, celloutsig_0_15z[6:1] };
  assign celloutsig_0_41z = { celloutsig_0_22z[6:5], celloutsig_0_36z } % { 1'h1, celloutsig_0_14z[1], celloutsig_0_2z };
  assign celloutsig_0_43z = { celloutsig_0_28z[4:3], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_40z, celloutsig_0_42z, celloutsig_0_39z } % { 1'h1, _02_[17:13], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_4z = in_data[78:67] % { 1'h1, in_data[39:30], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[51:46], celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[72:66] };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[43:41], celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[4:1] };
  assign celloutsig_0_15z = { celloutsig_0_4z[9:2], celloutsig_0_6z } % { 1'h1, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_12z[10:2], celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_18z[8:3], celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, celloutsig_0_18z[9:3] };
  assign celloutsig_0_22z = { celloutsig_0_20z[1:0], celloutsig_0_9z } % { 1'h1, in_data[71:66] };
  assign celloutsig_0_39z = { celloutsig_0_28z[6:4], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_38z, celloutsig_0_9z } != { celloutsig_0_27z[11:8], celloutsig_0_2z, celloutsig_0_38z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_1_6z = in_data[183:165] != { in_data[125:113], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_12z } != { in_data[175:172], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_6z } != { celloutsig_1_13z[3:1], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z[5:4], celloutsig_0_6z, celloutsig_0_5z } != { celloutsig_0_4z[11:2], celloutsig_0_3z };
  assign celloutsig_0_19z = { in_data[44:34], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } != { celloutsig_0_18z[10:6], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_6z } != celloutsig_0_20z[6:4];
  assign celloutsig_0_37z = { _02_[3], _01_, _03_[2:0], celloutsig_0_25z, celloutsig_0_34z } >>> { celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_53z = { celloutsig_0_43z[16:14], celloutsig_0_52z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_2z } >>> { _02_[22:12], _00_, _02_[10:7], celloutsig_0_7z };
  assign celloutsig_1_13z = in_data[129:125] >>> { in_data[145], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = { _04_[4:0], celloutsig_1_1z } >>> celloutsig_1_14z[5:0];
  assign celloutsig_0_12z = { celloutsig_0_5z[2:0], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z } >>> { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[7], celloutsig_0_2z, celloutsig_0_0z } >>> { celloutsig_0_12z[4:3], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z } >>> { celloutsig_0_9z[1], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_18z[8:7], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_21z } >>> { celloutsig_0_18z[8:4], celloutsig_0_20z };
  assign _02_[11] = _00_;
  assign _03_[3] = _01_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
