name: RCC
description: RCC address block description
groupName: RCC
baseAddress: 1140984832
registers:
- name: RCC_CR
  displayName: RCC_CR
  description: RCC clock control register
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 43
  resetMask: 4294967295
  fields:
  - name: HSION
    description: HSI clock enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI is OFF
      value: 0
    - name: B_0x1
      description: HSI is ON (default after reset)
      value: 1
  - name: HSIRDY
    description: HSI clock ready flag
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSI clock is not ready (default after reset)
      value: 0
    - name: B_0x1
      description: HSI clock is ready
      value: 1
  - name: HSIKERON
    description: HSI clock enable in Stop mode
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect on HSI (default after reset)
      value: 0
    - name: B_0x1
      description: HSI is forced to ON even in Stop mode
      value: 1
  - name: HSIDIV
    description: HSI clock divider
    bitOffset: 3
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: division by 1, hsi_ck, hsi_ker_ck = 64 MHz
      value: 0
    - name: B_0x1
      description: division by 2, hsi_ck, hsi_ker_ck = 32 MHz (default after reset)
      value: 1
    - name: B_0x2
      description: division by 4, hsi_ck, hsi_ker_ck = 16 MHz
      value: 2
    - name: B_0x3
      description: division by 8, hsi_ck, hsi_ker_ck = 8 MHz
      value: 3
  - name: HSIDIVF
    description: HSI divider flag
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: new division ratio not yet propagated to hsi_ck , hsi_ker_ck (default
        after reset)
      value: 0
    - name: B_0x1
      description: hsi_ck , hsi_ker_ck clock frequency reflects the new HSIDIV value
        (default register value when the clock setting is completed).
      value: 1
  - name: CSION
    description: CSI clock enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CSI is OFF (default after reset)
      value: 0
    - name: B_0x1
      description: CSI is ON
      value: 1
  - name: CSIRDY
    description: CSI clock ready flag
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: CSI clock is not ready (default after reset)
      value: 0
    - name: B_0x1
      description: CSI clock is ready
      value: 1
  - name: CSIKERON
    description: CSI clock enable in Stop mode
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect on CSI (default after reset)
      value: 0
    - name: B_0x1
      description: CSI is forced to ON even in Stop mode
      value: 1
  - name: HSI48ON
    description: HSI48 clock enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI48 is OFF (default after reset)
      value: 0
    - name: B_0x1
      description: HSI48 is ON
      value: 1
  - name: HSI48RDY
    description: HSI48 clock ready flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSI48 clock is not ready (default after reset)
      value: 0
    - name: B_0x1
      description: HSI48 clock is ready
      value: 1
  - name: HSEON
    description: HSE clock enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE is OFF (default after reset)
      value: 0
    - name: B_0x1
      description: HSE is ON
      value: 1
  - name: HSERDY
    description: HSE clock ready flag
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSE clock is not ready (default after reset)
      value: 0
    - name: B_0x1
      description: HSE clock is ready
      value: 1
  - name: HSEBYP
    description: HSE clock bypass
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE oscillator not bypassed (default after reset)
      value: 0
    - name: B_0x1
      description: HSE oscillator bypassed with an external clock
      value: 1
  - name: HSECSSON
    description: HSE clock security system enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CSS on HSE OFF (clock detector OFF) (default after reset)
      value: 0
    - name: B_0x1
      description: CSS on HSE ON (clock detector ON if the HSE oscillator is stable,
        OFF if not).
      value: 1
  - name: HSEEXT
    description: external high speed clock type in Bypass mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE in analog mode (default after reset)
      value: 0
    - name: B_0x1
      description: HSE in digital mode
      value: 1
  - name: PLL1ON
    description: PLL1 enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL1 OFF (default after reset)
      value: 0
    - name: B_0x1
      description: PLL1 ON
      value: 1
  - name: PLL1RDY
    description: PLL1 clock ready flag
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: PLL1 unlocked (default after reset)
      value: 0
    - name: B_0x1
      description: PLL1 locked
      value: 1
  - name: PLL2ON
    description: PLL2 enable
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL2 OFF (default after reset)
      value: 0
    - name: B_0x1
      description: PLL2 ON
      value: 1
  - name: PLL2RDY
    description: PLL2 clock ready flag
    bitOffset: 27
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: PLL2 unlocked
      value: 0
    - name: B_0x1
      description: PLL2 locked
      value: 1
  - name: PLL3ON
    description: PLL3 enable
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL3 OFF (default after reset)
      value: 0
    - name: B_0x1
      description: PLL3 ON
      value: 1
  - name: PLL3RDY
    description: PLL3 clock ready flag
    bitOffset: 29
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: PLL3 unlocked (default after reset)
      value: 0
    - name: B_0x1
      description: PLL3 locked
      value: 1
- name: RCC_HSICFGR
  displayName: RCC_HSICFGR
  description: RCC HSI calibration register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 4194304
  resetMask: 4294963200
  fields:
  - name: HSICAL
    description: HSI clock calibration
    bitOffset: 0
    bitWidth: 12
    access: read-only
  - name: HSITRIM
    description: HSI clock trimming
    bitOffset: 16
    bitWidth: 7
    access: read-write
- name: RCC_CRRCR
  displayName: RCC_CRRCR
  description: RCC clock recovery RC register
  addressOffset: 20
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294963200
  fields:
  - name: HSI48CAL
    description: Internal RC 48 MHz clock calibration
    bitOffset: 0
    bitWidth: 10
    access: read-only
- name: RCC_CSICFGR
  displayName: RCC_CSICFGR
  description: RCC CSI calibration register
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 2097152
  resetMask: 4294963200
  fields:
  - name: CSICAL
    description: CSI clock calibration
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: CSITRIM
    description: CSI clock trimming
    bitOffset: 16
    bitWidth: 6
    access: read-write
- name: RCC_CFGR1
  displayName: RCC_CFGR1
  description: RCC clock configuration register1
  addressOffset: 28
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SW
    description: system clock and trace clock switch
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI selected as system clock (hsi_ck) (default after reset)
      value: 0
    - name: B_0x1
      description: CSI selected as system clock (csi_ck)
      value: 1
    - name: B_0x2
      description: HSE selected as system clock (hse_ck)
      value: 2
    - name: B_0x3
      description: PLL1 selected as system clock (pll1_p_ck for sys_ck)
      value: 3
  - name: SWS
    description: system clock switch status
    bitOffset: 3
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x1
      description: CSI used as system clock (csi_ck)
      value: 1
    - name: B_0x2
      description: HSE used as system clock (hse_ck)
      value: 2
    - name: B_0x3
      description: PLL1 used as system clock (pll1_p_ck)
      value: 3
  - name: STOPWUCK
    description: system clock selection after a wakeup from system Stop
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: CSI selected as wakeup clock from system Stop
      value: 1
  - name: STOPKERWUCK
    description: kernel clock selection after a wakeup from system Stop
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI selected as wakeup clock from system Stop (default after reset)
      value: 0
    - name: B_0x1
      description: CSI selected as wakeup clock from system Stop
      value: 1
  - name: RTCPRE
    description: HSE division factor for RTC clock
    bitOffset: 8
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock (default after reset)
      value: 0
    - name: B_0x1
      description: no clock
      value: 1
    - name: B_0x2
      description: HSE/2
      value: 2
    - name: B_0x3
      description: HSE/3
      value: 3
    - name: B_0x4
      description: HSE/4
      value: 4
    - name: B_0x3E
      description: HSE/62
      value: 62
    - name: B_0x3F
      description: HSE/63
      value: 63
  - name: TIMPRE
    description: timers clocks prescaler selection
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The timers kernel clock is equal to rcc_hclk1 if PPRE1 or PPRE2
        corresponds to a division by 1 or 2, else it is equal to 2 x Fless thansub>rcc_pclk1less
        than/sub> or 2 x Fless thansub>rcc_pclk2less than/sub> (default after reset)
      value: 0
    - name: B_0x1
      description: The timers kernel clock is equal to 2 x Fless thansub>rcc_pclk1less
        than/sub> or 2 x Fless thansub>rcc_pclk2less than/sub> if PPRE1 or PPRE2 corresponds
        to a division by 1, 2 or 4, else it is equal to 4 x Fless thansub>rcc_pclk1less
        than/sub> or 4 x Fless thansub>rcc_pclk2less than/sub>
      value: 1
  - name: MCO1PRE
    description: MCO1 prescaler
    bitOffset: 18
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prescaler disabled (default after reset)
      value: 0
    - name: B_0x1
      description: division by 1 (bypass)
      value: 1
    - name: B_0x2
      description: division by 2
      value: 2
    - name: B_0x3
      description: division by 3
      value: 3
    - name: B_0x4
      description: division by 4
      value: 4
    - name: B_0xF
      description: division by 15
      value: 15
  - name: MCO1SEL
    description: Microcontroller clock output 1
    bitOffset: 22
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI clock selected (hsi_ck) (default after reset)
      value: 0
    - name: B_0x1
      description: LSE oscillator clock selected (lse_ck)
      value: 1
    - name: B_0x2
      description: HSE clock selected (hse_ck)
      value: 2
    - name: B_0x3
      description: PLL1 clock selected (pll1_q_ck)
      value: 3
    - name: B_0x4
      description: HSI48 clock selected (hsi48_ck)
      value: 4
  - name: MCO2PRE
    description: MCO2 prescaler
    bitOffset: 25
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prescaler disabled (default after reset)
      value: 0
    - name: B_0x1
      description: division by 1 (bypass)
      value: 1
    - name: B_0x2
      description: division by 2
      value: 2
    - name: B_0x3
      description: division by 3
      value: 3
    - name: B_0x4
      description: division by 4
      value: 4
    - name: B_0xF
      description: division by 15
      value: 15
  - name: MCO2SEL
    description: microcontroller clock output 2
    bitOffset: 29
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: system clock selected (sys_ck) (default after reset)
      value: 0
    - name: B_0x1
      description: PLL2 oscillator clock selected (pll2_p_ck)
      value: 1
    - name: B_0x2
      description: HSE clock selected (hse_ck)
      value: 2
    - name: B_0x3
      description: PLL1 clock selected (pll1_p_ck)
      value: 3
    - name: B_0x4
      description: CSI clock selected (csi_ck)
      value: 4
    - name: B_0x5
      description: LSI clock selected (lsi_ck)
      value: 5
- name: RCC_CFGR2
  displayName: RCC_CFGR2
  description: RCC CPU domain clock configuration register 2
  addressOffset: 32
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HPRE
    description: AHB prescaler
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x8
      description: rcc_hclk = sys_ck / 2
      value: 8
    - name: B_0x9
      description: rcc_hclk = sys_ck / 4
      value: 9
    - name: B_0xA
      description: rcc_hclk = sys_ck / 8
      value: 10
    - name: B_0xB
      description: rcc_hclk = sys_ck / 16
      value: 11
    - name: B_0xC
      description: rcc_hclk = sys_ck / 64
      value: 12
    - name: B_0xD
      description: rcc_hclk = sys_ck / 128
      value: 13
    - name: B_0xE
      description: rcc_hclk = sys_ck / 256
      value: 14
    - name: B_0xF
      description: rcc_hclk = sys_ck / 512
      value: 15
  - name: PPRE1
    description: APB low-speed prescaler (APB1)
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x4
      description: rcc_pclk1 = rcc_hclk1 / 2
      value: 4
    - name: B_0x5
      description: rcc_pclk1 = rcc_hclk1 / 4
      value: 5
    - name: B_0x6
      description: rcc_pclk1 = rcc_hclk1 / 8
      value: 6
    - name: B_0x7
      description: rcc_pclk1 = rcc_hclk1 / 16
      value: 7
  - name: PPRE2
    description: APB high-speed prescaler (APB2)
    bitOffset: 8
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x4
      description: rcc_pclk2 = rcc_hclk1 / 2
      value: 4
    - name: B_0x5
      description: rcc_pclk2 = rcc_hclk1 / 4
      value: 5
    - name: B_0x6
      description: rcc_pclk2 = rcc_hclk1 / 8
      value: 6
    - name: B_0x7
      description: rcc_pclk2 = rcc_hclk1 / 16
      value: 7
  - name: PPRE3
    description: APB low-speed prescaler (APB3)
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x4
      description: rcc_pclk3 = rcc_hclk1 / 2
      value: 4
    - name: B_0x5
      description: rcc_pclk3 = rcc_hclk1 / 4
      value: 5
    - name: B_0x6
      description: rcc_pclk3 = rcc_hclk1 / 8
      value: 6
    - name: B_0x7
      description: rcc_pclk3 = rcc_hclk1 / 16
      value: 7
  - name: AHB1DIS
    description: AHB1 clock disable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: AHB1 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: AHB1 clock disabled
      value: 1
  - name: AHB2DIS
    description: AHB2 clock disable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: AHB2 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: AHB2 clock disabled
      value: 1
  - name: AHB4DIS
    description: AHB4 clock disable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: AHB4 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: AHB4 clock disabled
      value: 1
  - name: APB1DIS
    description: APB1 clock disable value
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: APB1 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: APB1 clock disabled
      value: 1
  - name: APB2DIS
    description: APB2 clock disable value
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: APB2 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: APB2 clock disabled
      value: 1
  - name: APB3DIS
    description: APB3 clock disable value.
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: APB3 clock enabled, distributed to peripherals according to their
        dedicated clock enable control bits
      value: 0
    - name: B_0x1
      description: APB3 clock disabled
      value: 1
- name: RCC_PLL1CFGR
  displayName: RCC_PLL1CFGR
  description: RCC PLL clock source selection register
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL1SRC
    description: PLL1M and PLLs clock source selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock send to PLL1M divider and PLLs (default after reset).
      value: 0
    - name: B_0x1
      description: HSI selected as PLL clock (hsi_ck)
      value: 1
    - name: B_0x2
      description: CSI selected as PLL clock (csi_ck)
      value: 2
    - name: B_0x3
      description: HSE selected as PLL clock (hse_ck)
      value: 3
  - name: PLL1RGE
    description: PLL1 input frequency range
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL1 input (ref1_ck) clock range frequency between 1 and 2 MHz
        (default after reset)
      value: 0
    - name: B_0x1
      description: PLL1 input (ref1_ck) clock range frequency between 2 and 4 MHz
      value: 1
    - name: B_0x2
      description: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz
      value: 2
    - name: B_0x3
      description: PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz
      value: 3
  - name: PLL1FRACEN
    description: PLL1 fractional latch enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: PLL1VCOSEL
    description: PLL1 VCO selection
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'wide VCO range: 192 to 836 MHz (default after reset)'
      value: 0
    - name: B_0x1
      description: 'medium VCO range: 150 to 420 MHz'
      value: 1
  - name: PLL1M
    description: prescaler for PLL1
    bitOffset: 8
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prescaler disabled (default after reset)
      value: 0
    - name: B_0x1
      description: division by 1 (bypass)
      value: 1
    - name: B_0x2
      description: division by 2
      value: 2
    - name: B_0x3
      description: division by 3
      value: 3
    - name: B_0x20
      description: division by 32
      value: 32
    - name: B_0x3F
      description: division by 63
      value: 63
  - name: PLL1PEN
    description: PLL1 DIVP divider output enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_p_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_p_ck output enabled
      value: 1
  - name: PLL1QEN
    description: PLL1 DIVQ divider output enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_q_ck output enabled
      value: 1
  - name: PLL1REN
    description: PLL1 DIVR divider output enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_r_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_r_ck output enabled
      value: 1
- name: RCC_PLL2CFGR
  displayName: RCC_PLL2CFGR
  description: RCC PLL clock source selection register
  addressOffset: 44
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL2SRC
    description: PLL2M and PLLs clock source selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock send to PLL2M divider and PLLs (default after reset)
      value: 0
    - name: B_0x1
      description: HSI selected as PLL clock (hsi_ck)
      value: 1
    - name: B_0x2
      description: CSI selected as PLL clock (csi_ck)
      value: 2
    - name: B_0x3
      description: HSE selected as PLL clock (hse_ck)
      value: 3
  - name: PLL2RGE
    description: PLL2 input frequency range
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'PLL2 input (ref2_ck) clock range frequency between 1 and 2 MHz
        (default after reset) 01: PLL2 input (ref2_ck) clock range frequency between
        2 and 4 MHz'
      value: 0
    - name: B_0x2
      description: PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz
      value: 2
    - name: B_0x3
      description: PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz
      value: 3
  - name: PLL2FRACEN
    description: PLL2 fractional latch enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_p_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck output enabled
      value: 1
  - name: PLL2VCOSEL
    description: PLL2 VCO selection
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wide VCO range 192 to 836 MHz (default after reset)
      value: 0
    - name: B_0x1
      description: medium VCO range 150 to 420 MHz
      value: 1
  - name: PLL2M
    description: prescaler for PLL2
    bitOffset: 8
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prescaler disabled (default after reset)
      value: 0
    - name: B_0x1
      description: division by 1 (bypass)
      value: 1
    - name: B_0x2
      description: division by 2
      value: 2
    - name: B_0x3
      description: division by 3
      value: 3
    - name: B_0x20
      description: division by 32
      value: 32
    - name: B_0x3F
      description: division by 63
      value: 63
  - name: PLL2PEN
    description: PLL2 DIVP divider output enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_p_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck output enabled
      value: 1
  - name: PLL2QEN
    description: PLL2 DIVQ divider output enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_q_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck output enabled
      value: 1
  - name: PLL2REN
    description: PLL2 DIVR divider output enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_r_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_r_ck output enabled
      value: 1
- name: RCC_PLL3CFGR
  displayName: RCC_PLL3CFGR
  description: RCC PLL clock source selection register
  addressOffset: 48
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL3SRC
    description: PLL3M and PLLs clock source selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock send to PLL3M divider and PLLs (default after reset)
      value: 0
    - name: B_0x1
      description: HSI selected as PLL clock (hsi_ck)
      value: 1
    - name: B_0x2
      description: CSI selected as PLL clock (csi_ck)
      value: 2
    - name: B_0x3
      description: HSE selected as PLL clock (hse_ck)
      value: 3
  - name: PLL3RGE
    description: PLL3 input frequency range
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL3 input (ref3_ck) clock range frequency between 1 and 2 MHz
        (default after reset)
      value: 0
    - name: B_0x1
      description: PLL3 input (ref3_ck) clock range frequency between 2 and 4 MHz
      value: 1
    - name: B_0x2
      description: PLL3 input (ref3_ck) clock range frequency between 4 and 8 MHz
      value: 2
    - name: B_0x3
      description: PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz
      value: 3
  - name: PLL3FRACEN
    description: PLL3 fractional latch enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: PLL3VCOSEL
    description: PLL3 VCO selection
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: wide VCO range 192 to 836 MHz (default after reset)
      value: 0
    - name: B_0x1
      description: medium VCO range 150 to 420 MHz
      value: 1
  - name: PLL3M
    description: prescaler for PLL3
    bitOffset: 8
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: prescaler disabled (default after reset)
      value: 0
    - name: B_0x1
      description: division by 1 (bypass)
      value: 1
    - name: B_0x2
      description: division by 2
      value: 2
    - name: B_0x3
      description: division by 3
      value: 3
    - name: B_0x20
      description: division by 32
      value: 32
    - name: B_0x3F
      description: division by 63
      value: 63
  - name: PLL3PEN
    description: PLL3 DIVP divider output enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_p_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_p_ck output enabled
      value: 1
  - name: PLL3QEN
    description: PLL3 DIVQ divider output enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_q_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_q_ck output enabled
      value: 1
  - name: PLL3REN
    description: PLL3 DIVR divider output enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_r_ck output disabled (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck output enabled
      value: 1
- name: RCC_PLL1DIVR
  displayName: RCC_PLL1DIVR
  description: RCC PLL1 dividers register
  addressOffset: 52
  size: 32
  access: read-write
  resetValue: 16843392
  resetMask: 4294967295
  fields:
  - name: PLL1N
    description: Multiplication factor for PLL1VCO
    bitOffset: 0
    bitWidth: 9
    access: read-write
    enumeratedValues:
    - name: B_0x003
      description: PLL1N = 4
      value: 3
    - name: B_0x004
      description: PLL1N = 5
      value: 4
    - name: B_0x005
      description: PLL1N = 6
      value: 5
    - name: B_0x080
      description: PLL1N = 129 (default after reset)
      value: 128
    - name: B_0x1FF
      description: PLL1N = 512
      value: 511
  - name: PLL1P
    description: PLL1 DIVP division factor
    bitOffset: 9
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not allowed
      value: 0
    - name: B_0x1
      description: pll1_p_ck = vco1_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: Not allowed
      value: 2
    - name: B_0x3
      description: pll1_p_ck = vco1_ck / 4
      value: 3
    - name: B_0x7F
      description: pll1_p_ck = vco1_ck / 128
      value: 127
  - name: PLL1Q
    description: PLL1 DIVQ division factor
    bitOffset: 16
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck = vco1_ck
      value: 0
    - name: B_0x1
      description: pll1_q_ck = vco1_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll1_q_ck = vco1_ck / 3
      value: 2
    - name: B_0x3
      description: pll1_q_ck = vco1_ck / 4
      value: 3
    - name: B_0x7F
      description: pll1_q_ck = vco1_ck / 128
      value: 127
  - name: PLL1R
    description: PLL1 DIVR division factor
    bitOffset: 24
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_r_ck = vco1_ck / 1
      value: 0
    - name: B_0x1
      description: pll1_r_ck = vco1_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll1_r_ck = vco1_ck / 3
      value: 2
    - name: B_0x3
      description: pll1_r_ck = vco1_ck / 4
      value: 3
    - name: B_0x7F
      description: pll1_r_ck = vco1_ck / 128
      value: 127
- name: RCC_PLL1FRACR
  displayName: RCC_PLL1FRACR
  description: RCC PLL1 fractional divider register
  addressOffset: 56
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL1FRACN
    description: fractional part of the multiplication factor for PLL1 VCO
    bitOffset: 3
    bitWidth: 13
    access: read-write
- name: RCC_PLL2DIVR
  displayName: RCC_PLL2DIVR
  description: RCC PLL1 dividers register
  addressOffset: 60
  size: 32
  access: read-write
  resetValue: 16843392
  resetMask: 4294967295
  fields:
  - name: PLL2N
    description: Multiplication factor for PLL2VCO
    bitOffset: 0
    bitWidth: 9
    access: read-write
    enumeratedValues:
    - name: B_0x003
      description: PLL2N = 4
      value: 3
    - name: B_0x004
      description: PLL2N = 5
      value: 4
    - name: B_0x005
      description: PLL2N = 6
      value: 5
    - name: B_0x080
      description: PLL2N = 129 (default after reset)
      value: 128
    - name: B_0x1FF
      description: PLL2N = 512
      value: 511
  - name: PLL2P
    description: PLL2 DIVP division factor
    bitOffset: 9
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_p_ck = vco2_ck
      value: 0
    - name: B_0x1
      description: pll2_p_ck = vco2_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll2_p_ck = vco2_ck / 3
      value: 2
    - name: B_0x3
      description: pll2_p_ck = vco2_ck / 4
      value: 3
    - name: B_0x7F
      description: pll2_p_ck = vco2_ck / 128
      value: 127
  - name: PLL2Q
    description: PLL2 DIVQ division factor
    bitOffset: 16
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_q_ck = vco2_ck
      value: 0
    - name: B_0x1
      description: pll2_q_ck = vco2_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll2_q_ck = vco2_ck / 3
      value: 2
    - name: B_0x3
      description: pll2_q_ck = vco2_ck / 4
      value: 3
    - name: B_0x7F
      description: pll2_q_ck = vco2_ck / 128
      value: 127
  - name: PLL2R
    description: PLL2 DIVR division factor
    bitOffset: 24
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll2_r_ck = vco2_ck
      value: 0
    - name: B_0x1
      description: pll2_r_ck = vco2_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll2_r_ck = vco2_ck / 3
      value: 2
    - name: B_0x3
      description: pll2_r_ck = vco2_ck / 4
      value: 3
    - name: B_0x7F
      description: pll2_r_ck = vco2_ck / 128
      value: 127
- name: RCC_PLL2FRACR
  displayName: RCC_PLL2FRACR
  description: RCC PLL2 fractional divider register
  addressOffset: 64
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL2FRACN
    description: fractional part of the multiplication factor for PLL2 VCO
    bitOffset: 3
    bitWidth: 13
    access: read-write
- name: RCC_PLL3DIVR
  displayName: RCC_PLL3DIVR
  description: RCC PLL3 dividers register
  addressOffset: 68
  size: 32
  access: read-write
  resetValue: 16843392
  resetMask: 4294967295
  fields:
  - name: PLL3N
    description: Multiplication factor for PLL3VCO
    bitOffset: 0
    bitWidth: 9
    access: read-write
    enumeratedValues:
    - name: B_0x003
      description: PLL3N = 4
      value: 3
    - name: B_0x004
      description: PLL3N = 5
      value: 4
    - name: B_0x005
      description: PLL3N = 6
      value: 5
    - name: B_0x080
      description: PLL3N = 129 (default after reset)
      value: 128
    - name: B_0x1FF
      description: PLL3N = 512
      value: 511
  - name: PLL3P
    description: PLL3 DIVP division factor
    bitOffset: 9
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_p_ck = vco3_ck
      value: 0
    - name: B_0x1
      description: pll3_p_ck = vco3_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll3_p_ck = vco3_ck / 3
      value: 2
    - name: B_0x3
      description: pll3_p_ck = vco3_ck / 4
      value: 3
    - name: B_0x7F
      description: pll3_p_ck = vco3_ck / 128
      value: 127
  - name: PLL3Q
    description: PLL3 DIVQ division factor
    bitOffset: 16
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_q_ck = vco3_ck
      value: 0
    - name: B_0x1
      description: pll3_q_ck = vco3_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll3_q_ck = vco3_ck / 3
      value: 2
    - name: B_0x3
      description: pll3_q_ck = vco3_ck / 4
      value: 3
    - name: B_0x7F
      description: pll3_q_ck = vco3_ck / 128
      value: 127
  - name: PLL3R
    description: PLL3 DIVR division factor
    bitOffset: 24
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll3_r_ck = vco3_ck
      value: 0
    - name: B_0x1
      description: pll3_r_ck = vco3_ck / 2 (default after reset)
      value: 1
    - name: B_0x2
      description: pll3_r_ck = vco3_ck / 3
      value: 2
    - name: B_0x3
      description: pll3_r_ck = vco3_ck / 4
      value: 3
    - name: B_0x7F
      description: pll3_r_ck = vco3_ck / 128
      value: 127
- name: RCC_PLL3FRACR
  displayName: RCC_PLL3FRACR
  description: RCC PLL3 fractional divider register
  addressOffset: 72
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLL3FRACN
    description: fractional part of the multiplication factor for PLL3 VCO
    bitOffset: 3
    bitWidth: 13
    access: read-write
- name: RCC_CIER
  displayName: RCC_CIER
  description: RCC clock source interrupt enable register
  addressOffset: 80
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYIE
    description: LSI ready interrupt enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LSI ready interrupt enabled
      value: 1
  - name: LSERDYIE
    description: LSE ready interrupt enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSE ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LSE ready interrupt enabled
      value: 1
  - name: CSIRDYIE
    description: CSI ready interrupt enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CSI ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: CSI ready interrupt enabled
      value: 1
  - name: HSIRDYIE
    description: HSI ready interrupt enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: HSI ready interrupt enabled
      value: 1
  - name: HSERDYIE
    description: HSE ready interrupt enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: HSE ready interrupt enabled
      value: 1
  - name: HSI48RDYIE
    description: HSI48 ready interrupt enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI48 ready interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: HSI48 ready interrupt enabled
      value: 1
  - name: PLL1RDYIE
    description: PLL1 ready interrupt enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL1 lock interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: PLL1 lock interrupt enabled
      value: 1
  - name: PLL2RDYIE
    description: PLL2 ready interrupt enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL2 lock interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: PLL2 lock interrupt enabled
      value: 1
  - name: PLL3RDYIE
    description: PLL3 ready interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL3 lock interrupt disabled (default after reset)
      value: 0
    - name: B_0x1
      description: PLL3 lock interrupt enabled
      value: 1
- name: RCC_CIFR
  displayName: RCC_CIFR
  description: RCC clock source interrupt flag register
  addressOffset: 84
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYF
    description: LSI ready interrupt flag
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the LSI (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the LSI
      value: 1
  - name: LSERDYF
    description: LSE ready interrupt flag
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the LSE (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the LSE
      value: 1
  - name: CSIRDYF
    description: CSI ready interrupt flag
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the CSI (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the CSI
      value: 1
  - name: HSIRDYF
    description: HSI ready interrupt flag
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the HSI (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the HSI
      value: 1
  - name: HSERDYF
    description: HSE ready interrupt flag
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the HSE (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the HSE
      value: 1
  - name: HSI48RDYF
    description: HSI48 ready interrupt flag
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by the HSI48 oscillator (default
        after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by the HSI48 oscillator
      value: 1
  - name: PLL1RDYF
    description: PLL1 ready interrupt flag
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by PLL1 lock (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by PLL1 lock
      value: 1
  - name: PLL2RDYF
    description: PLL2 ready interrupt flag
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by PLL2 lock (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by PLL2 lock
      value: 1
  - name: PLL3RDYF
    description: PLL3 ready interrupt flag
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock ready interrupt caused by PLL3 lock (default after reset)
      value: 0
    - name: B_0x1
      description: clock ready interrupt caused by PLL3 lock
      value: 1
  - name: HSECSSF
    description: HSE clock security system interrupt flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no clock security interrupt caused by HSE clock failure (default
        after reset)
      value: 0
    - name: B_0x1
      description: clock security interrupt caused by HSE clock failure
      value: 1
- name: RCC_CICR
  displayName: RCC_CICR
  description: RCC clock source interrupt clear register
  addressOffset: 88
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYC
    description: LSI ready interrupt clear
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSIRDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: LSIRDYF cleared
      value: 1
  - name: LSERDYC
    description: LSE ready interrupt clear
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSERDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: LSERDYF cleared
      value: 1
  - name: CSIRDYC
    description: HSI ready interrupt clear
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CSIRDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: CSIRDYF cleared
      value: 1
  - name: HSIRDYC
    description: HSI ready interrupt clear
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSIRDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: HSIRDYF cleared
      value: 1
  - name: HSERDYC
    description: HSE ready interrupt clear
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSERDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: HSERDYF cleared
      value: 1
  - name: HSI48RDYC
    description: HSI48 ready interrupt clear
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI48RDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: HSI48RDYF cleared
      value: 1
  - name: PLL1RDYC
    description: PLL1 ready interrupt clear
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL1RDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: PLL1RDYF cleared
      value: 1
  - name: PLL2RDYC
    description: PLL2 ready interrupt clear
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL2RDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: PLL2RDYF cleared
      value: 1
  - name: PLL3RDYC
    description: PLL3 ready interrupt clear
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL3RDYF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: PLL3RDYF cleared
      value: 1
  - name: HSECSSC
    description: HSE clock security system interrupt clear
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSECSSF no effect (default after reset)
      value: 0
    - name: B_0x1
      description: HSECSSF cleared
      value: 1
- name: RCC_AHB1RSTR
  displayName: RCC_AHB1RSTR
  description: RCC AHB1 reset register
  addressOffset: 96
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: GPDMA1RST
    description: GPDMA1 block reset
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset GPDMA1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets GPDMA1 block
      value: 1
  - name: GPDMA2RST
    description: GPDMA2 block reset
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset GPDMA2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets GPDMA2 block
      value: 1
  - name: CRCRST
    description: CRC block reset Set and reset by software.
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset CRC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets CRC block
      value: 1
  - name: CORDICRST
    description: CORDIC block reset
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset CORDIC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets CORDIC block
      value: 1
  - name: FMACRST
    description: FMAC block reset
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset FMAC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets FMAC block
      value: 1
  - name: RAMCFGRST
    description: RAMCFG block reset
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset RAMCFG block (default after reset)
      value: 0
    - name: B_0x1
      description: resets RAMCFG block
      value: 1
  - name: ETHRST
    description: ETHRST block reset
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset ETHRST block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the ETHRST block
      value: 1
- name: RCC_AHB2RSTR
  displayName: RCC_AHB2RSTR
  description: RCC AHB2 peripheral reset register
  addressOffset: 100
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: GPIOARST
    description: GPIOA block reset
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOA block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOA block
      value: 1
  - name: GPIOBRST
    description: GPIOB block reset
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOB block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOB block
      value: 1
  - name: GPIOCRST
    description: GPIOC block reset
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOC block
      value: 1
  - name: GPIODRST
    description: GPIOD block reset
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOD block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOD block
      value: 1
  - name: GPIOERST
    description: GPIOE block reset
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOE block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOE block
      value: 1
  - name: GPIOFRST
    description: GPIOF block reset
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOF block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOF block
      value: 1
  - name: GPIOGRST
    description: GPIOG block reset
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOG block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOG block
      value: 1
  - name: GPIOHRST
    description: GPIOH block reset
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOH block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOH block
      value: 1
  - name: GPIOIRST
    description: GPIOI block reset
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the GPIOI block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the GPIOI block
      value: 1
  - name: ADCRST
    description: ADC1 and 2 blocks reset
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset ADC1 and 2 blocks (default after reset)
      value: 0
    - name: B_0x1
      description: resets ADC1 and 2 blocks
      value: 1
  - name: DAC1RST
    description: DAC block reset
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset DAC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets DAC block
      value: 1
  - name: DCMI_PSSIRST
    description: digital camera interface block reset (DCMI or PSSI depending which
      interface is active)
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the DCMI/PSSI block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the DCMI/PSSI block
      value: 1
  - name: AESRST
    description: AES block reset
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset AES block (default after reset)
      value: 0
    - name: B_0x1
      description: resets AES block
      value: 1
  - name: HASHRST
    description: HASH block reset
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset HASH block (default after reset)
      value: 0
    - name: B_0x1
      description: resets HASH block
      value: 1
  - name: RNGRST
    description: RNG block reset
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset RNG block (default after reset)
      value: 0
    - name: B_0x1
      description: resets RNG block
      value: 1
  - name: PKARST
    description: PKA block reset
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset PKA block (default after reset)
      value: 0
    - name: B_0x1
      description: resets PKA block
      value: 1
  - name: SAESRST
    description: SAES block reset
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset SAES block (default after reset)
      value: 0
    - name: B_0x1
      description: resets SAES block
      value: 1
- name: RCC_AHB4RSTR
  displayName: RCC_AHB4RSTR
  description: RCC AHB4 peripheral reset register
  addressOffset: 108
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OTFDEC1RST
    description: OTFDEC1 block reset
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset OTFDEC1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets OTFDEC1 block
      value: 1
  - name: SDMMC1RST
    description: SDMMC1 and SDMMC1 delay blocks reset
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset SDMMC1 and SDMMC1 delay blocks (default after reset)
      value: 0
    - name: B_0x1
      description: resets SDMMC1 and SDMMC1 delay blocks
      value: 1
  - name: FMCRST
    description: FMC block reset
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset FMC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets FMC block
      value: 1
  - name: OCTOSPI1RST
    description: OCTOSPI1 block reset
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset OCTOSPI1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets OCTOSPI1 block
      value: 1
- name: RCC_APB1LRSTR
  displayName: RCC_APB1LRSTR
  description: RCC APB1 peripheral low reset register
  addressOffset: 116
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM2RST
    description: TIM2 block reset
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM2 block
      value: 1
  - name: TIM3RST
    description: TIM3 block reset
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM3 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM3 block
      value: 1
  - name: TIM4RST
    description: TIM4 block reset
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM4 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM4 block
      value: 1
  - name: TIM5RST
    description: TIM5 block reset
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM5 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM5 block
      value: 1
  - name: TIM6RST
    description: TIM6 block reset
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM6 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM6 block
      value: 1
  - name: TIM7RST
    description: TIM7 block reset
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM7 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM7 block
      value: 1
  - name: TIM12RST
    description: TIM12 block reset
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM12 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM12 block
      value: 1
  - name: SPI2RST
    description: SPI2 block reset
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SPI2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SPI2 block
      value: 1
  - name: SPI3RST
    description: SPI3 block reset
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SPI3 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SPI3 block
      value: 1
  - name: USART2RST
    description: USART2 block reset
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART2 block
      value: 1
  - name: USART3RST
    description: USART3 block reset
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART3 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART3 block
      value: 1
  - name: UART4RST
    description: UART4 block reset
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UART4 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UART4 block
      value: 1
  - name: UART5RST
    description: UART5 block reset
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UART5 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UART5 block
      value: 1
  - name: I2C1RST
    description: I2C1 block reset
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the I2C1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the I2C1 block
      value: 1
  - name: I2C2RST
    description: I2C2 block reset
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the I2C2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the I2C2 block
      value: 1
  - name: I3C1RST
    description: I3C1 block reset
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the I3C1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the I3C1 block
      value: 1
  - name: CRSRST
    description: CRS block reset
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the CRS block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the CRS block
      value: 1
  - name: USART6RST
    description: USART6 block reset
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART6 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART6 block
      value: 1
  - name: USART10RST
    description: USART10 block reset
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART10 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART10 block
      value: 1
  - name: USART11RST
    description: USART11 block reset
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART11 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART11 block
      value: 1
  - name: CECRST
    description: HDMI-CEC block reset
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the HDMI-CEC block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the HDMI-CEC block
      value: 1
  - name: UART7RST
    description: UART7 block reset
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UART7 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UART7 block
      value: 1
  - name: UART8RST
    description: UART8 block reset
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UART8 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UART8 block
      value: 1
- name: RCC_APB1HRSTR
  displayName: RCC_APB1HRSTR
  description: RCC APB1 peripheral high reset register
  addressOffset: 120
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UART9RST
    description: UART9 block reset
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset UART9 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets UART9 block
      value: 1
  - name: UART12RST
    description: UART12 block reset
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UART12 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UART12 block
      value: 1
  - name: DTSRST
    description: DTS block reset
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the DTS block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the DTS block
      value: 1
  - name: LPTIM2RST
    description: LPTIM2 block reset
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM2 block
      value: 1
  - name: FDCANRST
    description: FDCAN1 and FDCAN2 blocks reset
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the FDCAN1 and FDCAN2 blocks (default after reset)
      value: 0
    - name: B_0x1
      description: resets the FDCAN1 and FDCAN2 blocks
      value: 1
  - name: UCPD1RST
    description: UCPD1 block reset
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the UCPD block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the UCPD block
      value: 1
- name: RCC_APB2RSTR
  displayName: RCC_APB2RSTR
  description: RCC APB2 peripheral reset register
  addressOffset: 124
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM1RST
    description: TIM1 block reset
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM1 block
      value: 1
  - name: SPI1RST
    description: SPI1 block reset
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SPI1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SPI1 block
      value: 1
  - name: TIM8RST
    description: TIM8 block reset
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM8 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM8 block
      value: 1
  - name: USART1RST
    description: USART1 block reset
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USART1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USART1 block
      value: 1
  - name: TIM15RST
    description: TIM15 block reset
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the TIM15 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the TIM15 block
      value: 1
  - name: SPI4RST
    description: SPI4 block reset
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SPI4 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SPI4 block
      value: 1
  - name: SPI6RST
    description: SPI6 block reset
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SPI6 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SPI6 block
      value: 1
  - name: SAI1RST
    description: SAI1 block reset
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SAI1 (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SAI1
      value: 1
  - name: SAI2RST
    description: SAI2 block reset
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the SAI2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the SAI2 block
      value: 1
  - name: USBRST
    description: USB block reset
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the USB block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the USB block
      value: 1
- name: RCC_APB3RSTR
  displayName: RCC_APB3RSTR
  description: RCC APB3 peripheral reset register
  addressOffset: 128
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LPUART1RST
    description: LPUART1 block reset
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPUART1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPUART1 block
      value: 1
  - name: I2C3RST
    description: I2C3 block reset
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the I2C3 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the I2C3 block
      value: 1
  - name: I3C2RST
    description: I3C2 block reset
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the I3C2 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the I3C2 block
      value: 1
  - name: LPTIM1RST
    description: LPTIM1 block reset
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM1 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM1 block
      value: 1
  - name: LPTIM3RST
    description: LPTIM3 block reset
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM3 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM3 block
      value: 1
  - name: LPTIM4RST
    description: LPTIM4 block reset
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM4 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM4 block
      value: 1
  - name: LPTIM5RST
    description: LPTIM5 block reset
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM5 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM5 block
      value: 1
  - name: LPTIM6RST
    description: LPTIM6 block reset
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the LPTIM6 block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the LPTIM6 block
      value: 1
  - name: VREFRST
    description: VREFBUF block reset
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: does not reset the VREFBUF block (default after reset)
      value: 0
    - name: B_0x1
      description: resets the VREFBUF block
      value: 1
- name: RCC_AHB1ENR
  displayName: RCC_AHB1ENR
  description: RCC AHB1 peripherals clock register
  addressOffset: 136
  size: 32
  access: read-write
  resetValue: 3489661184
  resetMask: 4294967295
  fields:
  - name: GPDMA1EN
    description: GPDMA1 clock enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPDMA1 peripheral clock enabled
      value: 1
  - name: GPDMA2EN
    description: GPDMA2 clock enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPDMA2 peripheral clock enabled
      value: 1
  - name: FLITFEN
    description: Flash interface clock enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLASH interface clock disabled
      value: 0
    - name: B_0x1
      description: FLASH interface clock enabled (default after reset)
      value: 1
  - name: CRCEN
    description: CRC clock enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CRC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: CRC peripheral clock enabled
      value: 1
  - name: CORDICEN
    description: CORDIC clock enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CORDIC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: CORDIC peripheral clock enabled
      value: 1
  - name: FMACEN
    description: FMAC clock enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMAC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: FMAC peripheral clock enabled
      value: 1
  - name: RAMCFGEN
    description: RAMCFG clock enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RAMCFG peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: RAMCFG peripheral clock enabled
      value: 1
  - name: ETHEN
    description: ETH clock enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETH peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: ETH peripheral clock enabled
      value: 1
  - name: ETHTXEN
    description: ETHTX clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETHTX clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: ETHTX clock enabled
      value: 1
  - name: ETHRXEN
    description: ETHRX clock enable
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETHRX clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: ETHRX clock enabled
      value: 1
  - name: TZSC1EN
    description: TZSC1 clock enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TZSC1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TZSC1 peripheral clock enabled
      value: 1
  - name: BKPRAMEN
    description: BKPRAM clock enable
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BKPRAM peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: BKPRAM peripheral clock enabled
      value: 1
  - name: DCACHEEN
    description: DCACHE clock enable
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DCACHE peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: DCACHE peripheral clock enabled
      value: 1
  - name: SRAM1EN
    description: SRAM1 clock enable
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM1 clock disabled
      value: 0
    - name: B_0x1
      description: SRAM1 clock enabled (default after reset)
      value: 1
- name: RCC_AHB2ENR
  displayName: RCC_AHB2ENR
  description: RCC AHB2 peripheral clock register
  addressOffset: 140
  size: 32
  access: read-write
  resetValue: 3221225472
  resetMask: 4294967295
  fields:
  - name: GPIOAEN
    description: GPIOA clock enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOA peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOA peripheral clock enabled
      value: 1
  - name: GPIOBEN
    description: GPIOB clock enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOB peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOB peripheral clock enabled
      value: 1
  - name: GPIOCEN
    description: GPIOC clock enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOC peripheral clock enabled
      value: 1
  - name: GPIODEN
    description: GPIOD clock enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOD peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOD peripheral clock enabled
      value: 1
  - name: GPIOEEN
    description: GPIOE clock enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOE peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOE peripheral clock enabled
      value: 1
  - name: GPIOFEN
    description: GPIOF clock enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOF peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOF peripheral clock enabled
      value: 1
  - name: GPIOGEN
    description: GPIOG clock enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOG peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOG peripheral clock enabled
      value: 1
  - name: GPIOHEN
    description: GPIOH clock enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOH peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOH peripheral clock enabled
      value: 1
  - name: GPIOIEN
    description: GPIOI clock enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOI peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: GPIOI peripheral clock enabled
      value: 1
  - name: ADCEN
    description: ADC1 and 2 peripherals clock enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC1 and 2 peripherals clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: ADC1 and 2 peripherals clock enabled
      value: 1
  - name: DAC1EN
    description: DAC clock enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DAC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: DAC peripheral clock enabled
      value: 1
  - name: DCMI_PSSIEN
    description: digital camera interface clock enable (DCMI or PSSI depending which
      interface is active)
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DCMI/PSSI peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: DCMI/PSSI peripheral clock enabled
      value: 1
  - name: AESEN
    description: AES clock enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: AES peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: AES peripheral clock enabled
      value: 1
  - name: HASHEN
    description: HASH clock enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HASH peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: HASH peripheral clock enabled
      value: 1
  - name: RNGEN
    description: RNG clock enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RNG peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: RNG peripheral clock enabled
      value: 1
  - name: PKAEN
    description: PKA clock enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PKA peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: PKA peripheral clock enabled
      value: 1
  - name: SAESEN
    description: SAES clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAES peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SAES peripheral clock enabled
      value: 1
  - name: SRAM2EN
    description: SRAM2 clock enable
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 clock disabled
      value: 0
    - name: B_0x1
      description: SRAM2 clock enabled (default after reset)
      value: 1
  - name: SRAM3EN
    description: SRAM3 clock enable
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM3 clock disabled
      value: 0
    - name: B_0x1
      description: SRAM3 clock enabled (default after reset)
      value: 1
- name: RCC_AHB4ENR
  displayName: RCC_AHB4ENR
  description: RCC AHB4 peripheral clock register
  addressOffset: 148
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OTFDEC1EN
    description: OTFDEC1 clock enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OTFDEC1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: OTFDEC1 peripheral clock enabled
      value: 1
  - name: SDMMC1EN
    description: SDMMC1 and SDMMC1 delay peripheral clock enable reset
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SDMMC1 and SDMMC1 delay peripherals clock disabled (default after
        reset)
      value: 0
    - name: B_0x1
      description: SDMMC1 and SDMMC1 delay peripherals clock enabled
      value: 1
  - name: FMCEN
    description: FMC clock enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: FMC peripheral clock enabled
      value: 1
  - name: OCTOSPI1EN
    description: OCTOSPI1 clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OCTOSPI1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: OCTOSPI1 peripheral clock enabled
      value: 1
- name: RCC_APB1LENR
  displayName: RCC_APB1LENR
  description: RCC APB1 peripheral clock register
  addressOffset: 156
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM2EN
    description: TIM2 clock enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM2 peripheral clock enabled
      value: 1
  - name: TIM3EN
    description: TIM3 clock enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM3 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM3 peripheral clock enabled
      value: 1
  - name: TIM4EN
    description: TIM4 clock enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM4 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM4 peripheral clock enabled
      value: 1
  - name: TIM5EN
    description: TIM5 clock enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM5 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM5 peripheral clock enabled
      value: 1
  - name: TIM6EN
    description: TIM6 clock enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM6 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM6 peripheral clock enabled
      value: 1
  - name: TIM7EN
    description: TIM7 clock enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM7 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM7 peripheral clock enabled
      value: 1
  - name: TIM12EN
    description: TIM12 clock enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM12 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM12 peripheral clock enabled
      value: 1
  - name: WWDGEN
    description: WWDG clock enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WWDG peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: WWDG peripheral clock enabled
      value: 1
  - name: SPI2EN
    description: SPI2 clock enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SPI2 peripheral clock enabled
      value: 1
  - name: SPI3EN
    description: SPI3 clock enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI3 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SPI3 peripheral clock enabled
      value: 1
  - name: USART2EN
    description: USART2 clock enable
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART2 peripheral clock enabled
      value: 1
  - name: USART3EN
    description: USART3 clock enable
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART3 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART3 peripheral clock enabled
      value: 1
  - name: UART4EN
    description: UART4 clock enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART4 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UART4 peripheral clock enabled
      value: 1
  - name: UART5EN
    description: UART5 clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART5 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UART5 peripheral clock enabled
      value: 1
  - name: I2C1EN
    description: I2C1 clock enable
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: I2C1 peripheral clock enabled
      value: 1
  - name: I2C2EN
    description: I2C2 clock enable
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: I2C2 peripheral clock enabled
      value: 1
  - name: I3C1EN
    description: I3C1 clock enable
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: I3C1 peripheral clock enabled
      value: 1
  - name: CRSEN
    description: CRS clock enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CRS peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: CRS peripheral clock enabled
      value: 1
  - name: USART6EN
    description: USART6 clock enable
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART6 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART6 peripheral clock enabled
      value: 1
  - name: USART10EN
    description: USART10 clock enable
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART10 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART10 peripheral clock enabled
      value: 1
  - name: USART11EN
    description: USART11 clock enable
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART11 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART11 peripheral clock enabled
      value: 1
  - name: CECEN
    description: HDMI-CEC clock enable
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HDMI-CEC peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: HDMI-CEC peripheral clock enabled
      value: 1
  - name: UART7EN
    description: UART7 clock enable
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART7 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UART7 peripheral clock enabled
      value: 1
  - name: UART8EN
    description: UART8 clock enable
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART8 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UART8 peripheral clock enabled
      value: 1
- name: RCC_APB1HENR
  displayName: RCC_APB1HENR
  description: RCC APB1 peripheral clock register
  addressOffset: 160
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UART9EN
    description: UART9 clock enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART9 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: resets UART9 peripheral clock enabled
      value: 1
  - name: UART12EN
    description: UART12 clock enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART12 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UART12 peripheral clock enabled
      value: 1
  - name: DTSEN
    description: DTS clock enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DTS peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: DTS peripheral clock enabled
      value: 1
  - name: LPTIM2EN
    description: LPTIM2 clock enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM2 peripheral clock enabled
      value: 1
  - name: FDCANEN
    description: FDCAN1 and FDCAN2 peripheral clock enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FDCAN1 and FDCAN2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: FDCAN1 and FDCAN2 peripheral clock enabled
      value: 1
  - name: UCPD1EN
    description: UCPD1 clock enable
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UCPD peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: UCPD peripheral clock enabled
      value: 1
- name: RCC_APB2ENR
  displayName: RCC_APB2ENR
  description: RCC APB2 peripheral clock register
  addressOffset: 164
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM1EN
    description: TIM1 clock enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM1 peripheral clock enabled
      value: 1
  - name: SPI1EN
    description: SPI1 clock enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SPI1 peripheral clock enabled
      value: 1
  - name: TIM8EN
    description: TIM8 clock enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM8 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM8 peripheral clock enabled
      value: 1
  - name: USART1EN
    description: USART1 clock enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USART1 peripheral clock enabled
      value: 1
  - name: TIM15EN
    description: TIM15 clock enable
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM15 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: TIM15 peripheral clock enabled
      value: 1
  - name: SPI4EN
    description: SPI4 clock enable
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI4 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SPI4 peripheral clock enabled
      value: 1
  - name: SPI6EN
    description: SPI6 clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI6 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SPI6 peripheral clock enabled
      value: 1
  - name: SAI1EN
    description: SAI1 clock enable
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SAI1 peripheral clock enabled
      value: 1
  - name: SAI2EN
    description: SAI2 clock enable
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI2 clock disabled
      value: 0
    - name: B_0x1
      description: SAI2 clock enabled
      value: 1
  - name: USBEN
    description: USB clock enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USB peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: USB peripheral clock enabled
      value: 1
- name: RCC_APB3ENR
  displayName: RCC_APB3ENR
  description: RCC APB3 peripheral clock register
  addressOffset: 168
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SBSEN
    description: SBS clock enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SBS peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: SBS peripheral clock enabled
      value: 1
  - name: LPUART1EN
    description: LPUART1 clock enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPUART1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPUART1 peripheral clock enabled
      value: 1
  - name: I2C3EN
    description: I2C3 clock enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C3 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: I2C3 peripheral clock enabled
      value: 1
  - name: I3C2EN
    description: I3C2 clock enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C2 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: I3C2 peripheral clock enabled
      value: 1
  - name: LPTIM1EN
    description: LPTIM1 clock enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM1 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM1 peripheral clock enabled
      value: 1
  - name: LPTIM3EN
    description: LPTIM3 clock enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM3 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM3 peripheral clock enabled
      value: 1
  - name: LPTIM4EN
    description: LPTIM4 clock enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM4 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM4 peripheral clock enabled
      value: 1
  - name: LPTIM5EN
    description: LPTIM5 clock enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM5 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM5 peripheral clock enabled
      value: 1
  - name: LPTIM6EN
    description: LPTIM6 clock enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM6 peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: LPTIM6 peripheral clock enabled
      value: 1
  - name: VREFBUFEN
    description: VREFBUF clock enable
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: VREFBUF peripheral clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: VREFBUF peripheral clock enabled
      value: 1
  - name: RTCAPBEN
    description: RTC APB interface clock enable
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RTC APB interface clock disabled (default after reset)
      value: 0
    - name: B_0x1
      description: RTC APB interface clock enabled
      value: 1
- name: RCC_AHB1LPENR
  displayName: RCC_AHB1LPENR
  description: RCC AHB1 sleep clock register
  addressOffset: 176
  size: 32
  access: read-write
  resetValue: 4043444483
  resetMask: 4294967295
  fields:
  - name: GPDMA1LPEN
    description: GPDMA1 clock enable during Sleep mode
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPDMA1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPDMA2LPEN
    description: GPDMA2 clock enable during Sleep mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPDMA2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: FLITFLPEN
    description: Flash interface (FLITF) clock enable during Sleep mode
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FLITF peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: FLITF peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: CRCLPEN
    description: CRC clock enable during Sleep mode
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CRC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: CRC peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: CORDICLPEN
    description: CORDIC clock enable during Sleep mode
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CORDIC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: CORDIC peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: FMACLPEN
    description: FMAC clock enable during Sleep mode
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMAC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: FMAC peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: RAMCFGLPEN
    description: RAMCFG clock enable during Sleep mode
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RAMCFG peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: RAMCFG peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: ETHLPEN
    description: ETH clock enable during Sleep mode
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETH peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: ETH peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: ETHTXLPEN
    description: ETHTX clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETHTX clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: ETHTX clock enabled during Sleep mode (default after reset)
      value: 1
  - name: ETHRXLPEN
    description: ETHRX clock enable during Sleep mode
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ETHRX clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: ETHRX clock enabled during Sleep mode (default after reset)
      value: 1
  - name: TZSC1LPEN
    description: TZSC1 clock enable during Sleep mode
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TZSC1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TZSC1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: BKPRAMLPEN
    description: BKPRAM clock enable during Sleep mode
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BKPRAM peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: BKPRAM peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: ICACHELPEN
    description: ICACHE clock enable during Sleep mode
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ICACHE peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: ICACHE peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: DCACHELPEN
    description: DCACHE clock enable during Sleep mode
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DCACHE peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: DCACHE peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SRAM1LPEN
    description: SRAM1 clock enable during Sleep mode
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SRAM1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_AHB2LPENR
  displayName: RCC_AHB2LPENR
  description: RCC AHB2 sleep clock register
  addressOffset: 180
  size: 32
  access: read-write
  resetValue: 3223264511
  resetMask: 4294967295
  fields:
  - name: GPIOALPEN
    description: GPIOA clock enable during Sleep mode
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOA peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOA peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOBLPEN
    description: GPIOB clock enable during Sleep mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOB peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOB peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOCLPEN
    description: GPIOC clock enable during Sleep mode
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOC peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIODLPEN
    description: GPIOD clock enable during Sleep mode
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOD peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOD peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOELPEN
    description: GPIOE clock enable during Sleep mode
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOE peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOE peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOFLPEN
    description: GPIOF clock enable during Sleep mode
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOF peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOF peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOGLPEN
    description: GPIOG clock enable during Sleep mode
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOG peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOG peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOHLPEN
    description: GPIOH clock enable during Sleep mode
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOH peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOH peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: GPIOILPEN
    description: GPIOI clock enable during Sleep mode
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPIOI peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: GPIOI peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: ADCLPEN
    description: ADC1 and 2 peripherals clock enable during Sleep mode
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC1 and 2 peripherals clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: ADC1 and 2 peripherals clock enabled during Sleep mode (default
        after reset)
      value: 1
  - name: DAC1LPEN
    description: DAC clock enable during Sleep mode
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DAC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: DAC peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: DCMI_PSSILPEN
    description: digital camera interface clock enable during Sleep mode (DCMI or
      PSSI depending which interface is active)
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DCMI/PSSI peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: DCMI/PSSI peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: AESLPEN
    description: AES clock enable during Sleep mode
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: AES peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: AES peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: HASHLPEN
    description: HASH clock enable during Sleep mode
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HASH peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: HASH peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: RNGLPEN
    description: RNG clock enable during Sleep mode
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RNG peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: RNG peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: PKALPEN
    description: PKA clock enable during Sleep mode
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PKA peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: PKA peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: SAESLPEN
    description: SAES clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAES peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SAES peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SRAM2LPEN
    description: SRAM2 clock enable during Sleep mode
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SRAM2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SRAM3LPEN
    description: SRAM3 clock enable during Sleep mode
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SRAM3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_AHB4LPENR
  displayName: RCC_AHB4LPENR
  description: RCC AHB4 sleep clock register
  addressOffset: 188
  size: 32
  access: read-write
  resetValue: 1116288
  resetMask: 4294967295
  fields:
  - name: OTFDEC1LPEN
    description: OTFDEC1 clock enable during Sleep mode
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OTFDEC1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: OTFDEC1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SDMMC1LPEN
    description: SDMMC1 and SDMMC1 delay peripheral clock enable during Sleep mode
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SDMMC1 and SDMMC1 delay peripherals clock disabled during Sleep
        mode
      value: 0
    - name: B_0x1
      description: SDMMC1 and SDMMC1 delay peripherals clock enabled during Sleep
        mode (default after reset)
      value: 1
  - name: FMCLPEN
    description: FMC clock enable during Sleep mode
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: FMC peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: OCTOSPI1LPEN
    description: OCTOSPI1 clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OCTOSPI1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: OCTOSPI1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_APB1LLPENR
  displayName: RCC_APB1LLPENR
  description: RCC APB1 sleep clock register
  addressOffset: 196
  size: 32
  access: read-write
  resetValue: 335464575
  resetMask: 4294967295
  fields:
  - name: TIM2LPEN
    description: TIM2 clock enable during Sleep mode
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM3LPEN
    description: TIM3 clock enable during Sleep mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM4LPEN
    description: TIM4 clock enable during Sleep mode
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM4 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM4 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM5LPEN
    description: TIM5 clock enable during Sleep mode
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM5 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM5 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM6LPEN
    description: TIM6 clock enable during Sleep mode
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM6 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM6 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM7LPEN
    description: TIM7 clock enable during Sleep mode
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM7 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM7 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM12LPEN
    description: TIM12 clock enable during Sleep mode
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM12 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM12 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: WWDGLPEN
    description: WWDG clock enable during Sleep mode
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WWDG peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: WWDG peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SPI2LPEN
    description: SPI2 clock enable during Sleep mode
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SPI2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SPI3LPEN
    description: SPI3 clock enable during Sleep mode
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SPI3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USART2LPEN
    description: USART2 clock enable during Sleep mode
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USART3LPEN
    description: USART3 clock enable during Sleep mode
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: UART4LPEN
    description: UART4 clock enable during Sleep mode
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART4 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UART4 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: UART5LPEN
    description: UART5 clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART5 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UART5 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: I2C1LPEN
    description: I2C1 clock enable during Sleep mode
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: I2C1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: I2C2LPEN
    description: I2C2 clock enable during Sleep mode
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: I2C2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: I3C1LPEN
    description: I3C1 clock enable during Sleep mode
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: I3C1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: CRSLPEN
    description: CRS clock enable during Sleep mode
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CRS peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: CRS peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: USART6LPEN
    description: USART6 clock enable during Sleep mode
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART6 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART6 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USART10LPEN
    description: USART10 clock enable during Sleep mode
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART10 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART10 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USART11LPEN
    description: USART11 clock enable during Sleep mode
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART11 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART11 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: CECLPEN
    description: HDMI-CEC clock enable during Sleep mode
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HDMI-CEC peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: HDMI-CEC peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: UART7LPEN
    description: UART7 clock enable during Sleep mode
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART7 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UART7 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: UART8LPEN
    description: UART8 clock enable during Sleep mode
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART8 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UART8 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_APB1HLPENR
  displayName: RCC_APB1HLPENR
  description: RCC APB1 sleep clock register
  addressOffset: 200
  size: 32
  access: read-write
  resetValue: 1082130984
  resetMask: 4294967295
  fields:
  - name: UART9LPEN
    description: UART9 clock enable during Sleep mode
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART9 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: resets UART9 peripheral clock enabled during Sleep mode (default
        after reset)
      value: 1
  - name: UART12LPEN
    description: UART12 clock enable during Sleep mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UART12 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UART12 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: DTSLPEN
    description: DTS clock enable during Sleep mode
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DTS peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: DTS peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: LPTIM2LPEN
    description: LPTIM2 clock enable during Sleep mode
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: FDCANLPEN
    description: FDCAN1 and FDCAN2 peripheral clock enable during Sleep mode
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FDCAN1 and FDCAN2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: FDCAN1 and FDCAN2 peripheral clock enabled during Sleep mode (default
        after reset)
      value: 1
  - name: UCPD1LPEN
    description: UCPD1 clock enable during Sleep mode
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: UCPD peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: UCPD peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_APB2LPENR
  displayName: RCC_APB2LPENR
  description: RCC APB2 sleep clock register
  addressOffset: 204
  size: 32
  access: read-write
  resetValue: 17397760
  resetMask: 4294967295
  fields:
  - name: TIM1LPEN
    description: TIM1 clock enable during Sleep mode
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SPI1LPEN
    description: SPI1 clock enable during Sleep mode
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SPI1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM8LPEN
    description: TIM8 clock enable during Sleep mode
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM8 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM8 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USART1LPEN
    description: USART1 clock enable during Sleep mode
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USART1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: TIM15LPEN
    description: TIM15 clock enable during Sleep mode
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIM15 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: TIM15 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SPI4LPEN
    description: SPI4 clock enable during Sleep mode
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI4 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SPI4 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SPI6LPEN
    description: SPI6 clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SPI6 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SPI6 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SAI1LPEN
    description: SAI1 clock enable during Sleep mode
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SAI1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: SAI2LPEN
    description: SAI2 clock enable during Sleep mode
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SAI2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: USBLPEN
    description: USB clock enable during Sleep mode
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USB peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: USB peripheral clock enabled during Sleep mode (default after reset)
      value: 1
- name: RCC_APB3LPENR
  displayName: RCC_APB3LPENR
  description: RCC APB3 sleep clock register
  addressOffset: 208
  size: 32
  access: read-write
  resetValue: 3209954
  resetMask: 4294967295
  fields:
  - name: SBSLPEN
    description: SBS clock enable during Sleep mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SBS peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: SBS peripheral clock enabled during Sleep mode (default after reset)
      value: 1
  - name: LPUART1LPEN
    description: LPUART1 clock enable during Sleep mode
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPUART1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPUART1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: I2C3LPEN
    description: I2C3 clock enable during Sleep mode
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I2C3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: I2C3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: I3C2LPEN
    description: I3C2 clock enable during Sleep mode
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: I3C2 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: I3C2 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: LPTIM1LPEN
    description: LPTIM1 clock enable during Sleep mode
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM1 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM1 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: LPTIM3LPEN
    description: LPTIM3 clock enable during Sleep mode
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM3 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM3 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: LPTIM4LPEN
    description: LPTIM4 clock enable during Sleep mode
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM4 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM4 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: LPTIM5LPEN
    description: LPTIM5 clock enable during Sleep mode
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM5 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM5 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: LPTIM6LPEN
    description: LPTIM6 clock enable during Sleep mode
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPTIM6 peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: LPTIM6 peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: VREFLPEN
    description: VREFBUF clock enable during Sleep mode
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: VREFBUF peripheral clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: VREFBUF peripheral clock enabled during Sleep mode (default after
        reset)
      value: 1
  - name: RTCAPBLPEN
    description: RTC APB interface clock enable during Sleep mode
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RTC APB interface clock disabled during Sleep mode
      value: 0
    - name: B_0x1
      description: RTC APB interface clock enabled during Sleep mode (default after
        reset)
      value: 1
- name: RCC_CCIPR1
  displayName: RCC_CCIPR1
  description: RCC kernel clock configuration register
  addressOffset: 216
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: USART1SEL
    description: USART1 kernel clock source selection
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk2 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: USART2SEL
    description: USART2 kernel clock source selection
    bitOffset: 3
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: USART3SEL
    description: USART3 kernel clock source selection
    bitOffset: 6
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART4SEL
    description: UART4 kernel clock source selection
    bitOffset: 9
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART5SEL
    description: UART5 kernel clock source selection
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: USART6SEL
    description: USART6 kernel clock source selection
    bitOffset: 15
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART7SEL
    description: UART7 kernel clock source selection
    bitOffset: 18
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART8SEL
    description: UART8 kernel clock source selection
    bitOffset: 21
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART9SEL
    description: UART9 kernel clock source selection
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: USART10SEL
    description: USART10 kernel clock source selection
    bitOffset: 27
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: TIMICSEL
    description: TIM12, TIM15 and LPTIM2 input capture source selection
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No internal clock available for timers input capture (default after
        reset)
      value: 0
    - name: B_0x1
      description: hsi_ker_ck/1024, hsi_ker_ck/8 and csi_ker_ck/128 selected for timers
        input capture
      value: 1
- name: RCC_CCIPR2
  displayName: RCC_CCIPR2
  description: RCC kernel clock configuration register
  addressOffset: 220
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: USART11SEL
    description: USART11 kernel clock source selection
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: UART12SEL
    description: UART12 kernel clock source selection
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
  - name: LPTIM1SEL
    description: LPTIM1 kernel clock source selection
    bitOffset: 8
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
  - name: LPTIM2SEL
    description: LPTIM2 kernel clock source selection
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
  - name: LPTIM3SEL
    description: LPTIM3 kernel clock source selection
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
  - name: LPTIM4SEL
    description: LPTIM4 kernel clock source selection
    bitOffset: 20
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
  - name: LPTIM5SEL
    description: LPTIM5 kernel clock source selection
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
  - name: LPTIM6SEL
    description: LPTIM6 kernel clock source selection
    bitOffset: 28
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lse_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: lsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: per_ck selected as kernel clock
      value: 5
- name: RCC_CCIPR3
  displayName: RCC_CCIPR3
  description: RCC kernel clock configuration register
  addressOffset: 224
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SPI1SEL
    description: SPI1 kernel clock source selection
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_p_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: AUDIOCLK selected as kernel clock
      value: 3
    - name: B_0x4
      description: per_ck selected as kernel clock
      value: 4
  - name: SPI2SEL
    description: SPI2 kernel clock source selection
    bitOffset: 3
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_p_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: AUDIOCLK selected as kernel clock
      value: 3
    - name: B_0x4
      description: per_ck selected as kernel clock
      value: 4
  - name: SPI3SEL
    description: SPI3 kernel clock source selection
    bitOffset: 6
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_p_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: AUDIOCLK selected as kernel clock
      value: 3
    - name: B_0x4
      description: per_ck selected as kernel clock
      value: 4
  - name: SPI4SEL
    description: SPI4 kernel clock source selection
    bitOffset: 9
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk2 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: hse_ck selected as kernel clock
      value: 5
  - name: SPI6SEL
    description: SPI6 kernel clock source selection
    bitOffset: 15
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk2 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: hse_ck selected as kernel clock
      value: 5
  - name: LPUART1SEL
    description: LPUART1 kernel clock source selection
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 s elected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi_ker_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: csi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: lse_ck selected as kernel clock
      value: 5
- name: RCC_CCIPR4
  displayName: RCC_CCIPR4
  description: RCC kernel clock configuration register
  addressOffset: 228
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OCTOSPI1SEL
    description: OCTOSPI1 kernel clock source selection
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_hclk4 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll2_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: per_ck selected as kernel clock
      value: 3
  - name: SYSTICKSEL
    description: SYSTICK clock source selection
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_hclk/8 selected as clock source (default after reset)
      value: 0
    - name: B_0x1
      description: lsi_ker_ck[1] selected as clock source
      value: 1
    - name: B_0x2
      description: lse_ck[1] selected as clock source
      value: 2
  - name: USBSEL
    description: USB kernel clock source selection
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock is selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_q_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hsi48_ker_ck selected as kernel clock
      value: 3
  - name: SDMMC1SEL
    description: SDMMC1 kernel clock source selection
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_r_ck selected as kernel clock
      value: 1
  - name: I2C1SEL
    description: I2C1 kernel clock source selection
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hsi_ker_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: csi_ker_ck selected as kernel clock
      value: 3
  - name: I2C2SEL
    description: I2C2 kernel clock source selection
    bitOffset: 18
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hsi_ker_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: csi_ker_ck selected as kernel clock
      value: 3
  - name: I2C3SEL
    description: I2C3 kernel clock source selection
    bitOffset: 20
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk3 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hsi_ker_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: csi_ker_ck selected as kernel clock
      value: 3
  - name: I3C1SEL
    description: I3C1 kernel clock source selection
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hsi_ker_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: no clock selected
      value: 3
  - name: I3C2SEL
    description: I3C2 kernel clock source selection
    bitOffset: 26
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_pclk1 selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll3_r_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hsi_ker_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: no clock selected
      value: 3
- name: RCC_CCIPR5
  displayName: RCC_CCIPR5
  description: RCC kernel clock configuration register
  addressOffset: 232
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADCDACSEL
    description: ADC and DAC kernel clock source selection
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rcc_hclk selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: sys_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll2_r_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: hse_ck selected as kernel clock
      value: 3
    - name: B_0x4
      description: hsi_ker_ck selected as kernel clock
      value: 4
    - name: B_0x5
      description: csi_ker_ck selected as kernel clock
      value: 5
  - name: DACSEL
    description: DAC sample and hold clock
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: dac_hold_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: dac_hold_ck selected as kernel clock
      value: 1
  - name: RNGSEL
    description: RNG kernel clock source selection
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: hsi48_ker_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: lse_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: lsi_ker_ck selected as kernel clock
      value: 3
  - name: CECSEL
    description: HSMI-CEC kernel clock source selection
    bitOffset: 6
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: lse_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: lsi_ker_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: csi_ker_ck/122 selected as kernel clock
      value: 2
  - name: FDCANSEL
    description: FDCAN1 and FDCAN2 kernel clock source selection
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: hse_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll1_q_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll2_q_ck selected as kernel clock
      value: 2
  - name: SAI1SEL
    description: SAI1 kernel clock source selection
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_p_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: AUDIOCLK selected as kernel clock
      value: 3
    - name: B_0x4
      description: per_ck selected as kernel clock
      value: 4
  - name: SAI2SEL
    description: SAI2 kernel clock source selection
    bitOffset: 19
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: pll1_q_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: pll2_p_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: pll3_p_ck selected as kernel clock
      value: 2
    - name: B_0x3
      description: AUDIOCLK selected as kernel clock
      value: 3
    - name: B_0x4
      description: per_ck selected as kernel clock
      value: 4
  - name: CKPERSEL
    description: per_ck clock source selection
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: hsi_ker_ck selected as kernel clock (default after reset)
      value: 0
    - name: B_0x1
      description: csi_ker_ck selected as kernel clock
      value: 1
    - name: B_0x2
      description: hse_ck selected as kernel clock
      value: 2
- name: RCC_BDCR
  displayName: RCC_BDCR
  description: RCC Backup domain control register
  addressOffset: 240
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSEON
    description: LSE oscillator enabled
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSE oscillator OFF (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: LSE oscillator ON
      value: 1
  - name: LSERDY
    description: LSE oscillator ready
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSE oscillator not ready (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: LSE oscillator ready
      value: 1
  - name: LSEBYP
    description: LSE oscillator bypass
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSE oscillator not bypassed (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: LSE oscillator bypassed
      value: 1
  - name: LSEDRV
    description: LSE oscillator driving capability
    bitOffset: 3
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: lowest drive (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: medium-low drive
      value: 1
    - name: B_0x2
      description: medium-high drive
      value: 2
    - name: B_0x3
      description: highest drive
      value: 3
  - name: LSECSSON
    description: LSE clock security system enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CSS on 32 kHz oscillator OFF (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: CSS on 32 kHz oscillator ON
      value: 1
  - name: LSECSSD
    description: LSE clock security system failure detection
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no failure detected on 32 kHz oscillator (default after Backup
        domain reset)
      value: 0
    - name: B_0x1
      description: failure detected on 32 kHz oscillator
      value: 1
  - name: LSEEXT
    description: low-speed external clock type in bypass mode
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSE in analog mode (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: LSE in digital mode (do not use if RTC is active).
      value: 1
  - name: RTCSEL
    description: RTC clock source selection
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: LSE selected as RTC clock
      value: 1
    - name: B_0x2
      description: LSI selected as RTC clock
      value: 2
    - name: B_0x3
      description: HSE divided by RTCPRE value selected as RTC clock
      value: 3
  - name: RTCEN
    description: RTC clock enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rtc_ck disabled (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: rtc_ck enabled
      value: 1
  - name: VSWRST
    description: VSwitch domain software reset
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: reset not activated (default after Backup domain reset)
      value: 0
    - name: B_0x1
      description: resets the entire VSW domain
      value: 1
  - name: LSCOEN
    description: Low-speed clock output (LSCO) enable
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSCO output disabled
      value: 0
    - name: B_0x1
      description: LSCO output enabled
      value: 1
  - name: LSCOSEL
    description: Low-speed clock output selection
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI clock selected
      value: 0
    - name: B_0x1
      description: LSE clock selected
      value: 1
  - name: LSION
    description: LSI oscillator enable
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI oscillator off
      value: 0
    - name: B_0x1
      description: LSI oscillator on
      value: 1
  - name: LSIRDY
    description: LSI oscillator ready
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI oscillator not ready
      value: 0
    - name: B_0x1
      description: LSI oscillator ready
      value: 1
- name: RCC_RSR
  displayName: RCC_RSR
  description: RCC reset status register
  addressOffset: 244
  size: 32
  access: read-write
  resetValue: 201326592
  resetMask: 4294967295
  fields:
  - name: RMVF
    description: remove reset flag
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: reset of the reset flags not activated (default after power-on
        reset)
      value: 0
    - name: B_0x1
      description: resets the value of the reset flags
      value: 1
  - name: PINRSTF
    description: pin reset flag (NRST)
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no reset from pin occurred
      value: 0
    - name: B_0x1
      description: reset from pin occurred (default after power-on reset)
      value: 1
  - name: BORRSTF
    description: BOR reset flag
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no BOR reset occurred
      value: 0
    - name: B_0x1
      description: BOR reset occurred (default after power-on reset)
      value: 1
  - name: SFTRSTF
    description: system reset from CPU reset flag
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no CPU software reset occurred (default after power-on reset)
      value: 0
    - name: B_0x1
      description: a system reset has been generated by the CPU
      value: 1
  - name: IWDGRSTF
    description: independent watchdog reset flag
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no independent watchdog reset occurred (default after power-on
        reset)
      value: 0
    - name: B_0x1
      description: independent watchdog reset occurred
      value: 1
  - name: WWDGRSTF
    description: window watchdog reset flag
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no window watchdog reset occurred from WWDG (default after power-on
        reset)
      value: 0
    - name: B_0x1
      description: window watchdog reset occurred from WWDG
      value: 1
  - name: LPWRRSTF
    description: Low-power reset flag
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No illegal low-power mode reset occurred
      value: 0
    - name: B_0x1
      description: Illegal low-power mode reset occurred
      value: 1
- name: RCC_SECCFGR
  displayName: RCC_SECCFGR
  description: RCC secure configuration register
  addressOffset: 272
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSISEC
    description: HSI clock configuration and status bits security
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: HSESEC
    description: HSE clock configuration bits, status bits and HSE_CSS security
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: CSISEC
    description: CSI clock configuration and status bits security
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: LSISEC
    description: LSI clock configuration and status bits security
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: LSESEC
    description: LSE clock configuration and status bits security
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SYSCLKSEC
    description: SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration
      security
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: PRESCSEC
    description: AHBx/APBx prescaler configuration bits security
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: PLL1SEC
    description: PLL1 clock configuration and status bits security
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: PLL2SEC
    description: PLL2 clock configuration and status bits security
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: PLL3SEC
    description: PLL3 clock configuration and status bits security
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: HSI48SEC
    description: HSI48 clock configuration and status bits security
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: RMVFSEC
    description: Remove reset flag security
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: CKPERSELSEC
    description: per_ck selection security
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
- name: RCC_PRIVCFGR
  displayName: RCC_PRIVCFGR
  description: RCC privilege configuration register
  addressOffset: 276
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SPRIV
    description: RCC secure functions privilege configuration
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Read and write to RCC secure functions can be done by privileged
        or unprivileged access.
      value: 0
    - name: B_0x1
      description: Read and write to RCC secure functions can be done by privileged
        access only
      value: 1
  - name: NSPRIV
    description: RCC non-secure functions privilege configuration
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Read and write to RCC non-secure functions can be done by privileged
        or unprivileged access.
      value: 0
    - name: B_0x1
      description: Read and write to RCC non-secure functions can be done by privileged
        access only
      value: 1
interrupts:
- name: RCC_S
  description: RCC secure global interrupt
  value: 10
- name: RCC
  description: RCC non-secure global interrupt
  value: 9
addressBlocks:
- offset: 0
  size: 280
  usage: registers
