# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do lshift4b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:25 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b.v 
# -- Compiling module lshift4b
# 
# Top level modules:
# 	lshift4b
# End time: 02:31:25 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:31:25 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b_tb.v 
# -- Compiling module lshift4b_tb
# 
# Top level modules:
# 	lshift4b_tb
# End time: 02:31:25 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lshift4b_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lshift4b_tb 
# Start time: 02:31:25 on Dec 20,2023
# Loading work.lshift4b_tb
# Loading work.lshift4b
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b_tb.v(15)
#    Time: 420 ps  Iteration: 0  Instance: /lshift4b_tb
# 1
# Break in Module lshift4b_tb at C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/third_project/lshift4b/lshift4b_tb.v line 15
# End time: 02:32:20 on Dec 20,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
