module subproc(
  input wire clk,
  input wire rst,
  input wire [31:0] sub_in,
  output wire [31:0] sub_out
);
  wire [31:0] add_19;
  assign add_19 = sub_in + 32'h0000_0001;
  assign sub_out = add_19;
endmodule


module my_proc(
  input wire clk,
  input wire rst,
  input wire [31:0] top_in,
  output wire [31:0] top_out
);
  wire [31:0] instantiation_output_35;

  // ===== Instantiations
  subproc inst1 (
    .rst(rst),
    .sub_in(top_in),
    .sub_out(instantiation_output_35),
    .clk(clk)
  );
  assign top_out = instantiation_output_35;
endmodule
