# Cache-Simulator
The simulator implemented 2 level of caches , L1 and L2. Simulator reads trace files and assigns requests to the L1 cache. L1 cache sends read/write requests to the L2 cache. L2 cache interacts with DRAM.Print read hits,read misses,write misses,write hits, miss rate for both L1 and L2 cache.
