#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000267f7622af0 .scope module, "ANDTEST" "ANDTEST" 2 1;
 .timescale 0 0;
L_00000267f76231a0 .functor AND 1, v00000267f77a9370_0, v00000267f7622c80_0, C4<1>, C4<1>;
v00000267f77a9370_0 .var "a", 0 0;
v00000267f7622c80_0 .var "b", 0 0;
v00000267f7622d20_0 .net "out", 0 0, L_00000267f76231a0;  1 drivers
    .scope S_00000267f7622af0;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "AND.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000267f7622af0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f77a9370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f7622c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f77a9370_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f77a9370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f7622c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f77a9370_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f77a9370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f7622c80_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "and.v";
