-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=29;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN
	00  :   27BD0100;
	01  :   27BDFFE0;
	02  :   AFBF0010;
	03  :   24180006;
	04  :   AFB8001C;
	05  :   24180007;
	06  :   AFB80018;
	07  :   8FA4001C;
	08  :   8FA50018;
	09  :   0C00000F;
	0A  :   AFA20014;
	0B  :   8FA20014;
	0C  :   8FBF0010;
	0D  :   27BD0020;
	0E  :   03E00008;
	0F  :   27BDFFF8;
	10  :   AFBE0000;
	11  :   0000F021;
	12  :   08000018;
	13  :   30980001;
	14  :   13000008;
	15  :   03C5F021;
	16  :   00042042;
	17  :   00052840;
	18  :   1480FFEC;
	19  :   001E1021;
	1A  :   8FBE0000;
	1B  :   27BD0008;
	1C  :   03E00008;
END;
