 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 17 20:18:36 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 25.95%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN15 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN15 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/ptw/IN7 (bp_be_ptw_02_64_3_0)                              0.0000     0.1000 r
  core/be/be_mem/ptw/IN7 (net)                        352.9071              0.0000     0.1000 r
  core/be/be_mem/ptw/U115/IN2 (NOR2X0)                            0.1503    0.0531 @   0.1531 r
  core/be/be_mem/ptw/U115/QN (NOR2X0)                             0.0471    0.0580     0.2111 f
  core/be/be_mem/ptw/n56 (net)                  1       2.9699              0.0000     0.2111 f
  core/be/be_mem/ptw/state_r_reg_0_/D (DFFX1)                     0.0471    0.0000 &   0.2111 f
  data arrival time                                                                    0.2111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3348     0.3348
  clock reconvergence pessimism                                             0.0000     0.3348
  core/be/be_mem/ptw/state_r_reg_0_/CLK (DFFX1)                             0.0000     0.3348 r
  library hold time                                                         0.0118     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.2111
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1355


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.1000 r
  fifo_1__mem_fifo/reset_i (net)                      352.9071              0.0000     0.1000 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.1000 r
  fifo_1__mem_fifo/dff_full/reset_i (net)             352.9071              0.0000     0.1000 r
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.1514    0.0548 @   0.1548 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0532    0.0527     0.2075 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       3.8185              0.0000     0.2075 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0532   -0.0034 &   0.2041 f
  data arrival time                                                                    0.2041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3273 r
  library hold time                                                         0.0096     0.3370
  data required time                                                                   0.3370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3370
  data arrival time                                                                   -0.2041
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1328


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN14 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN14 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/ptw/IN6 (bp_be_ptw_02_64_3_0)                              0.0000     0.1000 r
  core/be/be_mem/ptw/IN6 (net)                        352.9071              0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)        352.9071              0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.1497    0.0518 @   0.1518 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0497    0.0788     0.2307 f
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.5596              0.0000     0.2307 f
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0497    0.0000 &   0.2307 f
  data arrival time                                                                    0.2307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  clock reconvergence pessimism                                             0.0000     0.3349
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3349 r
  library hold time                                                         0.0112     0.3461
  data required time                                                                   0.3461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3461
  data arrival time                                                                   -0.2307
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1154


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN15 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN15 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/ptw/IN7 (bp_be_ptw_02_64_3_0)                              0.0000     0.1000 f
  core/be/be_mem/ptw/IN7 (net)                        348.0841              0.0000     0.1000 f
  core/be/be_mem/ptw/U115/IN2 (NOR2X0)                            0.1465    0.0520 @   0.1520 f
  core/be/be_mem/ptw/U115/QN (NOR2X0)                             0.0601    0.0402     0.1922 r
  core/be/be_mem/ptw/n56 (net)                  1       3.1423              0.0000     0.1922 r
  core/be/be_mem/ptw/state_r_reg_0_/D (DFFX1)                     0.0601    0.0000 &   0.1923 r
  data arrival time                                                                    0.1923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3348     0.3348
  clock reconvergence pessimism                                             0.0000     0.3348
  core/be/be_mem/ptw/state_r_reg_0_/CLK (DFFX1)                             0.0000     0.3348 r
  library hold time                                                        -0.0334     0.3015
  data required time                                                                   0.3015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3015
  data arrival time                                                                   -0.1923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1092


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U368/IN3 (AO22X1)                                0.1471    0.0529 @   0.1529 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0342    0.0854     0.2383 f
  core/be/be_mem/n36 (net)                      1       2.9688              0.0000     0.2383 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0342    0.0000 &   0.2384 f
  data arrival time                                                                    0.2384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3273 r
  library hold time                                                         0.0142     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.2384
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1032


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/wbuf/num_els_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN9 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN9 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN8 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN8 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN19 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN19 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN10 (bp_be_dcache_02_0_0)                          0.0000     0.2625 r
  core/be/be_mem/dcache/IN10 (net)                     31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/wbuf/IN17 (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)   0.0000   0.2625 r
  core/be/be_mem/dcache/wbuf/IN17 (net)                31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/wbuf/U172/IN1 (NOR2X0)                    0.0697    0.0003 &   0.2628 r
  core/be/be_mem/dcache/wbuf/U172/QN (NOR2X0)                     0.0404    0.0339     0.2966 f
  core/be/be_mem/dcache/wbuf/n408 (net)         1       2.0283              0.0000     0.2966 f
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/D (DFFX1)           0.0404    0.0000 &   0.2967 f
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/CLK (DFFX1)                   0.0000     0.3734 r
  library hold time                                                         0.0198     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0966


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.1000 f
  fifo_1__mem_fifo/reset_i (net)                      348.0841              0.0000     0.1000 f
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.1000 f
  fifo_1__mem_fifo/dff_full/reset_i (net)             348.0841              0.0000     0.1000 f
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.1476    0.0537 @   0.1537 f
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0604    0.0486     0.2023 r
  fifo_1__mem_fifo/dff_full/n3 (net)            1       3.9909              0.0000     0.2023 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0604   -0.0039 &   0.1984 r
  data arrival time                                                                    0.1984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3273 r
  library hold time                                                        -0.0335     0.2938
  data required time                                                                   0.2938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2938
  data arrival time                                                                   -0.1984
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0955


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN14 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN14 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/ptw/IN6 (bp_be_ptw_02_64_3_0)                              0.0000     0.1000 f
  core/be/be_mem/ptw/IN6 (net)                        348.0841              0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)        348.0841              0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.1459    0.0508 @   0.1508 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0805    0.0510     0.2018 r
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.7320              0.0000     0.2018 r
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0805    0.0000 &   0.2018 r
  data arrival time                                                                    0.2018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  clock reconvergence pessimism                                             0.0000     0.3349
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3349 r
  library hold time                                                        -0.0377     0.2971
  data required time                                                                   0.2971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2971
  data arrival time                                                                   -0.2018
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0953


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN39 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN30 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN34 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1475    0.0471 @   0.1471 r
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0561    0.0887     0.2358 r
  core/be/be_mem/csr/n753 (net)                 5      21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.2358 r
  core/be/be_mem/csr/translation_en_reg/reset_i (net)  21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.0561   -0.0003 &   0.2355 r
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0411    0.0349     0.2703 f
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   2.7957             0.0000     0.2703 f
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0411    0.0000 &   0.2703 f
  data arrival time                                                                    0.2703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  clock reconvergence pessimism                                             0.0000     0.3493
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3493 r
  library hold time                                                         0.0153     0.3647
  data required time                                                                   0.3647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3647
  data arrival time                                                                   -0.2703
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0943


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN10 (bp_core_minimal_02_0)                                          0.0000     0.2625 r
  core/IN10 (net)                                      31.9045              0.0000     0.2625 r
  core/be/IN9 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN9 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN20 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN20 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN11 (bp_be_dcache_02_0_0)                          0.0000     0.2625 r
  core/be/be_mem/dcache/IN11 (net)                     31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.2625 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net)  31.9045            0.0000     0.2625 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.2625 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net)  31.9045    0.0000     0.2625 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.0697   0.0003 &   0.2628 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0429   0.0359     0.2987 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.4831   0.0000     0.2987 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0429   0.0000 &   0.2987 f
  data arrival time                                                                    0.2987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                         0.0193     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.2987
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0940


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  uce_1__uce/IN3 (bp_uce_02_3)                                              0.0000     0.2630 r
  uce_1__uce/IN3 (net)                                 32.6534              0.0000     0.2630 r
  uce_1__uce/index_counter/IN0 (bsg_counter_set_down_width_p6_3)            0.0000     0.2630 r
  uce_1__uce/index_counter/IN0 (net)                   32.6534              0.0000     0.2630 r
  uce_1__uce/index_counter/U25/IN1 (NOR2X0)                       0.0731    0.0008 @   0.2637 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                        0.0431    0.0358     0.2995 f
  uce_1__uce/index_counter/n27 (net)            1       2.3670              0.0000     0.2995 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)                 0.0431   -0.0009 &   0.2987 f
  data arrival time                                                                    0.2987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                         0.0192     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.2987
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0936


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  core/IN15 (bp_core_minimal_02_0)                                          0.0000     0.2630 r
  core/IN15 (net)                                      32.6534              0.0000     0.2630 r
  core/be/IN13 (bp_be_top_02_0)                                             0.0000     0.2630 r
  core/be/IN13 (net)                                   32.6534              0.0000     0.2630 r
  core/be/be_mem/IN23 (bp_be_mem_top_02_0)                                  0.0000     0.2630 r
  core/be/be_mem/IN23 (net)                            32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/IN14 (bp_be_dcache_02_0_0)                          0.0000     0.2630 r
  core/be/be_mem/dcache/IN14 (net)                     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (bsg_dff_reset_width_p1_13)   0.0000   0.2630 r
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (net)  32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/cache_req_v_reg/U4/IN1 (NOR2X0)           0.0729    0.0010 @   0.2640 r
  core/be/be_mem/dcache/cache_req_v_reg/U4/QN (NOR2X0)            0.0446    0.0370     0.3010 f
  core/be/be_mem/dcache/cache_req_v_reg/n3 (net)     1   2.6524             0.0000     0.3010 f
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/D (DFFX1)   0.0446    0.0000 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3737 r
  library hold time                                                         0.0189     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0915


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN39 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN30 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN34 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1475    0.0471 @   0.1471 r
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0561    0.0887     0.2358 r
  core/be/be_mem/csr/n753 (net)                 5      21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.2358 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)      21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.0561   -0.0004 &   0.2354 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0447    0.0376     0.2730 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      3.4812              0.0000     0.2730 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0447    0.0000 &   0.2730 f
  data arrival time                                                                    0.2730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                             0.0000     0.3491
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3491 r
  library hold time                                                         0.0145     0.3636
  data required time                                                                   0.3636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3636
  data arrival time                                                                   -0.2730
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0906


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN39 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN30 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN34 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1438    0.0462 @   0.1462 f
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0495    0.0807     0.2269 f
  core/be/be_mem/csr/n753 (net)                 5      20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.0495   -0.0004 &   0.2265 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0259    0.0507     0.2771 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.3799              0.0000     0.2771 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0259    0.0000 &   0.2772 f
  data arrival time                                                                    0.2772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  clock reconvergence pessimism                                             0.0000     0.3486
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3486 r
  library hold time                                                         0.0188     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.2772
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0903


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2630 r
  core/IN14 (net)                                      32.6534              0.0000     0.2630 r
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2630 r
  core/be/IN12 (net)                                   32.6534              0.0000     0.2630 r
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2630 r
  core/be/be_mem/IN22 (net)                            32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (net)                     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.0729    0.0010 @   0.2640 r
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0499    0.0413     0.3053 f
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    3.6295              0.0000     0.3053 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0499   -0.0042 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3735 r
  library hold time                                                         0.0177     0.3912
  data required time                                                                   0.3912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3912
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0901


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN39 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN30 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN34 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1438    0.0462 @   0.1462 f
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0495    0.0807     0.2269 f
  core/be/be_mem/csr/n753 (net)                 5      20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.0495   -0.0004 &   0.2265 f
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0247    0.0522     0.2787 f
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.0463              0.0000     0.2787 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0247    0.0000 &   0.2787 f
  data arrival time                                                                    0.2787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  clock reconvergence pessimism                                             0.0000     0.3486
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3486 r
  library hold time                                                         0.0191     0.3677
  data required time                                                                   0.3677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3677
  data arrival time                                                                   -0.2787
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0890


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  uce_1__uce/IN3 (bp_uce_02_3)                                              0.0000     0.2630 r
  uce_1__uce/IN3 (net)                                 32.6534              0.0000     0.2630 r
  uce_1__uce/index_counter/IN0 (bsg_counter_set_down_width_p6_3)            0.0000     0.2630 r
  uce_1__uce/index_counter/IN0 (net)                   32.6534              0.0000     0.2630 r
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.0729    0.0011 @   0.2641 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0342    0.0426     0.3067 f
  uce_1__uce/index_counter/n20 (net)            1       2.3012              0.0000     0.3067 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0342    0.0000 &   0.3067 f
  data arrival time                                                                    0.3067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                         0.0212     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.3067
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0875


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1522    0.0563 @   0.1563 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1533    0.1171     0.2734 f
  core/be/be_mem/n52 (net)                      2      21.1719              0.0000     0.2734 f
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.1533   -0.0341 &   0.2393 f
  data arrival time                                                                    0.2393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3274 r
  library hold time                                                        -0.0069     0.3205
  data required time                                                                   0.3205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3205
  data arrival time                                                                   -0.2393
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0812


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1767/INP (NBUFFX2)                                     0.1501    0.0636 @   0.1636 f
  icc_place1767/Z (NBUFFX2)                                       0.0612    0.0890     0.2525 f
  n2388 (net)                                   8      29.3207              0.0000     0.2525 f
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2525 f
  core/IN8 (net)                                       29.3207              0.0000     0.2525 f
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2525 f
  core/be/IN7 (net)                                    29.3207              0.0000     0.2525 f
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2525 f
  core/be/be_mem/IN18 (net)                            29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2525 f
  core/be/be_mem/dcache/IN9 (net)                      29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/U2048/IN3 (OA22X1)                        0.0612    0.0003 &   0.2528 f
  core/be/be_mem/dcache/U2048/Q (OA22X1)                          0.0311    0.0682     0.3211 f
  core/be/be_mem/dcache/n2436 (net)             1       2.2601              0.0000     0.3211 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/D (DFFX1)         0.0311    0.0000 &   0.3211 f
  data arrival time                                                                    0.3211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/CLK (DFFX1)                 0.0000     0.3732 r
  library hold time                                                         0.0218     0.3951
  data required time                                                                   0.3951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3951
  data arrival time                                                                   -0.3211
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0740


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U368/IN3 (AO22X1)                                0.1510    0.0540 @   0.1540 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0349    0.0861     0.2401 r
  core/be/be_mem/n36 (net)                      1       3.1412              0.0000     0.2401 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0349    0.0000 &   0.2401 r
  data arrival time                                                                    0.2401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3273 r
  library hold time                                                        -0.0253     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.2401
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0619


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/wbuf/num_els_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1767/INP (NBUFFX2)                                     0.1501    0.0636 @   0.1636 f
  icc_place1767/Z (NBUFFX2)                                       0.0612    0.0890     0.2525 f
  n2388 (net)                                   8      29.3207              0.0000     0.2525 f
  core/IN9 (bp_core_minimal_02_0)                                           0.0000     0.2525 f
  core/IN9 (net)                                       29.3207              0.0000     0.2525 f
  core/be/IN8 (bp_be_top_02_0)                                              0.0000     0.2525 f
  core/be/IN8 (net)                                    29.3207              0.0000     0.2525 f
  core/be/be_mem/IN19 (bp_be_mem_top_02_0)                                  0.0000     0.2525 f
  core/be/be_mem/IN19 (net)                            29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/IN10 (bp_be_dcache_02_0_0)                          0.0000     0.2525 f
  core/be/be_mem/dcache/IN10 (net)                     29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/wbuf/IN17 (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)   0.0000   0.2525 f
  core/be/be_mem/dcache/wbuf/IN17 (net)                29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/wbuf/U172/IN1 (NOR2X0)                    0.0612    0.0003 &   0.2528 f
  core/be/be_mem/dcache/wbuf/U172/QN (NOR2X0)                     0.0466    0.0314     0.2842 r
  core/be/be_mem/dcache/wbuf/n408 (net)         1       2.2007              0.0000     0.2842 r
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/D (DFFX1)           0.0466    0.0000 &   0.2842 r
  data arrival time                                                                    0.2842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/CLK (DFFX1)                   0.0000     0.3734 r
  library hold time                                                        -0.0297     0.3437
  data required time                                                                   0.3437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3437
  data arrival time                                                                   -0.2842
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0595


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN39 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN30 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN34 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1438    0.0462 @   0.1462 f
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0495    0.0807     0.2269 f
  core/be/be_mem/csr/n753 (net)                 5      20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.2269 f
  core/be/be_mem/csr/translation_en_reg/reset_i (net)  20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.0495   -0.0003 &   0.2267 f
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0539    0.0331     0.2598 r
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   2.9681             0.0000     0.2598 r
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0539    0.0000 &   0.2598 r
  data arrival time                                                                    0.2598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  clock reconvergence pessimism                                             0.0000     0.3493
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3493 r
  library hold time                                                        -0.0315     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.2598
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0581


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  uce_1__uce/IN3 (bp_uce_02_3)                                              0.0000     0.2539 f
  uce_1__uce/IN3 (net)                                 31.0167              0.0000     0.2539 f
  uce_1__uce/index_counter/IN0 (bsg_counter_set_down_width_p6_3)            0.0000     0.2539 f
  uce_1__uce/index_counter/IN0 (net)                   31.0167              0.0000     0.2539 f
  uce_1__uce/index_counter/U25/IN1 (NOR2X0)                       0.0658    0.0008 @   0.2546 f
  uce_1__uce/index_counter/U25/QN (NOR2X0)                        0.0490    0.0336     0.2882 r
  uce_1__uce/index_counter/n27 (net)            1       2.5394              0.0000     0.2882 r
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)                 0.0490   -0.0010 &   0.2872 r
  data arrival time                                                                    0.2872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                        -0.0304     0.3426
  data required time                                                                   0.3426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3426
  data arrival time                                                                   -0.2872
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0554


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1767/INP (NBUFFX2)                                     0.1501    0.0636 @   0.1636 f
  icc_place1767/Z (NBUFFX2)                                       0.0612    0.0890     0.2525 f
  n2388 (net)                                   8      29.3207              0.0000     0.2525 f
  core/IN10 (bp_core_minimal_02_0)                                          0.0000     0.2525 f
  core/IN10 (net)                                      29.3207              0.0000     0.2525 f
  core/be/IN9 (bp_be_top_02_0)                                              0.0000     0.2525 f
  core/be/IN9 (net)                                    29.3207              0.0000     0.2525 f
  core/be/be_mem/IN20 (bp_be_mem_top_02_0)                                  0.0000     0.2525 f
  core/be/be_mem/IN20 (net)                            29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/IN11 (bp_be_dcache_02_0_0)                          0.0000     0.2525 f
  core/be/be_mem/dcache/IN11 (net)                     29.3207              0.0000     0.2525 f
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.2525 f
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net)  29.3207            0.0000     0.2525 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.2525 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net)  29.3207    0.0000     0.2525 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.0612   0.0003 &   0.2528 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0548   0.0335     0.2864 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.6555   0.0000     0.2864 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0548   0.0000 &   0.2864 r
  data arrival time                                                                    0.2864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                        -0.0318     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.2864
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0552


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      74.9131              0.0000     0.1000 f
  U3359/IN5 (AO222X1)                                             0.0357    0.0092 @   0.1092 f
  U3359/Q (AO222X1)                                               0.0462    0.0729     0.1821 f
  mem_resp_li[63] (net)                         1       6.6689              0.0000     0.1821 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.1821 f
  uce_0__uce/mem_resp_i[63] (net)                       6.6689              0.0000     0.1821 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.0462   -0.0044 &   0.1777 f
  uce_0__uce/U158/Q (AND2X1)                                      0.0543    0.0749     0.2526 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      11.8557              0.0000     0.2526 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.2526 f
  data_mem_pkt_li[6] (net)                             11.8557              0.0000     0.2526 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.2526 f
  core/data_mem_pkt_i[7] (net)                         11.8557              0.0000     0.2526 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.2526 f
  core/fe/data_mem_pkt_i[7] (net)                      11.8557              0.0000     0.2526 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.2526 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  11.8557              0.0000     0.2526 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.2526 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           11.8557              0.0000     0.2526 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.0543   -0.0012 &   0.2513 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0354    0.0683     0.3196 f
  core/fe/mem/icache/n499 (net)                 1       2.4556              0.0000     0.3196 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0354   -0.0002 &   0.3194 f
  data arrival time                                                                    0.3194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3194
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0548


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN39 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN30 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN34 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1438    0.0462 @   0.1462 f
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0495    0.0807     0.2269 f
  core/be/be_mem/csr/n753 (net)                 5      20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.2269 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)      20.2022              0.0000     0.2269 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.0495   -0.0003 &   0.2266 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0574    0.0361     0.2626 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      3.6536              0.0000     0.2626 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0574    0.0000 &   0.2627 r
  data arrival time                                                                    0.2627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                             0.0000     0.3491
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3491 r
  library hold time                                                        -0.0325     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.2627
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0539


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  uce_1__uce/IN3 (bp_uce_02_3)                                              0.0000     0.2539 f
  uce_1__uce/IN3 (net)                                 31.0167              0.0000     0.2539 f
  uce_1__uce/index_counter/IN0 (bsg_counter_set_down_width_p6_3)            0.0000     0.2539 f
  uce_1__uce/index_counter/IN0 (net)                   31.0167              0.0000     0.2539 f
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.0656    0.0011 @   0.2549 f
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0520    0.0337     0.2887 r
  uce_1__uce/index_counter/n20 (net)            1       2.4736              0.0000     0.2887 r
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0520    0.0000 &   0.2887 r
  data arrival time                                                                    0.2887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                        -0.0311     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.2887
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0532


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      56.1276              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0212    0.0077 @   0.1077 f
  U3352/Q (AO222X1)                                               0.0474    0.0707     0.1783 f
  mem_resp_li[58] (net)                         1       7.0328              0.0000     0.1783 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.1783 f
  uce_0__uce/mem_resp_i[58] (net)                       7.0328              0.0000     0.1783 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.0474   -0.0026 &   0.1757 f
  uce_0__uce/U153/Q (AND2X1)                                      0.0667    0.0826     0.2583 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      16.1840              0.0000     0.2583 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.2583 f
  data_mem_pkt_li[1] (net)                             16.1840              0.0000     0.2583 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.2583 f
  core/data_mem_pkt_i[2] (net)                         16.1840              0.0000     0.2583 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.2583 f
  core/fe/data_mem_pkt_i[2] (net)                      16.1840              0.0000     0.2583 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.2583 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  16.1840              0.0000     0.2583 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.2583 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           16.1840              0.0000     0.2583 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.0667   -0.0077 &   0.2506 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0355    0.0704     0.3210 f
  core/fe/mem/icache/n494 (net)                 1       2.3110              0.0000     0.3210 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0355    0.0000 &   0.3211 f
  data arrival time                                                                    0.3211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3211
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0531


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2     122.4822              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0823    0.0083 @   0.1083 f
  U3363/Q (AO222X1)                                               0.0337    0.0720     0.1803 f
  mem_resp_li[67] (net)                         1       2.1377              0.0000     0.1803 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.1803 f
  uce_0__uce/mem_resp_i[67] (net)                       2.1377              0.0000     0.1803 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.0337   -0.0001 &   0.1801 f
  uce_0__uce/U163/Q (AND2X1)                                      0.0620    0.0768     0.2570 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      14.6393              0.0000     0.2570 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.2570 f
  data_mem_pkt_li[10] (net)                            14.6393              0.0000     0.2570 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.2570 f
  core/data_mem_pkt_i[11] (net)                        14.6393              0.0000     0.2570 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.2570 f
  core/fe/data_mem_pkt_i[11] (net)                     14.6393              0.0000     0.2570 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.2570 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 14.6393              0.0000     0.2570 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.2570 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          14.6393              0.0000     0.2570 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.0620   -0.0001 &   0.2569 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0355    0.0698     0.3267 f
  core/fe/mem/icache/n503 (net)                 1       2.4030              0.0000     0.3267 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0355    0.0000 &   0.3267 f
  data arrival time                                                                    0.3267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3650 r
  library hold time                                                         0.0144     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.3267
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0526


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  core/IN15 (bp_core_minimal_02_0)                                          0.0000     0.2539 f
  core/IN15 (net)                                      31.0167              0.0000     0.2539 f
  core/be/IN13 (bp_be_top_02_0)                                             0.0000     0.2539 f
  core/be/IN13 (net)                                   31.0167              0.0000     0.2539 f
  core/be/be_mem/IN23 (bp_be_mem_top_02_0)                                  0.0000     0.2539 f
  core/be/be_mem/IN23 (net)                            31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/IN14 (bp_be_dcache_02_0_0)                          0.0000     0.2539 f
  core/be/be_mem/dcache/IN14 (net)                     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (bsg_dff_reset_width_p1_13)   0.0000   0.2539 f
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (net)  31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/cache_req_v_reg/U4/IN1 (NOR2X0)           0.0656    0.0010 @   0.2549 f
  core/be/be_mem/dcache/cache_req_v_reg/U4/QN (NOR2X0)            0.0551    0.0349     0.2898 r
  core/be/be_mem/dcache/cache_req_v_reg/n3 (net)     1   2.8248             0.0000     0.2898 r
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/D (DFFX1)   0.0551    0.0000 &   0.2898 r
  data arrival time                                                                    0.2898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3737 r
  library hold time                                                        -0.0319     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.2898
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2539 f
  core/IN14 (net)                                      31.0167              0.0000     0.2539 f
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2539 f
  core/be/IN12 (net)                                   31.0167              0.0000     0.2539 f
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2539 f
  core/be/be_mem/IN22 (net)                            31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (net)                     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (net)     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.0656    0.0010 @   0.2549 f
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0583    0.0395     0.2943 r
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    3.8019              0.0000     0.2943 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0583   -0.0049 &   0.2894 r
  data arrival time                                                                    0.2894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3735 r
  library hold time                                                        -0.0327     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.2894
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0513


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1483    0.0551 @   0.1551 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1971    0.1192     0.2743 r
  core/be/be_mem/n52 (net)                      2      21.3648              0.0000     0.2743 r
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.1971   -0.0441 &   0.2302 r
  data arrival time                                                                    0.2302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3274 r
  library hold time                                                        -0.0542     0.2732
  data required time                                                                   0.2732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2732
  data arrival time                                                                   -0.2302
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0430


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2     112.5993              0.0000     0.1000 f
  U3388/IN5 (AO222X1)                                             0.0782    0.0177 @   0.1177 f
  U3388/Q (AO222X1)                                               0.0393    0.0757     0.1933 f
  mem_resp_li[87] (net)                         1       4.0957              0.0000     0.1933 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.1933 f
  uce_0__uce/mem_resp_i[87] (net)                       4.0957              0.0000     0.1933 f
  uce_0__uce/U185/IN2 (AND2X1)                                    0.0393   -0.0009 &   0.1924 f
  uce_0__uce/U185/Q (AND2X1)                                      0.0600    0.0768     0.2693 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3      13.9038              0.0000     0.2693 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.2693 f
  data_mem_pkt_li[30] (net)                            13.9038              0.0000     0.2693 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.2693 f
  core/data_mem_pkt_i[31] (net)                        13.9038              0.0000     0.2693 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.2693 f
  core/fe/data_mem_pkt_i[31] (net)                     13.9038              0.0000     0.2693 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.2693 f
  core/fe/mem/data_mem_pkt_i[31] (net)                 13.9038              0.0000     0.2693 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.2693 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)          13.9038              0.0000     0.2693 f
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.0600   -0.0011 &   0.2682 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0350    0.0690     0.3372 f
  core/fe/mem/icache/n523 (net)                 1       2.2575              0.0000     0.3372 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0350    0.0000 &   0.3373 f
  data arrival time                                                                    0.3373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0145     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0419


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      66.2789              0.0000     0.1000 f
  U3389/IN5 (AO222X1)                                             0.0254    0.0077 @   0.1077 f
  U3389/Q (AO222X1)                                               0.0617    0.0815     0.1892 f
  mem_resp_li[88] (net)                         1      12.1314              0.0000     0.1892 f
  uce_0__uce/mem_resp_i[88] (bp_uce_02_2)                                   0.0000     0.1892 f
  uce_0__uce/mem_resp_i[88] (net)                      12.1314              0.0000     0.1892 f
  uce_0__uce/U186/IN2 (AND2X1)                                    0.0617   -0.0012 &   0.1880 f
  uce_0__uce/U186/Q (AND2X1)                                      0.0615    0.0827     0.2707 f
  uce_0__uce/data_mem_pkt_o[32] (net)           3      14.2559              0.0000     0.2707 f
  uce_0__uce/data_mem_pkt_o[32] (bp_uce_02_2)                               0.0000     0.2707 f
  data_mem_pkt_li[31] (net)                            14.2559              0.0000     0.2707 f
  core/data_mem_pkt_i[32] (bp_core_minimal_02_0)                            0.0000     0.2707 f
  core/data_mem_pkt_i[32] (net)                        14.2559              0.0000     0.2707 f
  core/fe/data_mem_pkt_i[32] (bp_fe_top_02_0)                               0.0000     0.2707 f
  core/fe/data_mem_pkt_i[32] (net)                     14.2559              0.0000     0.2707 f
  core/fe/mem/data_mem_pkt_i[32] (bp_fe_mem_02_0)                           0.0000     0.2707 f
  core/fe/mem/data_mem_pkt_i[32] (net)                 14.2559              0.0000     0.2707 f
  core/fe/mem/icache/data_mem_pkt_i[32] (bp_fe_icache_02_0)                 0.0000     0.2707 f
  core/fe/mem/icache/data_mem_pkt_i[32] (net)          14.2559              0.0000     0.2707 f
  core/fe/mem/icache/U1523/IN1 (MUX21X1)                          0.0615    0.0002 &   0.2709 f
  core/fe/mem/icache/U1523/Q (MUX21X1)                            0.0354    0.0696     0.3405 f
  core/fe/mem/icache/n524 (net)                 1       2.3746              0.0000     0.3405 f
  core/fe/mem/icache/uncached_load_data_r_reg_30_/D (DFFX1)       0.0354    0.0000 &   0.3405 f
  data arrival time                                                                    0.3405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_30_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3405
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0386


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      70.2549              0.0000     0.1000 f
  U3369/IN5 (AO222X1)                                             0.0290    0.0091 @   0.1091 f
  U3369/Q (AO222X1)                                               0.0769    0.0922     0.2013 f
  mem_resp_li[73] (net)                         1      17.6351              0.0000     0.2013 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2013 f
  uce_0__uce/mem_resp_i[73] (net)                      17.6351              0.0000     0.2013 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.0769   -0.0159 &   0.1854 f
  uce_0__uce/U169/Q (AND2X1)                                      0.0628    0.0861     0.2714 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      14.5302              0.0000     0.2714 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.2714 f
  data_mem_pkt_li[16] (net)                            14.5302              0.0000     0.2714 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.2714 f
  core/data_mem_pkt_i[17] (net)                        14.5302              0.0000     0.2714 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.2714 f
  core/fe/data_mem_pkt_i[17] (net)                     14.5302              0.0000     0.2714 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.2714 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 14.5302              0.0000     0.2714 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.2714 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          14.5302              0.0000     0.2714 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.0628   -0.0050 &   0.2665 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0353    0.0698     0.3363 f
  core/fe/mem/icache/n509 (net)                 1       2.3414              0.0000     0.3363 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0353    0.0000 &   0.3363 f
  data arrival time                                                                    0.3363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0155     0.3741
  data required time                                                                   0.3741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3741
  data arrival time                                                                   -0.3363
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0378


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U250/IN1 (AND2X1)                                0.0987    0.0000 &   0.2400 f
  core/be/be_mem/U250/Q (AND2X1)                                  0.0325    0.0644     0.3043 f
  core/be/be_mem/n44 (net)                      1       3.4604              0.0000     0.3043 f
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0325    0.0000 &   0.3044 f
  data arrival time                                                                    0.3044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3274 r
  library hold time                                                         0.0147     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.3044
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0377


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN39 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN30 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN34 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1475    0.0471 @   0.1471 r
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0561    0.0887     0.2358 r
  core/be/be_mem/csr/n753 (net)                 5      21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.0561   -0.0005 &   0.2353 r
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0273    0.0526     0.2879 r
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.5523              0.0000     0.2879 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0273    0.0000 &   0.2879 r
  data arrival time                                                                    0.2879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  clock reconvergence pessimism                                             0.0000     0.3486
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3486 r
  library hold time                                                        -0.0239     0.3246
  data required time                                                                   0.3246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3246
  data arrival time                                                                   -0.2879
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0367


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      77.6033              0.0000     0.1000 f
  U3375/IN5 (AO222X1)                                             0.0366    0.0050 @   0.1050 f
  U3375/Q (AO222X1)                                               0.0518    0.0772     0.1822 f
  mem_resp_li[78] (net)                         1       8.6240              0.0000     0.1822 f
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.1822 f
  uce_0__uce/mem_resp_i[78] (net)                       8.6240              0.0000     0.1822 f
  uce_0__uce/U176/IN2 (AND2X1)                                    0.0518   -0.0045 &   0.1776 f
  uce_0__uce/U176/Q (AND2X1)                                      0.0759    0.0888     0.2664 f
  uce_0__uce/data_mem_pkt_o[22] (net)           3      19.2981              0.0000     0.2664 f
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.2664 f
  data_mem_pkt_li[21] (net)                            19.2981              0.0000     0.2664 f
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.2664 f
  core/data_mem_pkt_i[22] (net)                        19.2981              0.0000     0.2664 f
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.2664 f
  core/fe/data_mem_pkt_i[22] (net)                     19.2981              0.0000     0.2664 f
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.2664 f
  core/fe/mem/data_mem_pkt_i[22] (net)                 19.2981              0.0000     0.2664 f
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.2664 f
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          19.2981              0.0000     0.2664 f
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.0759   -0.0010 &   0.2654 f
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0363    0.0721     0.3375 f
  core/fe/mem/icache/n514 (net)                 1       2.4064              0.0000     0.3375 f
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0363    0.0000 &   0.3375 f
  data arrival time                                                                    0.3375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                             0.0000     0.3582
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.3582 r
  library hold time                                                         0.0152     0.3734
  data required time                                                                   0.3734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3734
  data arrival time                                                                   -0.3375
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0359


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2     115.0221              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0758    0.0126 @   0.1126 f
  U3381/Q (AO222X1)                                               0.0410    0.0767     0.1893 f
  mem_resp_li[82] (net)                         1       4.7319              0.0000     0.1893 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.1893 f
  uce_0__uce/mem_resp_i[82] (net)                       4.7319              0.0000     0.1893 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.0410    0.0001 &   0.1894 f
  uce_0__uce/U180/Q (AND2X1)                                      0.0771    0.0870     0.2764 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3      19.7403              0.0000     0.2764 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.2764 f
  data_mem_pkt_li[25] (net)                            19.7403              0.0000     0.2764 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.2764 f
  core/data_mem_pkt_i[26] (net)                        19.7403              0.0000     0.2764 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.2764 f
  core/fe/data_mem_pkt_i[26] (net)                     19.7403              0.0000     0.2764 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.2764 f
  core/fe/mem/data_mem_pkt_i[26] (net)                 19.7403              0.0000     0.2764 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.2764 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)          19.7403              0.0000     0.2764 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.0771   -0.0027 &   0.2737 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0359    0.0718     0.3455 f
  core/fe/mem/icache/n518 (net)                 1       2.2205              0.0000     0.3455 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0359    0.0000 &   0.3455 f
  data arrival time                                                                    0.3455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0143     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.3455
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0334


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1759/INP (NBUFFX2)                                     0.1503    0.0532 @   0.1532 r
  icc_place1759/Z (NBUFFX2)                                       0.1149    0.1172 @   0.2704 r
  n2380 (net)                                  15      62.7614              0.0000     0.2704 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)                      0.0000     0.2704 r
  fifo_0__mem_fifo/reset_i (net)                       62.7614              0.0000     0.2704 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)             0.0000     0.2704 r
  fifo_0__mem_fifo/dff_full/reset_i (net)              62.7614              0.0000     0.2704 r
  fifo_0__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.1150    0.0022 @   0.2726 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0437    0.0416     0.3142 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       2.4655              0.0000     0.3142 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0437    0.0000 &   0.3142 f
  data arrival time                                                                    0.3142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                             0.0000     0.3341
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3341 r
  library hold time                                                         0.0127     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.3142
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0326


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1759/INP (NBUFFX2)                                     0.1503    0.0532 @   0.1532 r
  icc_place1759/Z (NBUFFX2)                                       0.1149    0.1172 @   0.2704 r
  n2380 (net)                                  15      62.7614              0.0000     0.2704 r
  core/IN33 (bp_core_minimal_02_0)                                          0.0000     0.2704 r
  core/IN33 (net)                                      62.7614              0.0000     0.2704 r
  core/be/IN24 (bp_be_top_02_0)                                             0.0000     0.2704 r
  core/be/IN24 (net)                                   62.7614              0.0000     0.2704 r
  core/be/be_mem/IN30 (bp_be_mem_top_02_0)                                  0.0000     0.2704 r
  core/be/be_mem/IN30 (net)                            62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/IN1 (bp_tlb_02_8_3)                                   0.0000     0.2704 r
  core/be/be_mem/dtlb/IN1 (net)                        62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_15)           0.0000     0.2704 r
  core/be/be_mem/dtlb/r_v_reg/reset_i (net)            62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/r_v_reg/U4/IN1 (NOR2X0)                     0.1150    0.0011 @   0.2715 r
  core/be/be_mem/dtlb/r_v_reg/U4/QN (NOR2X0)                      0.0512    0.0425     0.3140 f
  core/be/be_mem/dtlb/r_v_reg/n3 (net)          1       2.6413              0.0000     0.3140 f
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D (DFFX1)             0.0512    0.0000 &   0.3140 f
  data arrival time                                                                    0.3140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3348     0.3348
  clock reconvergence pessimism                                             0.0000     0.3348
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3348 r
  library hold time                                                         0.0108     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0316


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN39 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN39 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN30 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN30 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN34 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN34 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place11/INP (NBUFFX2)                    0.1475    0.0471 @   0.1471 r
  core/be/be_mem/csr/icc_place11/Z (NBUFFX2)                      0.0561    0.0887     0.2358 r
  core/be/be_mem/csr/n753 (net)                 5      21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       21.6897              0.0000     0.2358 r
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.0561   -0.0005 &   0.2353 r
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0284    0.0608     0.2961 r
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.2187              0.0000     0.2961 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0284    0.0000 &   0.2961 r
  data arrival time                                                                    0.2961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  clock reconvergence pessimism                                             0.0000     0.3486
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3486 r
  library hold time                                                        -0.0242     0.3244
  data required time                                                                   0.3244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3244
  data arrival time                                                                   -0.2961
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U40/IN1 (AND2X1)                                 0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U40/Q (AND2X1)                                   0.0426    0.0733     0.3133 f
  core/be/be_mem/n69 (net)                      3       7.8320              0.0000     0.3133 f
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0426    0.0000 &   0.3133 f
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3274 r
  library hold time                                                         0.0122     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0263


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  reset_i (in)                                     0.0000    0.0000 @   0.1000 r
  reset_i (net)                 25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                      0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                        0.0697    0.0975     0.2625 r
  n2388 (net)                    8      31.9045              0.0000     0.2625 r
  uce_1__uce/reset_i (bp_uce_02_3)                           0.0000     0.2625 r
  uce_1__uce/reset_i (net)              31.9045              0.0000     0.2625 r
  uce_1__uce/U89/IN2 (NOR3X0)                      0.0697    0.0008 &   0.2633 r
  uce_1__uce/U89/QN (NOR3X0)                       0.0661    0.0560     0.3193 f
  uce_1__uce/n127 (net)          1       2.8844              0.0000     0.3193 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)              0.0661   -0.0012 &   0.3181 f
  data arrival time                                                     0.3181

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (propagated)                           0.3356     0.3356
  clock reconvergence pessimism                              0.0000     0.3356
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)                      0.0000     0.3356 r
  library hold time                                          0.0082     0.3438
  data required time                                                    0.3438
  -------------------------------------------------------------------------------------------------
  data required time                                                    0.3438
  data arrival time                                                    -0.3181
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.0257


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      81.4501              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0386    0.0110 @   0.1110 f
  U3205/Q (AO222X1)                                               0.0322    0.0627     0.1738 f
  mem_resp_li[631] (net)                        1       1.9758              0.0000     0.1738 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1738 f
  uce_1__uce/mem_resp_i[61] (net)                       1.9758              0.0000     0.1738 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0322   -0.0003 &   0.1735 f
  uce_1__uce/U105/Q (AND2X1)                                      0.1009    0.0982     0.2716 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      27.8238              0.0000     0.2716 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2716 f
  data_mem_pkt_li[527] (net)                           27.8238              0.0000     0.2716 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2716 f
  core/data_mem_pkt_i[528] (net)                       27.8238              0.0000     0.2716 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2716 f
  core/be/data_mem_pkt_i[5] (net)                      27.8238              0.0000     0.2716 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2716 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               27.8238              0.0000     0.2716 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2716 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        27.8238              0.0000     0.2716 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1009   -0.0235 &   0.2481 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0363    0.0755     0.3237 f
  core/be/be_mem/dcache/n2314 (net)             1       2.2453              0.0000     0.3237 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0363    0.0000 &   0.3237 f
  data arrival time                                                                    0.3237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                         0.0147     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.3237
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0236


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1759/INP (NBUFFX2)                                     0.1503    0.0532 @   0.1532 r
  icc_place1759/Z (NBUFFX2)                                       0.1149    0.1172 @   0.2704 r
  n2380 (net)                                  15      62.7614              0.0000     0.2704 r
  core/IN34 (bp_core_minimal_02_0)                                          0.0000     0.2704 r
  core/IN34 (net)                                      62.7614              0.0000     0.2704 r
  core/be/IN25 (bp_be_top_02_0)                                             0.0000     0.2704 r
  core/be/IN25 (net)                                   62.7614              0.0000     0.2704 r
  core/be/be_mem/IN31 (bp_be_mem_top_02_0)                                  0.0000     0.2704 r
  core/be/be_mem/IN31 (net)                            62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/IN2 (bp_tlb_02_8_3)                                   0.0000     0.2704 r
  core/be/be_mem/dtlb/IN2 (net)                        62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.2704 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)         62.7614              0.0000     0.2704 r
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.1150    0.0011 @   0.2715 r
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.0817    0.0644     0.3359 f
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1       7.7752              0.0000     0.3359 f
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.0817   -0.0092 &   0.3266 f
  data arrival time                                                                    0.3266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  clock reconvergence pessimism                                             0.0000     0.3439
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3439 r
  library hold time                                                         0.0059     0.3498
  data required time                                                                   0.3498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3498
  data arrival time                                                                   -0.3266
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0231


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2     110.2431              0.0000     0.1000 f
  U3361/IN5 (AO222X1)                                             0.0753    0.0312 @   0.1312 f
  U3361/Q (AO222X1)                                               0.0404    0.0762     0.2073 f
  mem_resp_li[65] (net)                         1       4.5294              0.0000     0.2073 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2073 f
  uce_0__uce/mem_resp_i[65] (net)                       4.5294              0.0000     0.2073 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.0404   -0.0041 &   0.2032 f
  uce_0__uce/U160/Q (AND2X1)                                      0.0634    0.0792     0.2824 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      15.0823              0.0000     0.2824 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.2824 f
  data_mem_pkt_li[8] (net)                             15.0823              0.0000     0.2824 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.2824 f
  core/data_mem_pkt_i[9] (net)                         15.0823              0.0000     0.2824 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.2824 f
  core/fe/data_mem_pkt_i[9] (net)                      15.0823              0.0000     0.2824 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.2824 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  15.0823              0.0000     0.2824 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.2824 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           15.0823              0.0000     0.2824 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.0634   -0.0009 &   0.2815 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0352    0.0698     0.3513 f
  core/fe/mem/icache/n501 (net)                 1       2.2758              0.0000     0.3513 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0352    0.0000 &   0.3513 f
  data arrival time                                                                    0.3513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                             0.0000     0.3584
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.3584 r
  library hold time                                                         0.0155     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.3513
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0227


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2     115.6111              0.0000     0.1000 f
  U3368/IN3 (AO222X1)                                             0.0785    0.0155 @   0.1155 f
  U3368/Q (AO222X1)                                               0.0413    0.0993     0.2147 f
  mem_resp_li[72] (net)                         1       4.6366              0.0000     0.2147 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2147 f
  uce_0__uce/mem_resp_i[72] (net)                       4.6366              0.0000     0.2147 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.0413   -0.0017 &   0.2131 f
  uce_0__uce/U168/Q (AND2X1)                                      0.0568    0.0753     0.2884 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      12.7712              0.0000     0.2884 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.2884 f
  data_mem_pkt_li[15] (net)                            12.7712              0.0000     0.2884 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.2884 f
  core/data_mem_pkt_i[16] (net)                        12.7712              0.0000     0.2884 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.2884 f
  core/fe/data_mem_pkt_i[16] (net)                     12.7712              0.0000     0.2884 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.2884 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 12.7712              0.0000     0.2884 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.2884 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          12.7712              0.0000     0.2884 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.0568   -0.0009 &   0.2875 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0355    0.0688     0.3563 f
  core/fe/mem/icache/n508 (net)                 1       2.4507              0.0000     0.3563 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0355    0.0000 &   0.3564 f
  data arrival time                                                                    0.3564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  clock reconvergence pessimism                                             0.0000     0.3645
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.3645 r
  library hold time                                                         0.0144     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.3564
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0226


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2     130.9932              0.0000     0.1000 f
  U3423/IN5 (AO222X1)                                             0.0931    0.0349 @   0.1349 f
  U3423/Q (AO222X1)                                               0.0450    0.0822     0.2171 f
  mem_resp_li[119] (net)                        1       5.8263              0.0000     0.2171 f
  uce_0__uce/mem_resp_i[119] (bp_uce_02_2)                                  0.0000     0.2171 f
  uce_0__uce/mem_resp_i[119] (net)                      5.8263              0.0000     0.2171 f
  uce_0__uce/U220/IN2 (AND2X1)                                    0.0450   -0.0006 &   0.2165 f
  uce_0__uce/U220/Q (AND2X1)                                      0.0469    0.0701     0.2866 f
  uce_0__uce/data_mem_pkt_o[63] (net)           3       9.2778              0.0000     0.2866 f
  uce_0__uce/data_mem_pkt_o[63] (bp_uce_02_2)                               0.0000     0.2866 f
  data_mem_pkt_li[62] (net)                             9.2778              0.0000     0.2866 f
  core/data_mem_pkt_i[63] (bp_core_minimal_02_0)                            0.0000     0.2866 f
  core/data_mem_pkt_i[63] (net)                         9.2778              0.0000     0.2866 f
  core/fe/data_mem_pkt_i[63] (bp_fe_top_02_0)                               0.0000     0.2866 f
  core/fe/data_mem_pkt_i[63] (net)                      9.2778              0.0000     0.2866 f
  core/fe/mem/data_mem_pkt_i[63] (bp_fe_mem_02_0)                           0.0000     0.2866 f
  core/fe/mem/data_mem_pkt_i[63] (net)                  9.2778              0.0000     0.2866 f
  core/fe/mem/icache/data_mem_pkt_i[63] (bp_fe_icache_02_0)                 0.0000     0.2866 f
  core/fe/mem/icache/data_mem_pkt_i[63] (net)           9.2778              0.0000     0.2866 f
  core/fe/mem/icache/U1497/IN1 (MUX21X1)                          0.0469    0.0002 &   0.2868 f
  core/fe/mem/icache/U1497/Q (MUX21X1)                            0.0348    0.0669     0.3537 f
  core/fe/mem/icache/n555 (net)                 1       2.5455              0.0000     0.3537 f
  core/fe/mem/icache/uncached_load_data_r_reg_61_/D (DFFX1)       0.0348    0.0000 &   0.3537 f
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_61_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0156     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/director/npc/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1759/INP (NBUFFX2)                                     0.1465    0.0521 @   0.1521 f
  icc_place1759/Z (NBUFFX2)                                       0.1014    0.1099 @   0.2620 f
  n2380 (net)                                  15      57.4099              0.0000     0.2620 f
  core/IN30 (bp_core_minimal_02_0)                                          0.0000     0.2620 f
  core/IN30 (net)                                      57.4099              0.0000     0.2620 f
  core/be/IN21 (bp_be_top_02_0)                                             0.0000     0.2620 f
  core/be/IN21 (net)                                   57.4099              0.0000     0.2620 f
  core/be/be_checker/IN21 (bp_be_checker_top_02_0)                          0.0000     0.2620 f
  core/be/be_checker/IN21 (net)                        57.4099              0.0000     0.2620 f
  core/be/be_checker/director/IN1 (bp_be_director_02_0)                     0.0000     0.2620 f
  core/be/be_checker/director/IN1 (net)                57.4099              0.0000     0.2620 f
  core/be/be_checker/director/npc/reset_i (bsg_dff_reset_en_39_80000000_0)   0.0000    0.2620 f
  core/be/be_checker/director/npc/reset_i (net)        57.4099              0.0000     0.2620 f
  core/be/be_checker/director/npc/U51/IN5 (AO221X1)               0.1015    0.0021 @   0.2641 f
  core/be/be_checker/director/npc/U51/Q (AO221X1)                 0.0353    0.0678     0.3319 f
  core/be/be_checker/director/npc/n1 (net)      1       2.8910              0.0000     0.3319 f
  core/be/be_checker/director/npc/data_r_reg_31_/D (DFFX1)        0.0353    0.0000 &   0.3319 f
  data arrival time                                                                    0.3319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3352     0.3352
  clock reconvergence pessimism                                             0.0000     0.3352
  core/be/be_checker/director/npc/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3352 r
  library hold time                                                         0.0147     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.3319
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0180


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2     105.6765              0.0000     0.1000 f
  U3408/IN5 (AO222X1)                                             0.0725    0.0187 @   0.1187 f
  U3408/Q (AO222X1)                                               0.0643    0.0928     0.2115 f
  mem_resp_li[105] (net)                        1      13.0021              0.0000     0.2115 f
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                                  0.0000     0.2115 f
  uce_0__uce/mem_resp_i[105] (net)                     13.0021              0.0000     0.2115 f
  uce_0__uce/U205/IN2 (AND2X1)                                    0.0643   -0.0132 &   0.1982 f
  uce_0__uce/U205/Q (AND2X1)                                      0.0700    0.0882     0.2865 f
  uce_0__uce/data_mem_pkt_o[49] (net)           3      17.2072              0.0000     0.2865 f
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                               0.0000     0.2865 f
  data_mem_pkt_li[48] (net)                            17.2072              0.0000     0.2865 f
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                            0.0000     0.2865 f
  core/data_mem_pkt_i[49] (net)                        17.2072              0.0000     0.2865 f
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                               0.0000     0.2865 f
  core/fe/data_mem_pkt_i[49] (net)                     17.2072              0.0000     0.2865 f
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                           0.0000     0.2865 f
  core/fe/mem/data_mem_pkt_i[49] (net)                 17.2072              0.0000     0.2865 f
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)                 0.0000     0.2865 f
  core/fe/mem/icache/data_mem_pkt_i[49] (net)          17.2072              0.0000     0.2865 f
  core/fe/mem/icache/U1512/IN1 (MUX21X1)                          0.0700   -0.0010 &   0.2855 f
  core/fe/mem/icache/U1512/Q (MUX21X1)                            0.0358    0.0711     0.3565 f
  core/fe/mem/icache/n541 (net)                 1       2.3620              0.0000     0.3565 f
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)       0.0358    0.0000 &   0.3565 f
  data arrival time                                                                    0.3565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0154     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.3565
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0175


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2     113.3785              0.0000     0.1000 f
  U3374/IN3 (AO222X1)                                             0.0784    0.0231 @   0.1231 f
  U3374/Q (AO222X1)                                               0.0423    0.0984     0.2215 f
  mem_resp_li[77] (net)                         1       4.2977              0.0000     0.2215 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2215 f
  uce_0__uce/mem_resp_i[77] (net)                       4.2977              0.0000     0.2215 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.0423    0.0001 &   0.2216 f
  uce_0__uce/U173/Q (AND2X1)                                      0.0509    0.0720     0.2935 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3      10.7060              0.0000     0.2935 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.2935 f
  data_mem_pkt_li[20] (net)                            10.7060              0.0000     0.2935 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.2935 f
  core/data_mem_pkt_i[21] (net)                        10.7060              0.0000     0.2935 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.2935 f
  core/fe/data_mem_pkt_i[21] (net)                     10.7060              0.0000     0.2935 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.2935 f
  core/fe/mem/data_mem_pkt_i[21] (net)                 10.7060              0.0000     0.2935 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.2935 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          10.7060              0.0000     0.2935 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.0509    0.0001 &   0.2936 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0363    0.0683     0.3620 f
  core/fe/mem/icache/n513 (net)                 1       2.7828              0.0000     0.3620 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0363    0.0000 &   0.3620 f
  data arrival time                                                                    0.3620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.3650 r
  library hold time                                                         0.0142     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.3620
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0172


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      65.2111              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0256    0.0085 @   0.1085 f
  U3266/Q (AO222X1)                                               0.0357    0.0625     0.1710 f
  mem_resp_li[686] (net)                        1       3.1134              0.0000     0.1710 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1710 f
  uce_1__uce/mem_resp_i[116] (net)                      3.1134              0.0000     0.1710 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0357   -0.0002 &   0.1708 f
  uce_1__uce/U164/Q (AND2X1)                                      0.0821    0.0886     0.2594 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      21.4751              0.0000     0.2594 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2594 f
  data_mem_pkt_li[582] (net)                           21.4751              0.0000     0.2594 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2594 f
  core/data_mem_pkt_i[583] (net)                       21.4751              0.0000     0.2594 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2594 f
  core/be/data_mem_pkt_i[60] (net)                     21.4751              0.0000     0.2594 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2594 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              21.4751              0.0000     0.2594 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2594 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       21.4751              0.0000     0.2594 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0821   -0.0020 &   0.2574 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0341    0.0738     0.3312 f
  core/be/be_mem/dcache/n2259 (net)             1       2.7491              0.0000     0.3312 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0341    0.0000 &   0.3312 f
  data arrival time                                                                    0.3312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0152     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.3312
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0155


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2     116.2691              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0799    0.0107 @   0.1107 f
  U3355/Q (AO222X1)                                               0.0735    0.1000     0.2107 f
  mem_resp_li[61] (net)                         1      16.2472              0.0000     0.2107 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2107 f
  uce_0__uce/mem_resp_i[61] (net)                      16.2472              0.0000     0.2107 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.0735   -0.0010 &   0.2097 f
  uce_0__uce/U156/Q (AND2X1)                                      0.0611    0.0844     0.2941 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      13.9444              0.0000     0.2941 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.2941 f
  data_mem_pkt_li[4] (net)                             13.9444              0.0000     0.2941 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.2941 f
  core/data_mem_pkt_i[5] (net)                         13.9444              0.0000     0.2941 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.2941 f
  core/fe/data_mem_pkt_i[5] (net)                      13.9444              0.0000     0.2941 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.2941 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  13.9444              0.0000     0.2941 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.2941 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           13.9444              0.0000     0.2941 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.0611   -0.0039 &   0.2902 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0345    0.0697     0.3598 f
  core/fe/mem/icache/n497 (net)                 1       2.4390              0.0000     0.3598 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0345    0.0000 &   0.3599 f
  data arrival time                                                                    0.3599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                             0.0000     0.3588
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3588 r
  library hold time                                                         0.0157     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0146


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      64.6239              0.0000     0.1000 f
  U3421/IN3 (AO222X1)                                             0.0282    0.0097 @   0.1097 f
  U3421/Q (AO222X1)                                               0.0736    0.1157     0.2254 f
  mem_resp_li[117] (net)                        1      16.2333              0.0000     0.2254 f
  uce_0__uce/mem_resp_i[117] (bp_uce_02_2)                                  0.0000     0.2254 f
  uce_0__uce/mem_resp_i[117] (net)                     16.2333              0.0000     0.2254 f
  uce_0__uce/U218/IN2 (AND2X1)                                    0.0736   -0.0138 &   0.2117 f
  uce_0__uce/U218/Q (AND2X1)                                      0.0563    0.0815     0.2932 f
  uce_0__uce/data_mem_pkt_o[61] (net)           3      12.2531              0.0000     0.2932 f
  uce_0__uce/data_mem_pkt_o[61] (bp_uce_02_2)                               0.0000     0.2932 f
  data_mem_pkt_li[60] (net)                            12.2531              0.0000     0.2932 f
  core/data_mem_pkt_i[61] (bp_core_minimal_02_0)                            0.0000     0.2932 f
  core/data_mem_pkt_i[61] (net)                        12.2531              0.0000     0.2932 f
  core/fe/data_mem_pkt_i[61] (bp_fe_top_02_0)                               0.0000     0.2932 f
  core/fe/data_mem_pkt_i[61] (net)                     12.2531              0.0000     0.2932 f
  core/fe/mem/data_mem_pkt_i[61] (bp_fe_mem_02_0)                           0.0000     0.2932 f
  core/fe/mem/data_mem_pkt_i[61] (net)                 12.2531              0.0000     0.2932 f
  core/fe/mem/icache/data_mem_pkt_i[61] (bp_fe_icache_02_0)                 0.0000     0.2932 f
  core/fe/mem/icache/data_mem_pkt_i[61] (net)          12.2531              0.0000     0.2932 f
  core/fe/mem/icache/U1499/IN1 (MUX21X1)                          0.0563   -0.0005 &   0.2926 f
  core/fe/mem/icache/U1499/Q (MUX21X1)                            0.0349    0.0682     0.3608 f
  core/fe/mem/icache/n553 (net)                 1       2.2388              0.0000     0.3608 f
  core/fe/mem/icache/uncached_load_data_r_reg_59_/D (DFFX1)       0.0349    0.0000 &   0.3608 f
  data arrival time                                                                    0.3608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_59_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0156     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3608
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0134


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1759/INP (NBUFFX2)                                     0.1503    0.0532 @   0.1532 r
  icc_place1759/Z (NBUFFX2)                                       0.1149    0.1172 @   0.2704 r
  n2380 (net)                                  15      62.7614              0.0000     0.2704 r
  core/IN28 (bp_core_minimal_02_0)                                          0.0000     0.2704 r
  core/IN28 (net)                                      62.7614              0.0000     0.2704 r
  core/fe/IN5 (bp_fe_top_02_0)                                              0.0000     0.2704 r
  core/fe/IN5 (net)                                    62.7614              0.0000     0.2704 r
  core/fe/mem/IN4 (bp_fe_mem_02_0)                                          0.0000     0.2704 r
  core/fe/mem/IN4 (net)                                62.7614              0.0000     0.2704 r
  core/fe/mem/icache/IN3 (bp_fe_icache_02_0)                                0.0000     0.2704 r
  core/fe/mem/icache/IN3 (net)                         62.7614              0.0000     0.2704 r
  core/fe/mem/icache/cache_req_v_reg/reset_i (bsg_dff_reset_width_p1_18)    0.0000     0.2704 r
  core/fe/mem/icache/cache_req_v_reg/reset_i (net)     62.7614              0.0000     0.2704 r
  core/fe/mem/icache/cache_req_v_reg/U4/IN1 (NOR2X0)              0.1151    0.0017 @   0.2721 r
  core/fe/mem/icache/cache_req_v_reg/U4/QN (NOR2X0)               0.1250    0.0914     0.3634 f
  core/fe/mem/icache/cache_req_v_reg/n3 (net)     1    15.6872              0.0000     0.3634 f
  core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_/D (DFFX1)      0.1250   -0.0342 &   0.3292 f
  data arrival time                                                                    0.3292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  clock reconvergence pessimism                                             0.0000     0.3433
  core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_/CLK (DFFX1)              0.0000     0.3433 r
  library hold time                                                        -0.0011     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.3292
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0130


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U249/IN2 (AND3X1)                                0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U249/Q (AND3X1)                                  0.0458    0.0942     0.3342 f
  core/be/be_mem/n46 (net)                      1       5.3724              0.0000     0.3342 f
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0458   -0.0078 &   0.3264 f
  data arrival time                                                                    0.3264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3271 r
  library hold time                                                         0.0114     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.3264
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0122


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U368/IN2 (AO22X1)                                0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0342    0.0902     0.3302 f
  core/be/be_mem/n36 (net)                      1       2.9688              0.0000     0.3302 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0342    0.0000 &   0.3302 f
  data arrival time                                                                    0.3302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3273 r
  library hold time                                                         0.0142     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3302
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0113


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN8 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN7 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN18 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (net)                      31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/U2048/IN3 (OA22X1)                        0.0697    0.0003 &   0.2628 r
  core/be/be_mem/dcache/U2048/Q (OA22X1)                          0.0311    0.0739     0.3367 r
  core/be/be_mem/dcache/n2436 (net)             1       2.4325              0.0000     0.3367 r
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/D (DFFX1)         0.0311    0.0000 &   0.3367 r
  data arrival time                                                                    0.3367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/CLK (DFFX1)                 0.0000     0.3732 r
  library hold time                                                        -0.0258     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.3367
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0108


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2     134.9581              0.0000     0.1000 f
  U3398/IN5 (AO222X1)                                             0.1117    0.0224 @   0.1224 f
  U3398/Q (AO222X1)                                               0.0524    0.0903     0.2127 f
  mem_resp_li[97] (net)                         1       8.1091              0.0000     0.2127 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2127 f
  uce_0__uce/mem_resp_i[97] (net)                       8.1091              0.0000     0.2127 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.0524   -0.0013 &   0.2115 f
  uce_0__uce/U196/Q (AND2X1)                                      0.0735    0.0875     0.2990 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3      18.4666              0.0000     0.2990 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.2990 f
  data_mem_pkt_li[40] (net)                            18.4666              0.0000     0.2990 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.2990 f
  core/data_mem_pkt_i[41] (net)                        18.4666              0.0000     0.2990 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.2990 f
  core/fe/data_mem_pkt_i[41] (net)                     18.4666              0.0000     0.2990 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.2990 f
  core/fe/mem/data_mem_pkt_i[41] (net)                 18.4666              0.0000     0.2990 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.2990 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          18.4666              0.0000     0.2990 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.0735   -0.0013 &   0.2977 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0356    0.0712     0.3689 f
  core/fe/mem/icache/n533 (net)                 1       2.1968              0.0000     0.3689 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0356    0.0000 &   0.3689 f
  data arrival time                                                                    0.3689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0143     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3689
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0102


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2     114.0837              0.0000     0.1000 f
  U3417/IN5 (AO222X1)                                             0.0834    0.0301 @   0.1301 f
  U3417/Q (AO222X1)                                               0.0760    0.1021     0.2322 f
  mem_resp_li[113] (net)                        1      17.1146              0.0000     0.2322 f
  uce_0__uce/mem_resp_i[113] (bp_uce_02_2)                                  0.0000     0.2322 f
  uce_0__uce/mem_resp_i[113] (net)                     17.1146              0.0000     0.2322 f
  uce_0__uce/U213/IN2 (AND2X1)                                    0.0760   -0.0200 &   0.2122 f
  uce_0__uce/U213/Q (AND2X1)                                      0.0603    0.0843     0.2965 f
  uce_0__uce/data_mem_pkt_o[57] (net)           3      13.6311              0.0000     0.2965 f
  uce_0__uce/data_mem_pkt_o[57] (bp_uce_02_2)                               0.0000     0.2965 f
  data_mem_pkt_li[56] (net)                            13.6311              0.0000     0.2965 f
  core/data_mem_pkt_i[57] (bp_core_minimal_02_0)                            0.0000     0.2965 f
  core/data_mem_pkt_i[57] (net)                        13.6311              0.0000     0.2965 f
  core/fe/data_mem_pkt_i[57] (bp_fe_top_02_0)                               0.0000     0.2965 f
  core/fe/data_mem_pkt_i[57] (net)                     13.6311              0.0000     0.2965 f
  core/fe/mem/data_mem_pkt_i[57] (bp_fe_mem_02_0)                           0.0000     0.2965 f
  core/fe/mem/data_mem_pkt_i[57] (net)                 13.6311              0.0000     0.2965 f
  core/fe/mem/icache/data_mem_pkt_i[57] (bp_fe_icache_02_0)                 0.0000     0.2965 f
  core/fe/mem/icache/data_mem_pkt_i[57] (net)          13.6311              0.0000     0.2965 f
  core/fe/mem/icache/U1503/IN1 (MUX21X1)                          0.0603   -0.0016 &   0.2949 f
  core/fe/mem/icache/U1503/Q (MUX21X1)                            0.0347    0.0697     0.3646 f
  core/fe/mem/icache/n549 (net)                 1       2.5130              0.0000     0.3646 f
  core/fe/mem/icache/uncached_load_data_r_reg_55_/D (DFFX1)       0.0347    0.0000 &   0.3646 f
  data arrival time                                                                    0.3646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_55_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0156     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.3646
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0097


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2     110.7087              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0766    0.0258 @   0.1258 f
  U3354/Q (AO222X1)                                               0.0387    0.0970     0.2229 f
  mem_resp_li[60] (net)                         1       3.8331              0.0000     0.2229 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2229 f
  uce_0__uce/mem_resp_i[60] (net)                       3.8331              0.0000     0.2229 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.0387   -0.0015 &   0.2213 f
  uce_0__uce/U155/Q (AND2X1)                                      0.0591    0.0762     0.2975 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      13.6129              0.0000     0.2975 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.2975 f
  data_mem_pkt_li[3] (net)                             13.6129              0.0000     0.2975 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.2975 f
  core/data_mem_pkt_i[4] (net)                         13.6129              0.0000     0.2975 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.2975 f
  core/fe/data_mem_pkt_i[4] (net)                      13.6129              0.0000     0.2975 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.2975 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  13.6129              0.0000     0.2975 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.2975 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           13.6129              0.0000     0.2975 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.0591   -0.0035 &   0.2940 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0365    0.0710     0.3650 f
  core/fe/mem/icache/n496 (net)                 1       3.1679              0.0000     0.3650 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0365   -0.0003 &   0.3646 f
  data arrival time                                                                    0.3646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                         0.0152     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.3646
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0096


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U251/IN2 (AND3X1)                                0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U251/Q (AND3X1)                                  0.0452    0.0937     0.3337 f
  core/be/be_mem/n38 (net)                      1       5.1807              0.0000     0.3337 f
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0452   -0.0040 &   0.3297 f
  data arrival time                                                                    0.3297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3271 r
  library hold time                                                         0.0116     0.3387
  data required time                                                                   0.3387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3387
  data arrival time                                                                   -0.3297
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0090


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      75.1728              0.0000     0.1000 r
  U3359/IN5 (AO222X1)                                             0.0357    0.0093 @   0.1093 r
  U3359/Q (AO222X1)                                               0.0450    0.0719     0.1811 r
  mem_resp_li[63] (net)                         1       6.6737              0.0000     0.1811 r
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.1811 r
  uce_0__uce/mem_resp_i[63] (net)                       6.6737              0.0000     0.1811 r
  uce_0__uce/U158/IN2 (AND2X1)                                    0.0450   -0.0041 &   0.1770 r
  uce_0__uce/U158/Q (AND2X1)                                      0.0592    0.0727     0.2497 r
  uce_0__uce/data_mem_pkt_o[7] (net)            3      12.7572              0.0000     0.2497 r
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.2497 r
  data_mem_pkt_li[6] (net)                             12.7572              0.0000     0.2497 r
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.2497 r
  core/data_mem_pkt_i[7] (net)                         12.7572              0.0000     0.2497 r
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.2497 r
  core/fe/data_mem_pkt_i[7] (net)                      12.7572              0.0000     0.2497 r
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.2497 r
  core/fe/mem/data_mem_pkt_i[7] (net)                  12.7572              0.0000     0.2497 r
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.2497 r
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           12.7572              0.0000     0.2497 r
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.0592   -0.0014 &   0.2484 r
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0344    0.0765     0.3248 r
  core/fe/mem/icache/n499 (net)                 1       2.6280              0.0000     0.3248 r
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0344   -0.0002 &   0.3247 r
  data arrival time                                                                    0.3247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                        -0.0255     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3247
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0086


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2     107.5756              0.0000     0.1000 f
  U3404/IN5 (AO222X1)                                             0.0733    0.0240 @   0.1240 f
  U3404/Q (AO222X1)                                               0.0576    0.0884     0.2124 f
  mem_resp_li[101] (net)                        1      10.5938              0.0000     0.2124 f
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                                  0.0000     0.2124 f
  uce_0__uce/mem_resp_i[101] (net)                     10.5938              0.0000     0.2124 f
  uce_0__uce/U200/IN2 (AND2X1)                                    0.0576   -0.0002 &   0.2121 f
  uce_0__uce/U200/Q (AND2X1)                                      0.0804    0.0926     0.3047 f
  uce_0__uce/data_mem_pkt_o[45] (net)           3      20.8021              0.0000     0.3047 f
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                               0.0000     0.3047 f
  data_mem_pkt_li[44] (net)                            20.8021              0.0000     0.3047 f
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                            0.0000     0.3047 f
  core/data_mem_pkt_i[45] (net)                        20.8021              0.0000     0.3047 f
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                               0.0000     0.3047 f
  core/fe/data_mem_pkt_i[45] (net)                     20.8021              0.0000     0.3047 f
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                           0.0000     0.3047 f
  core/fe/mem/data_mem_pkt_i[45] (net)                 20.8021              0.0000     0.3047 f
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)                 0.0000     0.3047 f
  core/fe/mem/icache/data_mem_pkt_i[45] (net)          20.8021              0.0000     0.3047 f
  core/fe/mem/icache/U1516/IN1 (MUX21X1)                          0.0804   -0.0059 &   0.2988 f
  core/fe/mem/icache/U1516/Q (MUX21X1)                            0.0353    0.0723     0.3711 f
  core/fe/mem/icache/n537 (net)                 1       2.2192              0.0000     0.3711 f
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)       0.0353    0.0000 &   0.3711 f
  data arrival time                                                                    0.3711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0080


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      56.3873              0.0000     0.1000 r
  U3352/IN5 (AO222X1)                                             0.0214    0.0077 @   0.1077 r
  U3352/Q (AO222X1)                                               0.0463    0.0693     0.1770 r
  mem_resp_li[58] (net)                         1       7.0377              0.0000     0.1770 r
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.1770 r
  uce_0__uce/mem_resp_i[58] (net)                       7.0377              0.0000     0.1770 r
  uce_0__uce/U153/IN2 (AND2X1)                                    0.0463   -0.0024 &   0.1746 r
  uce_0__uce/U153/Q (AND2X1)                                      0.0713    0.0793     0.2538 r
  uce_0__uce/data_mem_pkt_o[2] (net)            3      17.0854              0.0000     0.2538 r
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.2538 r
  data_mem_pkt_li[1] (net)                             17.0854              0.0000     0.2538 r
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.2538 r
  core/data_mem_pkt_i[2] (net)                         17.0854              0.0000     0.2538 r
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.2538 r
  core/fe/data_mem_pkt_i[2] (net)                      17.0854              0.0000     0.2538 r
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.2538 r
  core/fe/mem/data_mem_pkt_i[2] (net)                  17.0854              0.0000     0.2538 r
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.2538 r
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           17.0854              0.0000     0.2538 r
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.0713   -0.0075 &   0.2463 r
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0343    0.0789     0.3253 r
  core/fe/mem/icache/n494 (net)                 1       2.4834              0.0000     0.3253 r
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0343    0.0000 &   0.3253 r
  data arrival time                                                                    0.3253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                        -0.0255     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3253
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0080


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2     113.7696              0.0000     0.1000 f
  U3393/IN3 (AO222X1)                                             0.0789    0.0269 @   0.1269 f
  U3393/Q (AO222X1)                                               0.0407    0.0993     0.2261 f
  mem_resp_li[92] (net)                         1       4.6080              0.0000     0.2261 f
  uce_0__uce/mem_resp_i[92] (bp_uce_02_2)                                   0.0000     0.2261 f
  uce_0__uce/mem_resp_i[92] (net)                       4.6080              0.0000     0.2261 f
  uce_0__uce/U191/IN2 (AND2X1)                                    0.0407   -0.0003 &   0.2259 f
  uce_0__uce/U191/Q (AND2X1)                                      0.0702    0.0830     0.3089 f
  uce_0__uce/data_mem_pkt_o[36] (net)           3      17.3997              0.0000     0.3089 f
  uce_0__uce/data_mem_pkt_o[36] (bp_uce_02_2)                               0.0000     0.3089 f
  data_mem_pkt_li[35] (net)                            17.3997              0.0000     0.3089 f
  core/data_mem_pkt_i[36] (bp_core_minimal_02_0)                            0.0000     0.3089 f
  core/data_mem_pkt_i[36] (net)                        17.3997              0.0000     0.3089 f
  core/fe/data_mem_pkt_i[36] (bp_fe_top_02_0)                               0.0000     0.3089 f
  core/fe/data_mem_pkt_i[36] (net)                     17.3997              0.0000     0.3089 f
  core/fe/mem/data_mem_pkt_i[36] (bp_fe_mem_02_0)                           0.0000     0.3089 f
  core/fe/mem/data_mem_pkt_i[36] (net)                 17.3997              0.0000     0.3089 f
  core/fe/mem/icache/data_mem_pkt_i[36] (bp_fe_icache_02_0)                 0.0000     0.3089 f
  core/fe/mem/icache/data_mem_pkt_i[36] (net)          17.3997              0.0000     0.3089 f
  core/fe/mem/icache/U957/IN1 (MUX21X1)                           0.0702   -0.0077 &   0.3012 f
  core/fe/mem/icache/U957/Q (MUX21X1)                             0.0354    0.0708     0.3719 f
  core/fe/mem/icache/n528 (net)                 1       2.2268              0.0000     0.3719 f
  core/fe/mem/icache/uncached_load_data_r_reg_34_/D (DFFX1)       0.0354    0.0000 &   0.3719 f
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_34_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0072


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      75.6432              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0383    0.0144 @   0.1144 f
  U3216/Q (AO222X1)                                               0.0340    0.0641     0.1784 f
  mem_resp_li[641] (net)                        1       2.5686              0.0000     0.1784 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.1784 f
  uce_1__uce/mem_resp_i[71] (net)                       2.5686              0.0000     0.1784 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0340    0.0000 &   0.1784 f
  uce_1__uce/U116/Q (AND2X1)                                      0.1269    0.1128 @   0.2912 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      36.8627              0.0000     0.2912 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2912 f
  data_mem_pkt_li[537] (net)                           36.8627              0.0000     0.2912 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2912 f
  core/data_mem_pkt_i[538] (net)                       36.8627              0.0000     0.2912 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2912 f
  core/be/data_mem_pkt_i[15] (net)                     36.8627              0.0000     0.2912 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2912 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              36.8627              0.0000     0.2912 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2912 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       36.8627              0.0000     0.2912 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1270   -0.0331 @   0.2581 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0380    0.0805     0.3386 f
  core/be/be_mem/dcache/n2304 (net)             1       2.6448              0.0000     0.3386 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0380    0.0000 &   0.3386 f
  data arrival time                                                                    0.3386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0152     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3386
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0070


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1477    0.0538 @   0.1538 f
  core/be/be_mem/U39/QN (NOR2X0)                                  0.1250    0.0687     0.2225 r
  core/be/be_mem/n65 (net)                      5       9.9221              0.0000     0.2225 r
  core/be/be_mem/U250/IN1 (AND2X1)                                0.1250    0.0000 &   0.2226 r
  core/be/be_mem/U250/Q (AND2X1)                                  0.0351    0.0724     0.2950 r
  core/be/be_mem/n44 (net)                      1       3.6328              0.0000     0.2950 r
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0351    0.0000 &   0.2950 r
  data arrival time                                                                    0.2950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3274 r
  library hold time                                                        -0.0254     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.2950
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0070


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2     103.6012              0.0000     0.1000 f
  U3397/IN5 (AO222X1)                                             0.0646    0.0085 @   0.1085 f
  U3397/Q (AO222X1)                                               0.0762    0.0994     0.2080 f
  mem_resp_li[96] (net)                         1      17.4463              0.0000     0.2080 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2080 f
  uce_0__uce/mem_resp_i[96] (net)                      17.4463              0.0000     0.2080 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.0762   -0.0056 &   0.2023 f
  uce_0__uce/U195/Q (AND2X1)                                      0.0732    0.0919     0.2942 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3      18.1222              0.0000     0.2942 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.2942 f
  data_mem_pkt_li[39] (net)                            18.1222              0.0000     0.2942 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.2942 f
  core/data_mem_pkt_i[40] (net)                        18.1222              0.0000     0.2942 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.2942 f
  core/fe/data_mem_pkt_i[40] (net)                     18.1222              0.0000     0.2942 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.2942 f
  core/fe/mem/data_mem_pkt_i[40] (net)                 18.1222              0.0000     0.2942 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.2942 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)          18.1222              0.0000     0.2942 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.0732    0.0008 &   0.2950 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0364    0.0719     0.3669 f
  core/fe/mem/icache/n532 (net)                 1       2.5003              0.0000     0.3669 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0364   -0.0004 &   0.3665 f
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0152     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0068


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2     126.0364              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0937    0.0092 @   0.1092 f
  U3245/Q (AO222X1)                                               0.0353    0.0746     0.1839 f
  mem_resp_li[666] (net)                        1       2.4661              0.0000     0.1839 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1839 f
  uce_1__uce/mem_resp_i[96] (net)                       2.4661              0.0000     0.1839 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0353   -0.0009 &   0.1830 f
  uce_1__uce/U143/Q (AND2X1)                                      0.1020    0.0995     0.2825 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      28.1977              0.0000     0.2825 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2825 f
  data_mem_pkt_li[562] (net)                           28.1977              0.0000     0.2825 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2825 f
  core/data_mem_pkt_i[563] (net)                       28.1977              0.0000     0.2825 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2825 f
  core/be/data_mem_pkt_i[40] (net)                     28.1977              0.0000     0.2825 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2825 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              28.1977              0.0000     0.2825 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2825 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       28.1977              0.0000     0.2825 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.1020   -0.0160 &   0.2664 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0358    0.0758     0.3422 f
  core/be/be_mem/dcache/n2279 (net)             1       2.2788              0.0000     0.3422 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0358    0.0000 &   0.3423 f
  data arrival time                                                                    0.3423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  clock reconvergence pessimism                                             0.0000     0.3331
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3331 r
  library hold time                                                         0.0158     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.3423
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0067


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      65.2111              0.0000     0.1000 f
  U3420/IN1 (AO222X1)                                             0.0256    0.0085 @   0.1085 f
  U3420/Q (AO222X1)                                               0.0760    0.1333     0.2419 f
  mem_resp_li[116] (net)                        1      15.9854              0.0000     0.2419 f
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2419 f
  uce_0__uce/mem_resp_i[116] (net)                     15.9854              0.0000     0.2419 f
  uce_0__uce/U217/IN2 (AND2X1)                                    0.0760   -0.0213 &   0.2205 f
  uce_0__uce/U217/Q (AND2X1)                                      0.0581    0.0830     0.3035 f
  uce_0__uce/data_mem_pkt_o[60] (net)           3      12.8536              0.0000     0.3035 f
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.3035 f
  data_mem_pkt_li[59] (net)                            12.8536              0.0000     0.3035 f
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.3035 f
  core/data_mem_pkt_i[60] (net)                        12.8536              0.0000     0.3035 f
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.3035 f
  core/fe/data_mem_pkt_i[60] (net)                     12.8536              0.0000     0.3035 f
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.3035 f
  core/fe/mem/data_mem_pkt_i[60] (net)                 12.8536              0.0000     0.3035 f
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.3035 f
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          12.8536              0.0000     0.3035 f
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.0581   -0.0047 &   0.2989 f
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0358    0.0693     0.3681 f
  core/fe/mem/icache/n552 (net)                 1       2.5308              0.0000     0.3681 f
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0358    0.0000 &   0.3682 f
  data arrival time                                                                    0.3682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0154     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.3682
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0058


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2     147.9912              0.0000     0.1000 f
  U3353/IN5 (AO222X1)                                             0.1404    0.0113 @   0.1113 f
  U3353/Q (AO222X1)                                               0.0662    0.1034     0.2146 f
  mem_resp_li[59] (net)                         1      12.7674              0.0000     0.2146 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2146 f
  uce_0__uce/mem_resp_i[59] (net)                      12.7674              0.0000     0.2146 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0662   -0.0079 &   0.2067 f
  uce_0__uce/U154/Q (AND2X1)                                      0.0890    0.0993     0.3060 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      23.6934              0.0000     0.3060 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3060 f
  data_mem_pkt_li[2] (net)                             23.6934              0.0000     0.3060 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3060 f
  core/data_mem_pkt_i[3] (net)                         23.6934              0.0000     0.3060 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3060 f
  core/fe/data_mem_pkt_i[3] (net)                      23.6934              0.0000     0.3060 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3060 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  23.6934              0.0000     0.3060 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3060 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           23.6934              0.0000     0.3060 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.0890   -0.0124 &   0.2935 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0364    0.0758     0.3693 f
  core/fe/mem/icache/n495 (net)                 1       3.1301              0.0000     0.3693 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0364   -0.0003 &   0.3690 f
  data arrival time                                                                    0.3690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                         0.0152     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.3690
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0053


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      99.5969              0.0000     0.1000 f
  U3419/IN5 (AO222X1)                                             0.0616    0.0252 @   0.1252 f
  U3419/Q (AO222X1)                                               0.0683    0.0937     0.2190 f
  mem_resp_li[115] (net)                        1      14.5389              0.0000     0.2190 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2190 f
  uce_0__uce/mem_resp_i[115] (net)                     14.5389              0.0000     0.2190 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.0683   -0.0063 &   0.2126 f
  uce_0__uce/U216/Q (AND2X1)                                      0.0638    0.0853     0.2979 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3      14.9882              0.0000     0.2979 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.2979 f
  data_mem_pkt_li[58] (net)                            14.9882              0.0000     0.2979 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.2979 f
  core/data_mem_pkt_i[59] (net)                        14.9882              0.0000     0.2979 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.2979 f
  core/fe/data_mem_pkt_i[59] (net)                     14.9882              0.0000     0.2979 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.2979 f
  core/fe/mem/data_mem_pkt_i[59] (net)                 14.9882              0.0000     0.2979 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.2979 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          14.9882              0.0000     0.2979 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.0638   -0.0016 &   0.2964 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0374    0.0727     0.3691 f
  core/fe/mem/icache/n551 (net)                 1       3.5079              0.0000     0.3691 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0374   -0.0004 &   0.3687 f
  data arrival time                                                                    0.3687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0150     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.3687
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0050


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2     122.7419              0.0000     0.1000 r
  U3363/IN5 (AO222X1)                                             0.0826    0.0084 @   0.1084 r
  U3363/Q (AO222X1)                                               0.0330    0.0736     0.1820 r
  mem_resp_li[67] (net)                         1       2.1425              0.0000     0.1820 r
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.1820 r
  uce_0__uce/mem_resp_i[67] (net)                       2.1425              0.0000     0.1820 r
  uce_0__uce/U163/IN2 (AND2X1)                                    0.0330   -0.0001 &   0.1819 r
  uce_0__uce/U163/Q (AND2X1)                                      0.0667    0.0754     0.2573 r
  uce_0__uce/data_mem_pkt_o[11] (net)           3      15.5408              0.0000     0.2573 r
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.2573 r
  data_mem_pkt_li[10] (net)                            15.5408              0.0000     0.2573 r
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.2573 r
  core/data_mem_pkt_i[11] (net)                        15.5408              0.0000     0.2573 r
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.2573 r
  core/fe/data_mem_pkt_i[11] (net)                     15.5408              0.0000     0.2573 r
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.2573 r
  core/fe/mem/data_mem_pkt_i[11] (net)                 15.5408              0.0000     0.2573 r
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.2573 r
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          15.5408              0.0000     0.2573 r
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.0667   -0.0001 &   0.2572 r
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0344    0.0781     0.3353 r
  core/fe/mem/icache/n503 (net)                 1       2.5754              0.0000     0.3353 r
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0344    0.0000 &   0.3353 r
  data arrival time                                                                    0.3353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3650 r
  library hold time                                                        -0.0252     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.3353
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0044


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2      73.4655              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0339    0.0140 @   0.1140 f
  U3271/Q (AO222X1)                                               0.0486    0.0744     0.1884 f
  mem_resp_li[691] (net)                        1       7.4815              0.0000     0.1884 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1884 f
  uce_1__uce/mem_resp_i[121] (net)                      7.4815              0.0000     0.1884 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0486   -0.0053 &   0.1832 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0877    0.0947     0.2778 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      23.3309              0.0000     0.2778 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2778 f
  data_mem_pkt_li[587] (net)                           23.3309              0.0000     0.2778 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2778 f
  core/data_mem_pkt_i[588] (net)                       23.3309              0.0000     0.2778 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2778 f
  core/be/data_mem_pkt_i[65] (net)                     23.3309              0.0000     0.2778 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2778 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              23.3309              0.0000     0.2778 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2778 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       23.3309              0.0000     0.2778 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0877   -0.0078 &   0.2700 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0329    0.0736     0.3436 f
  core/be/be_mem/dcache/n2254 (net)             1       2.2948              0.0000     0.3436 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0329    0.0000 &   0.3437 f
  data arrival time                                                                    0.3437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3323 r
  library hold time                                                         0.0155     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.3437
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0041


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2     205.5072              0.0000     0.1000 f
  U3365/IN5 (AO222X1)                                             0.2593    0.0342 @   0.1342 f
  U3365/Q (AO222X1)                                               0.0466    0.1011     0.2353 f
  mem_resp_li[69] (net)                         1       5.0398              0.0000     0.2353 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2353 f
  uce_0__uce/mem_resp_i[69] (net)                       5.0398              0.0000     0.2353 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0466   -0.0014 &   0.2339 f
  uce_0__uce/U165/Q (AND2X1)                                      0.0500    0.0724     0.3063 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      10.3638              0.0000     0.3063 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3063 f
  data_mem_pkt_li[12] (net)                            10.3638              0.0000     0.3063 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3063 f
  core/data_mem_pkt_i[13] (net)                        10.3638              0.0000     0.3063 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3063 f
  core/fe/data_mem_pkt_i[13] (net)                     10.3638              0.0000     0.3063 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3063 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 10.3638              0.0000     0.3063 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3063 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          10.3638              0.0000     0.3063 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.0500    0.0001 &   0.3064 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0368    0.0686     0.3750 f
  core/fe/mem/icache/n505 (net)                 1       2.9614              0.0000     0.3750 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0368   -0.0002 &   0.3747 f
  data arrival time                                                                    0.3747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0140     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.3747
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0040


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2      82.3985              0.0000     0.1000 f
  U3359/IN1 (AO222X1)                                             0.0422    0.0174 @   0.1174 f
  U3359/Q (AO222X1)                                               0.0462    0.1164     0.2338 f
  mem_resp_li[63] (net)                         1       6.6689              0.0000     0.2338 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2338 f
  uce_0__uce/mem_resp_i[63] (net)                       6.6689              0.0000     0.2338 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.0462   -0.0044 &   0.2293 f
  uce_0__uce/U158/Q (AND2X1)                                      0.0543    0.0749     0.3042 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      11.8557              0.0000     0.3042 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3042 f
  data_mem_pkt_li[6] (net)                             11.8557              0.0000     0.3042 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3042 f
  core/data_mem_pkt_i[7] (net)                         11.8557              0.0000     0.3042 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3042 f
  core/fe/data_mem_pkt_i[7] (net)                      11.8557              0.0000     0.3042 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3042 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  11.8557              0.0000     0.3042 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3042 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           11.8557              0.0000     0.3042 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.0543   -0.0012 &   0.3030 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0354    0.0683     0.3713 f
  core/fe/mem/icache/n499 (net)                 1       2.4556              0.0000     0.3713 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0354   -0.0002 &   0.3711 f
  data arrival time                                                                    0.3711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0031


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1759/INP (NBUFFX2)                                     0.1465    0.0521 @   0.1521 f
  icc_place1759/Z (NBUFFX2)                                       0.1014    0.1099 @   0.2620 f
  n2380 (net)                                  15      57.4099              0.0000     0.2620 f
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)                      0.0000     0.2620 f
  fifo_0__mem_fifo/reset_i (net)                       57.4099              0.0000     0.2620 f
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)             0.0000     0.2620 f
  fifo_0__mem_fifo/dff_full/reset_i (net)              57.4099              0.0000     0.2620 f
  fifo_0__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.1015    0.0017 @   0.2638 f
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0494    0.0374     0.3011 r
  fifo_0__mem_fifo/dff_full/n2 (net)            1       2.6379              0.0000     0.3011 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0494    0.0000 &   0.3012 r
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  clock reconvergence pessimism                                             0.0000     0.3341
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3341 r
  library hold time                                                        -0.0300     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0030


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2     100.8248              0.0000     0.1000 f
  U3366/IN5 (AO222X1)                                             0.0664    0.0275 @   0.1275 f
  U3366/Q (AO222X1)                                               0.0467    0.0798     0.2073 f
  mem_resp_li[70] (net)                         1       6.8092              0.0000     0.2073 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2073 f
  uce_0__uce/mem_resp_i[70] (net)                       6.8092              0.0000     0.2073 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.0467   -0.0021 &   0.2052 f
  uce_0__uce/U166/Q (AND2X1)                                      0.0869    0.0938     0.2990 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      23.0874              0.0000     0.2990 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.2990 f
  data_mem_pkt_li[13] (net)                            23.0874              0.0000     0.2990 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.2990 f
  core/data_mem_pkt_i[14] (net)                        23.0874              0.0000     0.2990 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.2990 f
  core/fe/data_mem_pkt_i[14] (net)                     23.0874              0.0000     0.2990 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.2990 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 23.0874              0.0000     0.2990 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.2990 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          23.0874              0.0000     0.2990 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.0869   -0.0019 &   0.2971 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0361    0.0737     0.3708 f
  core/fe/mem/icache/n506 (net)                 1       2.3690              0.0000     0.3708 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0361    0.0000 &   0.3708 f
  data arrival time                                                                    0.3708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  clock reconvergence pessimism                                             0.0000     0.3583
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.3583 r
  library hold time                                                         0.0153     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.3708
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0028


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1759/INP (NBUFFX2)                                     0.1465    0.0521 @   0.1521 f
  icc_place1759/Z (NBUFFX2)                                       0.1014    0.1099 @   0.2620 f
  n2380 (net)                                  15      57.4099              0.0000     0.2620 f
  core/IN33 (bp_core_minimal_02_0)                                          0.0000     0.2620 f
  core/IN33 (net)                                      57.4099              0.0000     0.2620 f
  core/be/IN24 (bp_be_top_02_0)                                             0.0000     0.2620 f
  core/be/IN24 (net)                                   57.4099              0.0000     0.2620 f
  core/be/be_mem/IN30 (bp_be_mem_top_02_0)                                  0.0000     0.2620 f
  core/be/be_mem/IN30 (net)                            57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/IN1 (bp_tlb_02_8_3)                                   0.0000     0.2620 f
  core/be/be_mem/dtlb/IN1 (net)                        57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_15)           0.0000     0.2620 f
  core/be/be_mem/dtlb/r_v_reg/reset_i (net)            57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/r_v_reg/U4/IN1 (NOR2X0)                     0.1019    0.0008 @   0.2628 f
  core/be/be_mem/dtlb/r_v_reg/U4/QN (NOR2X0)                      0.0546    0.0383     0.3011 r
  core/be/be_mem/dtlb/r_v_reg/n3 (net)          1       2.8137              0.0000     0.3011 r
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D (DFFX1)             0.0546    0.0000 &   0.3011 r
  data arrival time                                                                    0.3011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3348     0.3348
  clock reconvergence pessimism                                             0.0000     0.3348
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3348 r
  library hold time                                                        -0.0316     0.3032
  data required time                                                                   0.3032
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3032
  data arrival time                                                                   -0.3011
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0020


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2     121.5159              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0858    0.0236 @   0.1236 f
  U3261/Q (AO222X1)                                               0.0349    0.0733     0.1969 f
  mem_resp_li[681] (net)                        1       2.4582              0.0000     0.1969 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1969 f
  uce_1__uce/mem_resp_i[111] (net)                      2.4582              0.0000     0.1969 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0349    0.0000 &   0.1969 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0784    0.0863     0.2832 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      20.2117              0.0000     0.2832 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2832 f
  data_mem_pkt_li[577] (net)                           20.2117              0.0000     0.2832 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2832 f
  core/data_mem_pkt_i[578] (net)                       20.2117              0.0000     0.2832 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2832 f
  core/be/data_mem_pkt_i[55] (net)                     20.2117              0.0000     0.2832 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2832 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              20.2117              0.0000     0.2832 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2832 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       20.2117              0.0000     0.2832 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0784   -0.0114 &   0.2718 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0351    0.0740     0.3459 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0914              0.0000     0.3459 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0351   -0.0009 &   0.3450 f
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                             0.0000     0.3313
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3313 r
  library hold time                                                         0.0150     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0013


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      81.6323              0.0000     0.1000 f
  U3382/IN5 (AO222X1)                                             0.0353    0.0049 @   0.1049 f
  U3382/Q (AO222X1)                                               0.0761    0.0931     0.1980 f
  mem_resp_li[83] (net)                         1      17.3634              0.0000     0.1980 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.1980 f
  uce_0__uce/mem_resp_i[83] (net)                      17.3634              0.0000     0.1980 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.0761   -0.0007 &   0.1973 f
  uce_0__uce/U181/Q (AND2X1)                                      0.1076    0.1113 @   0.3085 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3      30.1501              0.0000     0.3085 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.3085 f
  data_mem_pkt_li[26] (net)                            30.1501              0.0000     0.3085 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.3085 f
  core/data_mem_pkt_i[27] (net)                        30.1501              0.0000     0.3085 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.3085 f
  core/fe/data_mem_pkt_i[27] (net)                     30.1501              0.0000     0.3085 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.3085 f
  core/fe/mem/data_mem_pkt_i[27] (net)                 30.1501              0.0000     0.3085 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.3085 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)          30.1501              0.0000     0.3085 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.1077   -0.0148 @   0.2937 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0381    0.0782     0.3719 f
  core/fe/mem/icache/n519 (net)                 1       2.9373              0.0000     0.3719 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0381    0.0000 &   0.3719 f
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0148     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0010


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2     112.5888              0.0000     0.1000 f
  U3406/IN5 (AO222X1)                                             0.0805    0.0281 @   0.1281 f
  U3406/Q (AO222X1)                                               0.0694    0.0975     0.2256 f
  mem_resp_li[103] (net)                        1      14.7428              0.0000     0.2256 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2256 f
  uce_0__uce/mem_resp_i[103] (net)                     14.7428              0.0000     0.2256 f
  uce_0__uce/U203/IN2 (AND2X1)                                    0.0694   -0.0116 &   0.2140 f
  uce_0__uce/U203/Q (AND2X1)                                      0.0699    0.0889     0.3029 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3      17.0791              0.0000     0.3029 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.3029 f
  data_mem_pkt_li[46] (net)                            17.0791              0.0000     0.3029 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.3029 f
  core/data_mem_pkt_i[47] (net)                        17.0791              0.0000     0.3029 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.3029 f
  core/fe/data_mem_pkt_i[47] (net)                     17.0791              0.0000     0.3029 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.3029 f
  core/fe/mem/data_mem_pkt_i[47] (net)                 17.0791              0.0000     0.3029 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.3029 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)          17.0791              0.0000     0.3029 f
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.0699   -0.0021 &   0.3008 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0378    0.0726     0.3734 f
  core/fe/mem/icache/n539 (net)                 1       3.0524              0.0000     0.3734 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0378   -0.0014 &   0.3720 f
  data arrival time                                                                    0.3720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.3579 r
  library hold time                                                         0.0149     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.3720
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0008


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2      91.4957              0.0000     0.1000 f
  U3394/IN3 (AO222X1)                                             0.0550    0.0226 @   0.1226 f
  U3394/Q (AO222X1)                                               0.0535    0.1064     0.2290 f
  mem_resp_li[93] (net)                         1       9.2287              0.0000     0.2290 f
  uce_0__uce/mem_resp_i[93] (bp_uce_02_2)                                   0.0000     0.2290 f
  uce_0__uce/mem_resp_i[93] (net)                       9.2287              0.0000     0.2290 f
  uce_0__uce/U192/IN2 (AND2X1)                                    0.0535   -0.0064 &   0.2226 f
  uce_0__uce/U192/Q (AND2X1)                                      0.0893    0.0967     0.3193 f
  uce_0__uce/data_mem_pkt_o[37] (net)           3      23.8707              0.0000     0.3193 f
  uce_0__uce/data_mem_pkt_o[37] (bp_uce_02_2)                               0.0000     0.3193 f
  data_mem_pkt_li[36] (net)                            23.8707              0.0000     0.3193 f
  core/data_mem_pkt_i[37] (bp_core_minimal_02_0)                            0.0000     0.3193 f
  core/data_mem_pkt_i[37] (net)                        23.8707              0.0000     0.3193 f
  core/fe/data_mem_pkt_i[37] (bp_fe_top_02_0)                               0.0000     0.3193 f
  core/fe/data_mem_pkt_i[37] (net)                     23.8707              0.0000     0.3193 f
  core/fe/mem/data_mem_pkt_i[37] (bp_fe_mem_02_0)                           0.0000     0.3193 f
  core/fe/mem/data_mem_pkt_i[37] (net)                 23.8707              0.0000     0.3193 f
  core/fe/mem/icache/data_mem_pkt_i[37] (bp_fe_icache_02_0)                 0.0000     0.3193 f
  core/fe/mem/icache/data_mem_pkt_i[37] (net)          23.8707              0.0000     0.3193 f
  core/fe/mem/icache/U958/IN1 (MUX21X1)                           0.0893   -0.0149 &   0.3044 f
  core/fe/mem/icache/U958/Q (MUX21X1)                             0.0362    0.0739     0.3784 f
  core/fe/mem/icache/n529 (net)                 1       2.3205              0.0000     0.3784 f
  core/fe/mem/icache/uncached_load_data_r_reg_35_/D (DFFX1)       0.0362    0.0000 &   0.3784 f
  data arrival time                                                                    0.3784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_35_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                         0.0142     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3784
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0007


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2     198.9502              0.0000     0.1000 f
  U3360/IN3 (AO222X1)                                             0.2473    0.0193 @   0.1193 f
  U3360/Q (AO222X1)                                               0.0456    0.1199     0.2392 f
  mem_resp_li[64] (net)                         1       5.5616              0.0000     0.2392 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2392 f
  uce_0__uce/mem_resp_i[64] (net)                       5.5616              0.0000     0.2392 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0456    0.0001 &   0.2393 f
  uce_0__uce/U159/Q (AND2X1)                                      0.0504    0.0724     0.3117 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      10.4871              0.0000     0.3117 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.3117 f
  data_mem_pkt_li[7] (net)                             10.4871              0.0000     0.3117 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.3117 f
  core/data_mem_pkt_i[8] (net)                         10.4871              0.0000     0.3117 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.3117 f
  core/fe/data_mem_pkt_i[8] (net)                      10.4871              0.0000     0.3117 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.3117 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  10.4871              0.0000     0.3117 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.3117 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           10.4871              0.0000     0.3117 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.0504   -0.0007 &   0.3110 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0353    0.0675     0.3785 f
  core/fe/mem/icache/n500 (net)                 1       2.4571              0.0000     0.3785 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0353    0.0000 &   0.3785 f
  data arrival time                                                                    0.3785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.3646 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3785
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0006


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2     153.0578              0.0000     0.1000 f
  U3383/IN5 (AO222X1)                                             0.1329    0.0202 @   0.1202 f
  U3383/Q (AO222X1)                                               0.0994    0.1243     0.2445 f
  mem_resp_li[84] (net)                         1      25.2291              0.0000     0.2445 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2445 f
  uce_0__uce/mem_resp_i[84] (net)                      25.2291              0.0000     0.2445 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.0994   -0.0244 &   0.2202 f
  uce_0__uce/U182/Q (AND2X1)                                      0.0627    0.0894     0.3096 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      14.1186              0.0000     0.3096 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3096 f
  data_mem_pkt_li[27] (net)                            14.1186              0.0000     0.3096 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3096 f
  core/data_mem_pkt_i[28] (net)                        14.1186              0.0000     0.3096 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3096 f
  core/fe/data_mem_pkt_i[28] (net)                     14.1186              0.0000     0.3096 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3096 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 14.1186              0.0000     0.3096 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3096 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          14.1186              0.0000     0.3096 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.0627    0.0003 &   0.3098 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0356    0.0700     0.3799 f
  core/fe/mem/icache/n520 (net)                 1       2.4367              0.0000     0.3799 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0356   -0.0002 &   0.3797 f
  data arrival time                                                                    0.3797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0143     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.3797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0006


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2     139.9059              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.1161    0.0249 @   0.1249 f
  U3249/Q (AO222X1)                                               0.0359    0.0780     0.2029 f
  mem_resp_li[670] (net)                        1       2.2672              0.0000     0.2029 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2029 f
  uce_1__uce/mem_resp_i[100] (net)                      2.2672              0.0000     0.2029 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0359    0.0000 &   0.2029 f
  uce_1__uce/U147/Q (AND2X1)                                      0.0832    0.0892     0.2922 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      21.8394              0.0000     0.2922 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2922 f
  data_mem_pkt_li[566] (net)                           21.8394              0.0000     0.2922 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2922 f
  core/data_mem_pkt_i[567] (net)                       21.8394              0.0000     0.2922 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2922 f
  core/be/data_mem_pkt_i[44] (net)                     21.8394              0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              21.8394              0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       21.8394              0.0000     0.2922 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0832   -0.0172 &   0.2749 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0362    0.0731     0.3481 f
  core/be/be_mem/dcache/n2275 (net)             1       2.3806              0.0000     0.3481 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0362   -0.0005 &   0.3475 f
  data arrival time                                                                    0.3475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                             0.0000     0.3307
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3307 r
  library hold time                                                         0.0157     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.3475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0012


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  reset_i (in)                                     0.0000    0.0000 @   0.1000 f
  reset_i (net)                 25     348.0841              0.0000     0.1000 f
  icc_place1767/INP (NBUFFX2)                      0.1501    0.0636 @   0.1636 f
  icc_place1767/Z (NBUFFX2)                        0.0612    0.0890     0.2525 f
  n2388 (net)                    8      29.3207              0.0000     0.2525 f
  uce_1__uce/reset_i (bp_uce_02_3)                           0.0000     0.2525 f
  uce_1__uce/reset_i (net)              29.3207              0.0000     0.2525 f
  uce_1__uce/U89/IN2 (NOR3X0)                      0.0612    0.0008 &   0.2533 f
  uce_1__uce/U89/QN (NOR3X0)                       0.0792    0.0485     0.3018 r
  uce_1__uce/n127 (net)          1       3.0568              0.0000     0.3018 r
  uce_1__uce/state_r_reg_0_/D (DFFX1)              0.0792   -0.0016 &   0.3002 r
  data arrival time                                                     0.3002

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (propagated)                           0.3356     0.3356
  clock reconvergence pessimism                              0.0000     0.3356
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)                      0.0000     0.3356 r
  library hold time                                         -0.0374     0.2982
  data required time                                                    0.2982
  -------------------------------------------------------------------------------------------------
  data required time                                                    0.2982
  data arrival time                                                    -0.3002
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.0020


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2      66.5386              0.0000     0.1000 r
  U3389/IN5 (AO222X1)                                             0.0256    0.0078 @   0.1078 r
  U3389/Q (AO222X1)                                               0.0605    0.0787     0.1864 r
  mem_resp_li[88] (net)                         1      12.1363              0.0000     0.1864 r
  uce_0__uce/mem_resp_i[88] (bp_uce_02_2)                                   0.0000     0.1864 r
  uce_0__uce/mem_resp_i[88] (net)                      12.1363              0.0000     0.1864 r
  uce_0__uce/U186/IN2 (AND2X1)                                    0.0605   -0.0011 &   0.1854 r
  uce_0__uce/U186/Q (AND2X1)                                      0.0662    0.0784     0.2637 r
  uce_0__uce/data_mem_pkt_o[32] (net)           3      15.1574              0.0000     0.2637 r
  uce_0__uce/data_mem_pkt_o[32] (bp_uce_02_2)                               0.0000     0.2637 r
  data_mem_pkt_li[31] (net)                            15.1574              0.0000     0.2637 r
  core/data_mem_pkt_i[32] (bp_core_minimal_02_0)                            0.0000     0.2637 r
  core/data_mem_pkt_i[32] (net)                        15.1574              0.0000     0.2637 r
  core/fe/data_mem_pkt_i[32] (bp_fe_top_02_0)                               0.0000     0.2637 r
  core/fe/data_mem_pkt_i[32] (net)                     15.1574              0.0000     0.2637 r
  core/fe/mem/data_mem_pkt_i[32] (bp_fe_mem_02_0)                           0.0000     0.2637 r
  core/fe/mem/data_mem_pkt_i[32] (net)                 15.1574              0.0000     0.2637 r
  core/fe/mem/icache/data_mem_pkt_i[32] (bp_fe_icache_02_0)                 0.0000     0.2637 r
  core/fe/mem/icache/data_mem_pkt_i[32] (net)          15.1574              0.0000     0.2637 r
  core/fe/mem/icache/U1523/IN1 (MUX21X1)                          0.0662    0.0002 &   0.2639 r
  core/fe/mem/icache/U1523/Q (MUX21X1)                            0.0343    0.0779     0.3419 r
  core/fe/mem/icache/n524 (net)                 1       2.5470              0.0000     0.3419 r
  core/fe/mem/icache/uncached_load_data_r_reg_30_/D (DFFX1)       0.0343    0.0000 &   0.3419 r
  data arrival time                                                                    0.3419

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_30_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0252     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.3419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0024


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2630 r
  core/IN14 (net)                                      32.6534              0.0000     0.2630 r
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2630 r
  core/be/IN12 (net)                                   32.6534              0.0000     0.2630 r
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2630 r
  core/be/be_mem/IN22 (net)                            32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (net)                     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0729    0.0010 @   0.2639 r
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0568    0.0563     0.3202 f
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.1911              0.0000     0.3202 f
  core/be/be_mem/dcache/lock_counter/U18/IN2 (AND3X1)             0.0568   -0.0013 &   0.3189 f
  core/be/be_mem/dcache/lock_counter/U18/Q (AND3X1)               0.0352    0.0783     0.3972 f
  core/be/be_mem/dcache/lock_counter/n10 (net)     1    2.7179              0.0000     0.3972 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_2_/D (DFFX1)     0.0352    0.0000 &   0.3972 f
  data arrival time                                                                    0.3972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  core/be/be_mem/dcache/lock_counter/count_o_reg_2_/CLK (DFFX1)             0.0000     0.3736 r
  library hold time                                                         0.0210     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.3972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0026


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      92.8865              0.0000     0.1000 f
  U3367/IN5 (AO222X1)                                             0.0583    0.0242 @   0.1242 f
  U3367/Q (AO222X1)                                               0.0842    0.1032     0.2273 f
  mem_resp_li[71] (net)                         1      20.3698              0.0000     0.2273 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2273 f
  uce_0__uce/mem_resp_i[71] (net)                      20.3698              0.0000     0.2273 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.0842   -0.0038 &   0.2235 f
  uce_0__uce/U167/Q (AND2X1)                                      0.0590    0.0848     0.3083 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      13.0454              0.0000     0.3083 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3083 f
  data_mem_pkt_li[14] (net)                            13.0454              0.0000     0.3083 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3083 f
  core/data_mem_pkt_i[15] (net)                        13.0454              0.0000     0.3083 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3083 f
  core/fe/data_mem_pkt_i[15] (net)                     13.0454              0.0000     0.3083 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3083 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 13.0454              0.0000     0.3083 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3083 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          13.0454              0.0000     0.3083 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.0590   -0.0011 &   0.3073 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0351    0.0689     0.3761 f
  core/fe/mem/icache/n507 (net)                 1       2.2849              0.0000     0.3761 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0351    0.0000 &   0.3762 f
  data arrival time                                                                    0.3762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  clock reconvergence pessimism                                             0.0000     0.3580
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.3580 r
  library hold time                                                         0.0155     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.3762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0027


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2     134.0900              0.0000     0.1000 f
  U3415/IN5 (AO222X1)                                             0.1159    0.0391 @   0.1391 f
  U3415/Q (AO222X1)                                               0.0626    0.0980     0.2371 f
  mem_resp_li[111] (net)                        1      11.7751              0.0000     0.2371 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2371 f
  uce_0__uce/mem_resp_i[111] (net)                     11.7751              0.0000     0.2371 f
  uce_0__uce/U211/IN2 (AND2X1)                                    0.0626   -0.0043 &   0.2328 f
  uce_0__uce/U211/Q (AND2X1)                                      0.0680    0.0867     0.3195 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3      16.5030              0.0000     0.3195 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.3195 f
  data_mem_pkt_li[54] (net)                            16.5030              0.0000     0.3195 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.3195 f
  core/data_mem_pkt_i[55] (net)                        16.5030              0.0000     0.3195 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.3195 f
  core/fe/data_mem_pkt_i[55] (net)                     16.5030              0.0000     0.3195 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.3195 f
  core/fe/mem/data_mem_pkt_i[55] (net)                 16.5030              0.0000     0.3195 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.3195 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          16.5030              0.0000     0.3195 f
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.0680   -0.0016 &   0.3179 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0352    0.0715     0.3894 f
  core/fe/mem/icache/n547 (net)                 1       2.6909              0.0000     0.3894 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0352    0.0000 &   0.3894 f
  data arrival time                                                                    0.3894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.3689 r
  library hold time                                                         0.0177     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.3894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0029


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      85.8771              0.0000     0.1000 f
  U3424/IN3 (AO222X1)                                             0.0452    0.0186 @   0.1186 f
  U3424/Q (AO222X1)                                               0.0770    0.1213     0.2399 f
  mem_resp_li[120] (net)                        1      17.7069              0.0000     0.2399 f
  uce_0__uce/mem_resp_i[120] (bp_uce_02_2)                                  0.0000     0.2399 f
  uce_0__uce/mem_resp_i[120] (net)                     17.7069              0.0000     0.2399 f
  uce_0__uce/U221/IN2 (AND2X1)                                    0.0770   -0.0126 &   0.2273 f
  uce_0__uce/U221/Q (AND2X1)                                      0.0544    0.0809     0.3081 f
  uce_0__uce/data_mem_pkt_o[64] (net)           3      11.5284              0.0000     0.3081 f
  uce_0__uce/data_mem_pkt_o[64] (bp_uce_02_2)                               0.0000     0.3081 f
  data_mem_pkt_li[63] (net)                            11.5284              0.0000     0.3081 f
  core/data_mem_pkt_i[64] (bp_core_minimal_02_0)                            0.0000     0.3081 f
  core/data_mem_pkt_i[64] (net)                        11.5284              0.0000     0.3081 f
  core/fe/data_mem_pkt_i[64] (bp_fe_top_02_0)                               0.0000     0.3081 f
  core/fe/data_mem_pkt_i[64] (net)                     11.5284              0.0000     0.3081 f
  core/fe/mem/data_mem_pkt_i[64] (bp_fe_mem_02_0)                           0.0000     0.3081 f
  core/fe/mem/data_mem_pkt_i[64] (net)                 11.5284              0.0000     0.3081 f
  core/fe/mem/icache/data_mem_pkt_i[64] (bp_fe_icache_02_0)                 0.0000     0.3081 f
  core/fe/mem/icache/data_mem_pkt_i[64] (net)          11.5284              0.0000     0.3081 f
  core/fe/mem/icache/U1496/IN1 (MUX21X1)                          0.0544   -0.0017 &   0.3065 f
  core/fe/mem/icache/U1496/Q (MUX21X1)                            0.0389    0.0711     0.3775 f
  core/fe/mem/icache/n556 (net)                 1       3.6355              0.0000     0.3775 f
  core/fe/mem/icache/uncached_load_data_r_reg_62_/D (DFFX1)       0.0389   -0.0012 &   0.3763 f
  data arrival time                                                                    0.3763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_62_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0147     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.3763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0030


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      68.6849              0.0000     0.1000 f
  U3364/IN3 (AO222X1)                                             0.0317    0.0117 @   0.1117 f
  U3364/Q (AO222X1)                                               0.0587    0.1060     0.2177 f
  mem_resp_li[68] (net)                         1      10.9723              0.0000     0.2177 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2177 f
  uce_0__uce/mem_resp_i[68] (net)                      10.9723              0.0000     0.2177 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.0587    0.0004 &   0.2182 f
  uce_0__uce/U164/Q (AND2X1)                                      0.0709    0.0875     0.3056 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      17.5303              0.0000     0.3056 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.3056 f
  data_mem_pkt_li[11] (net)                            17.5303              0.0000     0.3056 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.3056 f
  core/data_mem_pkt_i[12] (net)                        17.5303              0.0000     0.3056 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.3056 f
  core/fe/data_mem_pkt_i[12] (net)                     17.5303              0.0000     0.3056 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.3056 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 17.5303              0.0000     0.3056 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.3056 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          17.5303              0.0000     0.3056 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.0709    0.0003 &   0.3059 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0354    0.0708     0.3767 f
  core/fe/mem/icache/n504 (net)                 1       2.1813              0.0000     0.3767 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0354    0.0000 &   0.3767 f
  data arrival time                                                                    0.3767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                             0.0000     0.3582
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.3582 r
  library hold time                                                         0.0154     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.3767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0030


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2      70.5146              0.0000     0.1000 r
  U3369/IN5 (AO222X1)                                             0.0292    0.0093 @   0.1093 r
  U3369/Q (AO222X1)                                               0.0756    0.0880     0.1972 r
  mem_resp_li[73] (net)                         1      17.6400              0.0000     0.1972 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.1972 r
  uce_0__uce/mem_resp_i[73] (net)                      17.6400              0.0000     0.1972 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.0756   -0.0150 &   0.1822 r
  uce_0__uce/U169/Q (AND2X1)                                      0.0674    0.0807     0.2629 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      15.4317              0.0000     0.2629 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.2629 r
  data_mem_pkt_li[16] (net)                            15.4317              0.0000     0.2629 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.2629 r
  core/data_mem_pkt_i[17] (net)                        15.4317              0.0000     0.2629 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.2629 r
  core/fe/data_mem_pkt_i[17] (net)                     15.4317              0.0000     0.2629 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.2629 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 15.4317              0.0000     0.2629 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.2629 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          15.4317              0.0000     0.2629 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.0674   -0.0048 &   0.2581 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0342    0.0781     0.3362 r
  core/fe/mem/icache/n509 (net)                 1       2.5138              0.0000     0.3362 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0342    0.0000 &   0.3362 r
  data arrival time                                                                    0.3362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0254     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0031


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2     102.6737              0.0000     0.1000 f
  U3362/IN5 (AO222X1)                                             0.0694    0.0248 @   0.1248 f
  U3362/Q (AO222X1)                                               0.0950    0.1120     0.2367 f
  mem_resp_li[66] (net)                         1      24.2461              0.0000     0.2367 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2367 f
  uce_0__uce/mem_resp_i[66] (net)                      24.2461              0.0000     0.2367 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0950   -0.0175 &   0.2192 f
  uce_0__uce/U162/Q (AND2X1)                                      0.0621    0.0884     0.3076 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      13.9840              0.0000     0.3076 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3076 f
  data_mem_pkt_li[9] (net)                             13.9840              0.0000     0.3076 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3076 f
  core/data_mem_pkt_i[10] (net)                        13.9840              0.0000     0.3076 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3076 f
  core/fe/data_mem_pkt_i[10] (net)                     13.9840              0.0000     0.3076 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3076 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 13.9840              0.0000     0.3076 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3076 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          13.9840              0.0000     0.3076 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.0621   -0.0010 &   0.3066 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0361    0.0703     0.3769 f
  core/fe/mem/icache/n502 (net)                 1       2.5947              0.0000     0.3769 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0361    0.0000 &   0.3769 f
  data arrival time                                                                    0.3769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3579 r
  library hold time                                                         0.0153     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.3769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2     146.3595              0.0000     0.1000 f
  U3422/IN5 (AO222X1)                                             0.1388    0.0284 @   0.1284 f
  U3422/Q (AO222X1)                                               0.0697    0.1057     0.2341 f
  mem_resp_li[118] (net)                        1      14.0797              0.0000     0.2341 f
  uce_0__uce/mem_resp_i[118] (bp_uce_02_2)                                  0.0000     0.2341 f
  uce_0__uce/mem_resp_i[118] (net)                     14.0797              0.0000     0.2341 f
  uce_0__uce/U219/IN2 (AND2X1)                                    0.0697   -0.0069 &   0.2271 f
  uce_0__uce/U219/Q (AND2X1)                                      0.0600    0.0832     0.3103 f
  uce_0__uce/data_mem_pkt_o[62] (net)           3      13.6298              0.0000     0.3103 f
  uce_0__uce/data_mem_pkt_o[62] (bp_uce_02_2)                               0.0000     0.3103 f
  data_mem_pkt_li[61] (net)                            13.6298              0.0000     0.3103 f
  core/data_mem_pkt_i[62] (bp_core_minimal_02_0)                            0.0000     0.3103 f
  core/data_mem_pkt_i[62] (net)                        13.6298              0.0000     0.3103 f
  core/fe/data_mem_pkt_i[62] (bp_fe_top_02_0)                               0.0000     0.3103 f
  core/fe/data_mem_pkt_i[62] (net)                     13.6298              0.0000     0.3103 f
  core/fe/mem/data_mem_pkt_i[62] (bp_fe_mem_02_0)                           0.0000     0.3103 f
  core/fe/mem/data_mem_pkt_i[62] (net)                 13.6298              0.0000     0.3103 f
  core/fe/mem/icache/data_mem_pkt_i[62] (bp_fe_icache_02_0)                 0.0000     0.3103 f
  core/fe/mem/icache/data_mem_pkt_i[62] (net)          13.6298              0.0000     0.3103 f
  core/fe/mem/icache/U1498/IN1 (MUX21X1)                          0.0600   -0.0016 &   0.3087 f
  core/fe/mem/icache/U1498/Q (MUX21X1)                            0.0353    0.0701     0.3788 f
  core/fe/mem/icache/n554 (net)                 1       2.7173              0.0000     0.3788 f
  core/fe/mem/icache/uncached_load_data_r_reg_60_/D (DFFX1)       0.0353   -0.0007 &   0.3781 f
  data arrival time                                                                    0.3781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_60_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0039


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[16] (net)                          2      21.7645              0.0000     0.1000 f
  U3303/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3303/Q (AO222X1)                                               0.0346    0.0563     0.1568 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.1568 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.1568 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2164 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2164 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2105 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.2971 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/icc_place18/INP (NBUFFX2)            0.0599   -0.0020 @   0.2951 f
  core/fe/mem/icache/tag_mem/icc_place18/Z (NBUFFX2)              0.0281    0.0563     0.3514 f
  core/fe/mem/icache/tag_mem/n19 (net)          2       7.4125              0.0000     0.3514 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)   0.0281  -0.0008 &   0.3505 f d 
  data arrival time                                                                    0.3505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0043


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2630 r
  core/IN14 (net)                                      32.6534              0.0000     0.2630 r
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2630 r
  core/be/IN12 (net)                                   32.6534              0.0000     0.2630 r
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2630 r
  core/be/be_mem/IN22 (net)                            32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (net)                     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0729    0.0010 @   0.2639 r
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0568    0.0563     0.3202 f
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.1911              0.0000     0.3202 f
  core/be/be_mem/dcache/lock_counter/U20/IN5 (OA221X1)            0.0568   -0.0013 &   0.3189 f
  core/be/be_mem/dcache/lock_counter/U20/Q (OA221X1)              0.0351    0.0798     0.3987 f
  core/be/be_mem/dcache/lock_counter/n8 (net)     1     2.7633              0.0000     0.3987 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/D (DFFX1)     0.0351    0.0000 &   0.3988 f
  data arrival time                                                                    0.3988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/CLK (DFFX1)             0.0000     0.3730 r
  library hold time                                                         0.0210     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.3988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0048


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1477    0.0538 @   0.1538 f
  core/be/be_mem/U39/QN (NOR2X0)                                  0.1250    0.0687     0.2225 r
  core/be/be_mem/n65 (net)                      5       9.9221              0.0000     0.2225 r
  core/be/be_mem/U40/IN1 (AND2X1)                                 0.1250    0.0001 &   0.2226 r
  core/be/be_mem/U40/Q (AND2X1)                                   0.0463    0.0809     0.3035 r
  core/be/be_mem/n69 (net)                      3       8.1452              0.0000     0.3035 r
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0463    0.0000 &   0.3035 r
  data arrival time                                                                    0.3035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                             0.0000     0.3274
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3274 r
  library hold time                                                        -0.0290     0.2984
  data required time                                                                   0.2984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2984
  data arrival time                                                                   -0.3035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2     112.8590              0.0000     0.1000 r
  U3388/IN5 (AO222X1)                                             0.0785    0.0178 @   0.1178 r
  U3388/Q (AO222X1)                                               0.0385    0.0767     0.1944 r
  mem_resp_li[87] (net)                         1       4.1005              0.0000     0.1944 r
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.1944 r
  uce_0__uce/mem_resp_i[87] (net)                       4.1005              0.0000     0.1944 r
  uce_0__uce/U185/IN2 (AND2X1)                                    0.0385   -0.0009 &   0.1935 r
  uce_0__uce/U185/Q (AND2X1)                                      0.0648    0.0750     0.2686 r
  uce_0__uce/data_mem_pkt_o[31] (net)           3      14.8053              0.0000     0.2686 r
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.2686 r
  data_mem_pkt_li[30] (net)                            14.8053              0.0000     0.2686 r
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.2686 r
  core/data_mem_pkt_i[31] (net)                        14.8053              0.0000     0.2686 r
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.2686 r
  core/fe/data_mem_pkt_i[31] (net)                     14.8053              0.0000     0.2686 r
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.2686 r
  core/fe/mem/data_mem_pkt_i[31] (net)                 14.8053              0.0000     0.2686 r
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.2686 r
  core/fe/mem/icache/data_mem_pkt_i[31] (net)          14.8053              0.0000     0.2686 r
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.0648   -0.0012 &   0.2674 r
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0338    0.0774     0.3448 r
  core/fe/mem/icache/n523 (net)                 1       2.4299              0.0000     0.3448 r
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0338    0.0000 &   0.3448 r
  data arrival time                                                                    0.3448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                        -0.0251     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.3448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      92.7643              0.0000     0.1000 f
  U3352/IN1 (AO222X1)                                             0.0554    0.0172 @   0.1172 f
  U3352/Q (AO222X1)                                               0.0474    0.1195     0.2367 f
  mem_resp_li[58] (net)                         1       7.0328              0.0000     0.2367 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2367 f
  uce_0__uce/mem_resp_i[58] (net)                       7.0328              0.0000     0.2367 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.0474   -0.0026 &   0.2341 f
  uce_0__uce/U153/Q (AND2X1)                                      0.0667    0.0826     0.3167 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      16.1840              0.0000     0.3167 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3167 f
  data_mem_pkt_li[1] (net)                             16.1840              0.0000     0.3167 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3167 f
  core/data_mem_pkt_i[2] (net)                         16.1840              0.0000     0.3167 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3167 f
  core/fe/data_mem_pkt_i[2] (net)                      16.1840              0.0000     0.3167 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3167 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  16.1840              0.0000     0.3167 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3167 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           16.1840              0.0000     0.3167 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.0667   -0.0077 &   0.3090 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0355    0.0704     0.3794 f
  core/fe/mem/icache/n494 (net)                 1       2.3110              0.0000     0.3794 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0355    0.0000 &   0.3794 f
  data arrival time                                                                    0.3794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[16] (net)                          2      22.0242              0.0000     0.1000 r
  U3303/IN5 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3303/Q (AO222X1)                                               0.0331    0.0563     0.1567 r
  mem_resp_li[16] (net)                         1       2.6143              0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (net)                       2.6143              0.0000     0.1567 r
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0331    0.0000 &   0.1567 r
  uce_0__uce/U730/Q (AND2X1)                                      0.0373    0.0584     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.0857              0.0000     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2152 r
  tag_mem_pkt_li[1] (net)                               5.0857              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (net)                           5.0857              0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (net)                        5.0857              0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.0857              0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.0857              0.0000     0.2152 r
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0373   -0.0064 &   0.2088 r
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0643    0.0860 @   0.2948 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)         26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/icc_place18/INP (NBUFFX2)            0.0643   -0.0022 @   0.2926 r
  core/fe/mem/icache/tag_mem/icc_place18/Z (NBUFFX2)              0.0316    0.0604     0.3530 r
  core/fe/mem/icache/tag_mem/n19 (net)          2       7.6876              0.0000     0.3530 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)   0.0316  -0.0009 &   0.3521 r d 
  data arrival time                                                                    0.3521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0059


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      78.2931              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0361    0.0082 @   0.1082 f
  U3210/Q (AO222X1)                                               0.0330    0.0628     0.1709 f
  mem_resp_li[636] (net)                        1       2.2271              0.0000     0.1709 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1709 f
  uce_1__uce/mem_resp_i[66] (net)                       2.2271              0.0000     0.1709 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0330    0.0000 &   0.1710 f
  uce_1__uce/U110/Q (AND2X1)                                      0.1333    0.1147 @   0.2857 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      38.1255              0.0000     0.2857 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2857 f
  data_mem_pkt_li[532] (net)                           38.1255              0.0000     0.2857 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2857 f
  core/data_mem_pkt_i[533] (net)                       38.1255              0.0000     0.2857 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2857 f
  core/be/data_mem_pkt_i[10] (net)                     38.1255              0.0000     0.2857 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2857 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              38.1255              0.0000     0.2857 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2857 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       38.1255              0.0000     0.2857 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1333   -0.0182 @   0.2675 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0366    0.0804     0.3479 f
  core/be/be_mem/dcache/n2309 (net)             1       2.3005              0.0000     0.3479 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0366    0.0000 &   0.3479 f
  data arrival time                                                                    0.3479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3271 r
  library hold time                                                         0.0145     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0063


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[39] (net)                          2      44.5098              0.0000     0.1000 f
  U3330/IN5 (AO222X1)                                             0.0115    0.0048 @   0.1048 f
  U3330/Q (AO222X1)                                               0.0353    0.0589     0.1637 f
  mem_resp_li[39] (net)                         1       2.8949              0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (net)                       2.8949              0.0000     0.1637 f
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0353    0.0000 &   0.1637 f
  uce_0__uce/U753/Q (AND2X1)                                      0.0302    0.0566     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5383              0.0000     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2204 f
  tag_mem_pkt_li[24] (net)                              3.5383              0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (net)                          3.5383              0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (net)                       3.5383              0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5383              0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5383              0.0000     0.2204 f
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0302    0.0000 &   0.2204 f
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0663    0.0899 @   0.3102 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/icc_place25/INP (NBUFFX2)            0.0663   -0.0126 @   0.2977 f
  core/fe/mem/icache/tag_mem/icc_place25/Z (NBUFFX2)              0.0260    0.0556     0.3533 f
  core/fe/mem/icache/tag_mem/n26 (net)          2       5.4494              0.0000     0.3533 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[209] (saed90_248x64_1P_bit)   0.0260  -0.0006 &   0.3527 f d 
  data arrival time                                                                    0.3527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0065


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[39] (net)                          2      44.5098              0.0000     0.1000 f
  U3330/IN5 (AO222X1)                                             0.0115    0.0048 @   0.1048 f
  U3330/Q (AO222X1)                                               0.0353    0.0589     0.1637 f
  mem_resp_li[39] (net)                         1       2.8949              0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (net)                       2.8949              0.0000     0.1637 f
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0353    0.0000 &   0.1637 f
  uce_0__uce/U753/Q (AND2X1)                                      0.0302    0.0566     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5383              0.0000     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2204 f
  tag_mem_pkt_li[24] (net)                              3.5383              0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (net)                          3.5383              0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (net)                       3.5383              0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5383              0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5383              0.0000     0.2204 f
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0302    0.0000 &   0.2204 f
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0663    0.0899 @   0.3102 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/icc_place123/INP (NBUFFX2)           0.0663   -0.0126 @   0.2977 f
  core/fe/mem/icache/tag_mem/icc_place123/Z (NBUFFX2)             0.0252    0.0550     0.3526 f
  core/fe/mem/icache/tag_mem/n131 (net)         1       4.8381              0.0000     0.3526 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[240] (saed90_248x64_1P_bit)   0.0252   0.0001 *   0.3527 f d 
  data arrival time                                                                    0.3527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0065


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2     138.4686              0.0000     0.1000 f
  U3395/IN5 (AO222X1)                                             0.1217    0.0341 @   0.1341 f
  U3395/Q (AO222X1)                                               0.0526    0.0919     0.2260 f
  mem_resp_li[94] (net)                         1       8.0320              0.0000     0.2260 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2260 f
  uce_0__uce/mem_resp_i[94] (net)                       8.0320              0.0000     0.2260 f
  uce_0__uce/U193/IN2 (AND2X1)                                    0.0526   -0.0033 &   0.2227 f
  uce_0__uce/U193/Q (AND2X1)                                      0.0851    0.0941     0.3168 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3      22.4446              0.0000     0.3168 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.3168 f
  data_mem_pkt_li[37] (net)                            22.4446              0.0000     0.3168 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.3168 f
  core/data_mem_pkt_i[38] (net)                        22.4446              0.0000     0.3168 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.3168 f
  core/fe/data_mem_pkt_i[38] (net)                     22.4446              0.0000     0.3168 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.3168 f
  core/fe/mem/data_mem_pkt_i[38] (net)                 22.4446              0.0000     0.3168 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.3168 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)          22.4446              0.0000     0.3168 f
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.0851   -0.0050 &   0.3118 f
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0369    0.0740     0.3857 f
  core/fe/mem/icache/n530 (net)                 1       2.6091              0.0000     0.3857 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0369   -0.0001 &   0.3856 f
  data arrival time                                                                    0.3856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0141     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.3856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN3 (AO22X1)   0.1515  -0.0037 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0334   0.0851   0.3603 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   2.6018   0.0000   0.3603 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0334  -0.0012 &   0.3592 f
  data arrival time                                                                    0.3592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0158     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.3592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0070


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  icc_place1765/INP (INVX0)                                       0.0730    0.0011 @   0.2641 r
  icc_place1765/ZN (INVX0)                                        0.0981    0.0675     0.3316 f
  n2386 (net)                                   6      15.3277              0.0000     0.3316 f
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3316 f
  uce_1__uce/IN2 (net)                                 15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (net)               15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/U15/IN3 (OA21X1)                       0.0981   -0.0021 &   0.3295 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                         0.0323    0.0739     0.4034 f
  uce_1__uce/index_counter/n22 (net)            1       2.4768              0.0000     0.4034 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)                 0.0323    0.0000 &   0.4034 f
  data arrival time                                                                    0.4034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                         0.0000     0.3744 r
  library hold time                                                         0.0218     0.3961
  data required time                                                                   0.3961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3961
  data arrival time                                                                   -0.4034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0073


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN3 (AO22X1)   0.1515  -0.0041 &   0.2748 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0329   0.0848   0.3596 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.4377   0.0000   0.3596 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0329   0.0000 &   0.3596 f
  data arrival time                                                                    0.3596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0159     0.3523
  data required time                                                                   0.3523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3523
  data arrival time                                                                   -0.3596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0073


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2     165.6409              0.0000     0.1000 f
  U3420/IN5 (AO222X1)                                             0.1746    0.0419 @   0.1419 f
  U3420/Q (AO222X1)                                               0.0760    0.1131     0.2550 f
  mem_resp_li[116] (net)                        1      15.9854              0.0000     0.2550 f
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2550 f
  uce_0__uce/mem_resp_i[116] (net)                     15.9854              0.0000     0.2550 f
  uce_0__uce/U217/IN2 (AND2X1)                                    0.0760   -0.0213 &   0.2337 f
  uce_0__uce/U217/Q (AND2X1)                                      0.0581    0.0830     0.3167 f
  uce_0__uce/data_mem_pkt_o[60] (net)           3      12.8536              0.0000     0.3167 f
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.3167 f
  data_mem_pkt_li[59] (net)                            12.8536              0.0000     0.3167 f
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.3167 f
  core/data_mem_pkt_i[60] (net)                        12.8536              0.0000     0.3167 f
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.3167 f
  core/fe/data_mem_pkt_i[60] (net)                     12.8536              0.0000     0.3167 f
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.3167 f
  core/fe/mem/data_mem_pkt_i[60] (net)                 12.8536              0.0000     0.3167 f
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.3167 f
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          12.8536              0.0000     0.3167 f
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.0581   -0.0047 &   0.3121 f
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0358    0.0693     0.3813 f
  core/fe/mem/icache/n552 (net)                 1       2.5308              0.0000     0.3813 f
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0358    0.0000 &   0.3813 f
  data arrival time                                                                    0.3813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0154     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.3813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0074


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2     124.6593              0.0000     0.1000 f
  U3405/IN3 (AO222X1)                                             0.0817    0.0144 @   0.1144 f
  U3405/Q (AO222X1)                                               0.0558    0.1118     0.2262 f
  mem_resp_li[102] (net)                        1       9.9620              0.0000     0.2262 f
  uce_0__uce/mem_resp_i[102] (bp_uce_02_2)                                  0.0000     0.2262 f
  uce_0__uce/mem_resp_i[102] (net)                      9.9620              0.0000     0.2262 f
  uce_0__uce/U202/IN2 (AND2X1)                                    0.0558    0.0003 &   0.2265 f
  uce_0__uce/U202/Q (AND2X1)                                      0.0859    0.0953     0.3218 f
  uce_0__uce/data_mem_pkt_o[46] (net)           3      22.7001              0.0000     0.3218 f
  uce_0__uce/data_mem_pkt_o[46] (bp_uce_02_2)                               0.0000     0.3218 f
  data_mem_pkt_li[45] (net)                            22.7001              0.0000     0.3218 f
  core/data_mem_pkt_i[46] (bp_core_minimal_02_0)                            0.0000     0.3218 f
  core/data_mem_pkt_i[46] (net)                        22.7001              0.0000     0.3218 f
  core/fe/data_mem_pkt_i[46] (bp_fe_top_02_0)                               0.0000     0.3218 f
  core/fe/data_mem_pkt_i[46] (net)                     22.7001              0.0000     0.3218 f
  core/fe/mem/data_mem_pkt_i[46] (bp_fe_mem_02_0)                           0.0000     0.3218 f
  core/fe/mem/data_mem_pkt_i[46] (net)                 22.7001              0.0000     0.3218 f
  core/fe/mem/icache/data_mem_pkt_i[46] (bp_fe_icache_02_0)                 0.0000     0.3218 f
  core/fe/mem/icache/data_mem_pkt_i[46] (net)          22.7001              0.0000     0.3218 f
  core/fe/mem/icache/U1515/IN1 (MUX21X1)                          0.0859   -0.0088 &   0.3130 f
  core/fe/mem/icache/U1515/Q (MUX21X1)                            0.0361    0.0737     0.3867 f
  core/fe/mem/icache/n538 (net)                 1       2.4386              0.0000     0.3867 f
  core/fe/mem/icache/uncached_load_data_r_reg_44_/D (DFFX1)       0.0361    0.0000 &   0.3867 f
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_44_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0142     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0078


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN3 (AO22X1)   0.1515  -0.0039 &   0.2750 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0327   0.0846   0.3596 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.3651   0.0000   0.3596 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0327   0.0000 &   0.3596 f
  data arrival time                                                                    0.3596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  clock reconvergence pessimism                                             0.0000     0.3358
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3358 r
  library hold time                                                         0.0160     0.3517
  data required time                                                                   0.3517
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3517
  data arrival time                                                                   -0.3596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0079


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[29] (net)                          2      39.2487              0.0000     0.1000 f
  U3319/IN5 (AO222X1)                                             0.0103    0.0035 @   0.1035 f
  U3319/Q (AO222X1)                                               0.0377    0.0606     0.1642 f
  mem_resp_li[29] (net)                         1       3.7212              0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (net)                       3.7212              0.0000     0.1642 f
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0377    0.0000 &   0.1642 f
  uce_0__uce/U743/Q (AND2X1)                                      0.0275    0.0551     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5292              0.0000     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2193 f
  tag_mem_pkt_li[14] (net)                              2.5292              0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (net)                          2.5292              0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (net)                       2.5292              0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5292              0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5292              0.0000     0.2193 f
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0275    0.0000 &   0.2194 f
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1219    0.1085 @   0.3278 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/icc_place5/INP (NBUFFX2)             0.1219   -0.0360 @   0.2919 f
  core/fe/mem/icache/tag_mem/icc_place5/Z (NBUFFX2)               0.0319    0.0656     0.3574 f
  core/fe/mem/icache/tag_mem/n6 (net)           2       7.0139              0.0000     0.3574 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[199] (saed90_248x64_1P_bit)   0.0319  -0.0031 &   0.3543 f d 
  data arrival time                                                                    0.3543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0081


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2      82.3985              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0422    0.0174 @   0.1174 f
  U3207/Q (AO222X1)                                               0.0421    0.0712     0.1886 f
  mem_resp_li[633] (net)                        1       5.2946              0.0000     0.1886 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1886 f
  uce_1__uce/mem_resp_i[63] (net)                       5.2946              0.0000     0.1886 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0421   -0.0018 &   0.1868 f
  uce_1__uce/U107/Q (AND2X1)                                      0.1018    0.1010     0.2878 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      28.1089              0.0000     0.2878 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2878 f
  data_mem_pkt_li[529] (net)                           28.1089              0.0000     0.2878 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2878 f
  core/data_mem_pkt_i[530] (net)                       28.1089              0.0000     0.2878 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2878 f
  core/be/data_mem_pkt_i[7] (net)                      28.1089              0.0000     0.2878 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2878 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               28.1089              0.0000     0.2878 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2878 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        28.1089              0.0000     0.2878 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.1018   -0.0100 &   0.2777 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0351    0.0777     0.3554 f
  core/be/be_mem/dcache/n2312 (net)             1       3.0873              0.0000     0.3554 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0351    0.0000 &   0.3554 f
  data arrival time                                                                    0.3554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3323 r
  library hold time                                                         0.0150     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.3554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0081


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2     118.7329              0.0000     0.1000 f
  U3377/IN5 (AO222X1)                                             0.0893    0.0248 @   0.1248 f
  U3377/Q (AO222X1)                                               0.0576    0.0907     0.2155 f
  mem_resp_li[80] (net)                         1      10.3631              0.0000     0.2155 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2155 f
  uce_0__uce/mem_resp_i[80] (net)                      10.3631              0.0000     0.2155 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.0576   -0.0013 &   0.2142 f
  uce_0__uce/U178/Q (AND2X1)                                      0.0887    0.0973     0.3115 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3      23.6353              0.0000     0.3115 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.3115 f
  data_mem_pkt_li[23] (net)                            23.6353              0.0000     0.3115 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.3115 f
  core/data_mem_pkt_i[24] (net)                        23.6353              0.0000     0.3115 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.3115 f
  core/fe/data_mem_pkt_i[24] (net)                     23.6353              0.0000     0.3115 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.3115 f
  core/fe/mem/data_mem_pkt_i[24] (net)                 23.6353              0.0000     0.3115 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.3115 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          23.6353              0.0000     0.3115 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.0887   -0.0036 &   0.3079 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0359    0.0737     0.3816 f
  core/fe/mem/icache/n516 (net)                 1       2.2582              0.0000     0.3816 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0359   -0.0002 &   0.3813 f
  data arrival time                                                                    0.3813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                             0.0000     0.3578
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.3578 r
  library hold time                                                         0.0153     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.3813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0082


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      77.8630              0.0000     0.1000 r
  U3375/IN5 (AO222X1)                                             0.0368    0.0050 @   0.1050 r
  U3375/Q (AO222X1)                                               0.0506    0.0756     0.1806 r
  mem_resp_li[78] (net)                         1       8.6288              0.0000     0.1806 r
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.1806 r
  uce_0__uce/mem_resp_i[78] (net)                       8.6288              0.0000     0.1806 r
  uce_0__uce/U176/IN2 (AND2X1)                                    0.0506   -0.0040 &   0.1766 r
  uce_0__uce/U176/Q (AND2X1)                                      0.0799    0.0843     0.2608 r
  uce_0__uce/data_mem_pkt_o[22] (net)           3      20.1996              0.0000     0.2608 r
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.2608 r
  data_mem_pkt_li[21] (net)                            20.1996              0.0000     0.2608 r
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.2608 r
  core/data_mem_pkt_i[22] (net)                        20.1996              0.0000     0.2608 r
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.2608 r
  core/fe/data_mem_pkt_i[22] (net)                     20.1996              0.0000     0.2608 r
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.2608 r
  core/fe/mem/data_mem_pkt_i[22] (net)                 20.1996              0.0000     0.2608 r
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.2608 r
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          20.1996              0.0000     0.2608 r
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.0799   -0.0010 &   0.2598 r
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0348    0.0810     0.3409 r
  core/fe/mem/icache/n514 (net)                 1       2.5788              0.0000     0.3409 r
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0348    0.0000 &   0.3409 r
  data arrival time                                                                    0.3409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                             0.0000     0.3582
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.3582 r
  library hold time                                                        -0.0256     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.3409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0083


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  icc_place1765/INP (INVX0)                                       0.0730    0.0011 @   0.2641 r
  icc_place1765/ZN (INVX0)                                        0.0981    0.0675     0.3316 f
  n2386 (net)                                   6      15.3277              0.0000     0.3316 f
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3316 f
  uce_1__uce/IN2 (net)                                 15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (net)               15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/U17/IN3 (OA21X1)                       0.0981   -0.0021 &   0.3296 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                         0.0318    0.0735     0.4031 f
  uce_1__uce/index_counter/n24 (net)            1       2.2918              0.0000     0.4031 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)                 0.0318    0.0000 &   0.4031 f
  data arrival time                                                                    0.4031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                         0.0000     0.3731 r
  library hold time                                                         0.0217     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0083


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[29] (net)                          2      39.2487              0.0000     0.1000 f
  U3319/IN5 (AO222X1)                                             0.0103    0.0035 @   0.1035 f
  U3319/Q (AO222X1)                                               0.0377    0.0606     0.1642 f
  mem_resp_li[29] (net)                         1       3.7212              0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (net)                       3.7212              0.0000     0.1642 f
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0377    0.0000 &   0.1642 f
  uce_0__uce/U743/Q (AND2X1)                                      0.0275    0.0551     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5292              0.0000     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2193 f
  tag_mem_pkt_li[14] (net)                              2.5292              0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (net)                          2.5292              0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (net)                       2.5292              0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5292              0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5292              0.0000     0.2193 f
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0275    0.0000 &   0.2194 f
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1219    0.1085 @   0.3278 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/icc_place142/INP (NBUFFX2)           0.1219   -0.0363 @   0.2915 f
  core/fe/mem/icache/tag_mem/icc_place142/Z (NBUFFX2)             0.0291    0.0632     0.3547 f
  core/fe/mem/icache/tag_mem/n151 (net)         1       4.7986              0.0000     0.3547 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[230] (saed90_248x64_1P_bit)   0.0291   0.0001 *   0.3548 f d 
  data arrival time                                                                    0.3548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0086


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN3 (AO22X1)   0.1515  -0.0038 &   0.2751 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0343   0.0859   0.3610 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.9369   0.0000   0.3610 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0343  -0.0007 &   0.3603 f
  data arrival time                                                                    0.3603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                             0.0000     0.3360
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3360 r
  library hold time                                                         0.0156     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.3603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0087


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2      44.7695              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0117    0.0048 @   0.1048 r
  U3330/Q (AO222X1)                                               0.0339    0.0588     0.1637 r
  mem_resp_li[39] (net)                         1       2.8997              0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (net)                       2.8997              0.0000     0.1637 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0339    0.0000 &   0.1637 r
  uce_0__uce/U753/Q (AND2X1)                                      0.0328    0.0556     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5208              0.0000     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2193 r
  tag_mem_pkt_li[24] (net)                              3.5208              0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (net)                          3.5208              0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (net)                       3.5208              0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5208              0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5208              0.0000     0.2193 r
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0328    0.0000 &   0.2193 r
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0707    0.0893 @   0.3086 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/icc_place123/INP (NBUFFX2)           0.0708   -0.0127 @   0.2958 r
  core/fe/mem/icache/tag_mem/icc_place123/Z (NBUFFX2)             0.0282    0.0590     0.3548 r
  core/fe/mem/icache/tag_mem/n131 (net)         1       4.8381              0.0000     0.3548 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[240] (saed90_248x64_1P_bit)   0.0282   0.0001 *   0.3549 r d 
  data arrival time                                                                    0.3549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0087


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2      44.7695              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0117    0.0048 @   0.1048 r
  U3330/Q (AO222X1)                                               0.0339    0.0588     0.1637 r
  mem_resp_li[39] (net)                         1       2.8997              0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (net)                       2.8997              0.0000     0.1637 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0339    0.0000 &   0.1637 r
  uce_0__uce/U753/Q (AND2X1)                                      0.0328    0.0556     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5208              0.0000     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2193 r
  tag_mem_pkt_li[24] (net)                              3.5208              0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (net)                          3.5208              0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (net)                       3.5208              0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5208              0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5208              0.0000     0.2193 r
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0328    0.0000 &   0.2193 r
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0707    0.0893 @   0.3086 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/icc_place25/INP (NBUFFX2)            0.0708   -0.0127 @   0.2958 r
  core/fe/mem/icache/tag_mem/icc_place25/Z (NBUFFX2)              0.0294    0.0598     0.3557 r
  core/fe/mem/icache/tag_mem/n26 (net)          2       5.7245              0.0000     0.3557 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[209] (saed90_248x64_1P_bit)   0.0294  -0.0006 &   0.3550 r d 
  data arrival time                                                                    0.3550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN3 (AO22X1)   0.1515  -0.0036 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0341   0.0856   0.3609 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.8215   0.0000   0.3609 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0341   0.0000 &   0.3609 f
  data arrival time                                                                    0.3609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0156     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.3609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0089


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2     130.5260              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0964    0.0106 @   0.1106 f
  U3239/Q (AO222X1)                                               0.0352    0.0749     0.1855 f
  mem_resp_li[661] (net)                        1       2.3883              0.0000     0.1855 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1855 f
  uce_1__uce/mem_resp_i[91] (net)                       2.3883              0.0000     0.1855 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0352    0.0000 &   0.1856 f
  uce_1__uce/U137/Q (AND2X1)                                      0.1228    0.1108 @   0.2963 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      35.4412              0.0000     0.2963 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2963 f
  data_mem_pkt_li[557] (net)                           35.4412              0.0000     0.2963 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2963 f
  core/data_mem_pkt_i[558] (net)                       35.4412              0.0000     0.2963 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2963 f
  core/be/data_mem_pkt_i[35] (net)                     35.4412              0.0000     0.2963 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2963 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              35.4412              0.0000     0.2963 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2963 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       35.4412              0.0000     0.2963 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.1228   -0.0189 @   0.2775 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0366    0.0795     0.3570 f
  core/be/be_mem/dcache/n2284 (net)             1       2.4889              0.0000     0.3570 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0366    0.0000 &   0.3570 f
  data arrival time                                                                    0.3570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                             0.0000     0.3324
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3324 r
  library hold time                                                         0.0156     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.3570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN3 (AO22X1)   0.1515  -0.0036 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0347   0.0861   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.0327   0.0000   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0347   0.0000 &   0.3614 f
  data arrival time                                                                    0.3614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                             0.0000     0.3368
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                         0.0155     0.3523
  data required time                                                                   0.3523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3523
  data arrival time                                                                   -0.3614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0091


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2630 r
  core/IN14 (net)                                      32.6534              0.0000     0.2630 r
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2630 r
  core/be/IN12 (net)                                   32.6534              0.0000     0.2630 r
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2630 r
  core/be/be_mem/IN22 (net)                            32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2630 r
  core/be/be_mem/dcache/IN13 (net)                     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2630 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)     32.6534              0.0000     0.2630 r
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0729    0.0010 @   0.2639 r
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0568    0.0563     0.3202 f
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.1911              0.0000     0.3202 f
  core/be/be_mem/dcache/lock_counter/U9/IN2 (NAND2X0)             0.0568   -0.0013 &   0.3189 f
  core/be/be_mem/dcache/lock_counter/U9/QN (NAND2X0)              0.0627    0.0418     0.3607 r
  core/be/be_mem/dcache/lock_counter/n2 (net)     1     3.0484              0.0000     0.3607 r
  core/be/be_mem/dcache/lock_counter/U10/IN2 (NOR2X0)             0.0627    0.0000 &   0.3607 r
  core/be/be_mem/dcache/lock_counter/U10/QN (NOR2X0)              0.0400    0.0420     0.4027 f
  core/be/be_mem/dcache/lock_counter/n12 (net)     1    2.6124              0.0000     0.4027 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_1_/D (DFFX1)     0.0400    0.0000 &   0.4027 f
  data arrival time                                                                    0.4027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/lock_counter/count_o_reg_1_/CLK (DFFX1)             0.0000     0.3737 r
  library hold time                                                         0.0199     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.4027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN3 (AO22X1)   0.1515  -0.0039 &   0.2750 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0349   0.0863   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   3.1302   0.0000   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0349  -0.0007 &   0.3606 f
  data arrival time                                                                    0.3606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3359     0.3359
  clock reconvergence pessimism                                             0.0000     0.3359
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3359 r
  library hold time                                                         0.0155     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.3606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN3 (AO22X1)   0.1515  -0.0037 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0344   0.0859   0.3611 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.9322   0.0000   0.3611 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0344   0.0000 &   0.3611 f
  data arrival time                                                                    0.3611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                             0.0000     0.3362
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3362 r
  library hold time                                                         0.0156     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.3611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0093


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2     107.4627              0.0000     0.1000 f
  U3373/IN5 (AO222X1)                                             0.0733    0.0302 @   0.1302 f
  U3373/Q (AO222X1)                                               0.0869    0.1075     0.2377 f
  mem_resp_li[76] (net)                         1      21.2525              0.0000     0.2377 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2377 f
  uce_0__uce/mem_resp_i[76] (net)                      21.2525              0.0000     0.2377 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.0869   -0.0127 &   0.2250 f
  uce_0__uce/U172/Q (AND2X1)                                      0.0912    0.1039     0.3288 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3      24.2156              0.0000     0.3288 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.3288 f
  data_mem_pkt_li[19] (net)                            24.2156              0.0000     0.3288 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.3288 f
  core/data_mem_pkt_i[20] (net)                        24.2156              0.0000     0.3288 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.3288 f
  core/fe/data_mem_pkt_i[20] (net)                     24.2156              0.0000     0.3288 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.3288 f
  core/fe/mem/data_mem_pkt_i[20] (net)                 24.2156              0.0000     0.3288 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.3288 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)          24.2156              0.0000     0.3288 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.0912   -0.0193 &   0.3096 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0356    0.0740     0.3836 f
  core/fe/mem/icache/n512 (net)                 1       2.2177              0.0000     0.3836 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0356    0.0000 &   0.3836 f
  data arrival time                                                                    0.3836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0154     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.3836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0094


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2     179.5844              0.0000     0.1000 f
  U3374/IN1 (AO222X1)                                             0.1789    0.0210 @   0.1210 f
  U3374/Q (AO222X1)                                               0.0423    0.1271     0.2481 f
  mem_resp_li[77] (net)                         1       4.2977              0.0000     0.2481 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2481 f
  uce_0__uce/mem_resp_i[77] (net)                       4.2977              0.0000     0.2481 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.0423    0.0001 &   0.2481 f
  uce_0__uce/U173/Q (AND2X1)                                      0.0509    0.0720     0.3201 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3      10.7060              0.0000     0.3201 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.3201 f
  data_mem_pkt_li[20] (net)                            10.7060              0.0000     0.3201 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.3201 f
  core/data_mem_pkt_i[21] (net)                        10.7060              0.0000     0.3201 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.3201 f
  core/fe/data_mem_pkt_i[21] (net)                     10.7060              0.0000     0.3201 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.3201 f
  core/fe/mem/data_mem_pkt_i[21] (net)                 10.7060              0.0000     0.3201 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.3201 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          10.7060              0.0000     0.3201 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.0509    0.0001 &   0.3202 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0363    0.0683     0.3886 f
  core/fe/mem/icache/n513 (net)                 1       2.7828              0.0000     0.3886 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0363    0.0000 &   0.3886 f
  data arrival time                                                                    0.3886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.3650 r
  library hold time                                                         0.0142     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.3886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0094


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1759/INP (NBUFFX2)                                     0.1465    0.0521 @   0.1521 f
  icc_place1759/Z (NBUFFX2)                                       0.1014    0.1099 @   0.2620 f
  n2380 (net)                                  15      57.4099              0.0000     0.2620 f
  core/IN34 (bp_core_minimal_02_0)                                          0.0000     0.2620 f
  core/IN34 (net)                                      57.4099              0.0000     0.2620 f
  core/be/IN25 (bp_be_top_02_0)                                             0.0000     0.2620 f
  core/be/IN25 (net)                                   57.4099              0.0000     0.2620 f
  core/be/be_mem/IN31 (bp_be_mem_top_02_0)                                  0.0000     0.2620 f
  core/be/be_mem/IN31 (net)                            57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/IN2 (bp_tlb_02_8_3)                                   0.0000     0.2620 f
  core/be/be_mem/dtlb/IN2 (net)                        57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.2620 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)         57.4099              0.0000     0.2620 f
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.1015    0.0007 @   0.2628 f
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.0954    0.0610     0.3238 r
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1       7.9476              0.0000     0.3238 r
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.0954   -0.0109 &   0.3129 r
  data arrival time                                                                    0.3129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  clock reconvergence pessimism                                             0.0000     0.3439
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3439 r
  library hold time                                                        -0.0405     0.3034
  data required time                                                                   0.3034
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3034
  data arrival time                                                                   -0.3129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0095


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1477    0.0538 @   0.1538 f
  core/be/be_mem/U39/QN (NOR2X0)                                  0.1250    0.0687     0.2225 r
  core/be/be_mem/n65 (net)                      5       9.9221              0.0000     0.2225 r
  core/be/be_mem/U249/IN2 (AND3X1)                                0.1250    0.0001 &   0.2226 r
  core/be/be_mem/U249/Q (AND3X1)                                  0.0481    0.0924     0.3150 r
  core/be/be_mem/n46 (net)                      1       5.5448              0.0000     0.3150 r
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0481   -0.0078 &   0.3072 r
  data arrival time                                                                    0.3072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3271 r
  library hold time                                                        -0.0296     0.2975
  data required time                                                                   0.2975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2975
  data arrival time                                                                   -0.3072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0097


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN3 (AO22X1)   0.1515  -0.0037 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0347   0.0862   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.0685   0.0000   0.3613 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0347   0.0000 &   0.3614 f
  data arrival time                                                                    0.3614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                             0.0000     0.3361
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3361 r
  library hold time                                                         0.0155     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.3614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0098


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  icc_place1765/INP (INVX0)                                       0.0730    0.0011 @   0.2641 r
  icc_place1765/ZN (INVX0)                                        0.0981    0.0675     0.3316 f
  n2386 (net)                                   6      15.3277              0.0000     0.3316 f
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3316 f
  uce_1__uce/IN2 (net)                                 15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (net)               15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/U23/IN3 (OA21X1)                       0.0981   -0.0019 &   0.3297 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                         0.0331    0.0745     0.4042 f
  uce_1__uce/index_counter/n26 (net)            1       2.7804              0.0000     0.4042 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)                 0.0331    0.0000 &   0.4042 f
  data arrival time                                                                    0.4042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                         0.0214     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.4042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0098


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1515   0.1171   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.0488   0.0000   0.2789 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN3 (AO22X1)   0.1515  -0.0037 &   0.2752 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0356   0.0869   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   3.3761   0.0000   0.3620 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0356   0.0000 &   0.3621 f
  data arrival time                                                                    0.3621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                             0.0000     0.3361
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3361 r
  library hold time                                                         0.0153     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.3621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0106


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2     116.2691              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0799    0.0107 @   0.1107 f
  U3205/Q (AO222X1)                                               0.0322    0.0973     0.2080 f
  mem_resp_li[631] (net)                        1       1.9758              0.0000     0.2080 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2080 f
  uce_1__uce/mem_resp_i[61] (net)                       1.9758              0.0000     0.2080 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0322   -0.0003 &   0.2077 f
  uce_1__uce/U105/Q (AND2X1)                                      0.1009    0.0982     0.3059 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      27.8238              0.0000     0.3059 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3059 f
  data_mem_pkt_li[527] (net)                           27.8238              0.0000     0.3059 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3059 f
  core/data_mem_pkt_i[528] (net)                       27.8238              0.0000     0.3059 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3059 f
  core/be/data_mem_pkt_i[5] (net)                      27.8238              0.0000     0.3059 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3059 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               27.8238              0.0000     0.3059 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3059 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        27.8238              0.0000     0.3059 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1009   -0.0235 &   0.2824 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0363    0.0755     0.3579 f
  core/be/be_mem/dcache/n2314 (net)             1       2.2453              0.0000     0.3579 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0363    0.0000 &   0.3579 f
  data arrival time                                                                    0.3579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                         0.0147     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.3579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0107


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1759/INP (NBUFFX2)                                     0.1465    0.0521 @   0.1521 f
  icc_place1759/Z (NBUFFX2)                                       0.1014    0.1099 @   0.2620 f
  n2380 (net)                                  15      57.4099              0.0000     0.2620 f
  core/IN28 (bp_core_minimal_02_0)                                          0.0000     0.2620 f
  core/IN28 (net)                                      57.4099              0.0000     0.2620 f
  core/fe/IN5 (bp_fe_top_02_0)                                              0.0000     0.2620 f
  core/fe/IN5 (net)                                    57.4099              0.0000     0.2620 f
  core/fe/mem/IN4 (bp_fe_mem_02_0)                                          0.0000     0.2620 f
  core/fe/mem/IN4 (net)                                57.4099              0.0000     0.2620 f
  core/fe/mem/icache/IN3 (bp_fe_icache_02_0)                                0.0000     0.2620 f
  core/fe/mem/icache/IN3 (net)                         57.4099              0.0000     0.2620 f
  core/fe/mem/icache/cache_req_v_reg/reset_i (bsg_dff_reset_width_p1_18)    0.0000     0.2620 f
  core/fe/mem/icache/cache_req_v_reg/reset_i (net)     57.4099              0.0000     0.2620 f
  core/fe/mem/icache/cache_req_v_reg/U4/IN1 (NOR2X0)              0.1016    0.0013 @   0.2633 f
  core/fe/mem/icache/cache_req_v_reg/U4/QN (NOR2X0)               0.1664    0.0904     0.3537 r
  core/fe/mem/icache/cache_req_v_reg/n3 (net)     1    15.8596              0.0000     0.3537 r
  core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_/D (DFFX1)      0.1664   -0.0508 &   0.3029 r
  data arrival time                                                                    0.3029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  clock reconvergence pessimism                                             0.0000     0.3433
  core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_/CLK (DFFX1)              0.0000     0.3433 r
  library hold time                                                        -0.0510     0.2922
  data required time                                                                   0.2922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2922
  data arrival time                                                                   -0.3029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0107


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2      82.9155              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0455    0.0144 @   0.1144 f
  U3258/Q (AO222X1)                                               0.0452    0.0743     0.1887 f
  mem_resp_li[678] (net)                        1       6.3357              0.0000     0.1887 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.1887 f
  uce_1__uce/mem_resp_i[108] (net)                      6.3357              0.0000     0.1887 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0452    0.0001 &   0.1889 f
  uce_1__uce/U156/Q (AND2X1)                                      0.0877    0.0939     0.2827 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      23.3390              0.0000     0.2827 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2827 f
  data_mem_pkt_li[574] (net)                           23.3390              0.0000     0.2827 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2827 f
  core/data_mem_pkt_i[575] (net)                       23.3390              0.0000     0.2827 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2827 f
  core/be/data_mem_pkt_i[52] (net)                     23.3390              0.0000     0.2827 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2827 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              23.3390              0.0000     0.2827 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2827 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       23.3390              0.0000     0.2827 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.0877    0.0009 &   0.2837 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0335    0.0741     0.3578 f
  core/be/be_mem/dcache/n2267 (net)             1       2.5133              0.0000     0.3578 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0335    0.0000 &   0.3578 f
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                             0.0000     0.3314
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3314 r
  library hold time                                                         0.0154     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0110


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2     149.4464              0.0000     0.1000 f
  U3402/IN5 (AO222X1)                                             0.1443    0.0353 @   0.1353 f
  U3402/Q (AO222X1)                                               0.0662    0.1038     0.2391 f
  mem_resp_li[99] (net)                         1      12.7953              0.0000     0.2391 f
  uce_0__uce/mem_resp_i[99] (bp_uce_02_2)                                   0.0000     0.2391 f
  uce_0__uce/mem_resp_i[99] (net)                      12.7953              0.0000     0.2391 f
  uce_0__uce/U198/IN2 (AND2X1)                                    0.0662   -0.0094 &   0.2297 f
  uce_0__uce/U198/Q (AND2X1)                                      0.0793    0.0938     0.3235 f
  uce_0__uce/data_mem_pkt_o[43] (net)           3      20.3671              0.0000     0.3235 f
  uce_0__uce/data_mem_pkt_o[43] (bp_uce_02_2)                               0.0000     0.3235 f
  data_mem_pkt_li[42] (net)                            20.3671              0.0000     0.3235 f
  core/data_mem_pkt_i[43] (bp_core_minimal_02_0)                            0.0000     0.3235 f
  core/data_mem_pkt_i[43] (net)                        20.3671              0.0000     0.3235 f
  core/fe/data_mem_pkt_i[43] (bp_fe_top_02_0)                               0.0000     0.3235 f
  core/fe/data_mem_pkt_i[43] (net)                     20.3671              0.0000     0.3235 f
  core/fe/mem/data_mem_pkt_i[43] (bp_fe_mem_02_0)                           0.0000     0.3235 f
  core/fe/mem/data_mem_pkt_i[43] (net)                 20.3671              0.0000     0.3235 f
  core/fe/mem/icache/data_mem_pkt_i[43] (bp_fe_icache_02_0)                 0.0000     0.3235 f
  core/fe/mem/icache/data_mem_pkt_i[43] (net)          20.3671              0.0000     0.3235 f
  core/fe/mem/icache/U1519/IN1 (MUX21X1)                          0.0793   -0.0054 &   0.3181 f
  core/fe/mem/icache/U1519/Q (MUX21X1)                            0.0353    0.0721     0.3902 f
  core/fe/mem/icache/n535 (net)                 1       2.1777              0.0000     0.3902 f
  core/fe/mem/icache/uncached_load_data_r_reg_41_/D (DFFX1)       0.0353    0.0000 &   0.3902 f
  data arrival time                                                                    0.3902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_41_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                         0.0144     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.3902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2     105.6765              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0725    0.0187 @   0.1187 f
  U3254/Q (AO222X1)                                               0.0355    0.0956     0.2142 f
  mem_resp_li[675] (net)                        1       1.7118              0.0000     0.2142 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2142 f
  uce_1__uce/mem_resp_i[105] (net)                      1.7118              0.0000     0.2142 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0355    0.0000 &   0.2142 f
  uce_1__uce/U152/Q (AND2X1)                                      0.0846    0.0900     0.3042 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      22.3443              0.0000     0.3042 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3042 f
  data_mem_pkt_li[571] (net)                           22.3443              0.0000     0.3042 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3042 f
  core/data_mem_pkt_i[572] (net)                       22.3443              0.0000     0.3042 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3042 f
  core/be/data_mem_pkt_i[49] (net)                     22.3443              0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              22.3443              0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       22.3443              0.0000     0.3042 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0846   -0.0208 &   0.2834 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0373    0.0744     0.3578 f
  core/be/be_mem/dcache/n2270 (net)             1       2.8178              0.0000     0.3578 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0373    0.0000 &   0.3578 f
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3323 r
  library hold time                                                         0.0144     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2     143.3735              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.1231    0.0173 @   0.1173 f
  U3265/Q (AO222X1)                                               0.0395    0.0819     0.1991 f
  mem_resp_li[685] (net)                        1       3.4173              0.0000     0.1991 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.1991 f
  uce_1__uce/mem_resp_i[115] (net)                      3.4173              0.0000     0.1991 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0395   -0.0003 &   0.1989 f
  uce_1__uce/U163/Q (AND2X1)                                      0.0836    0.0903     0.2892 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      21.9754              0.0000     0.2892 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.2892 f
  data_mem_pkt_li[581] (net)                           21.9754              0.0000     0.2892 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.2892 f
  core/data_mem_pkt_i[582] (net)                       21.9754              0.0000     0.2892 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.2892 f
  core/be/data_mem_pkt_i[59] (net)                     21.9754              0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              21.9754              0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       21.9754              0.0000     0.2892 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0836   -0.0071 &   0.2821 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0358    0.0755     0.3575 f
  core/be/be_mem/dcache/n2260 (net)             1       3.3525              0.0000     0.3575 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0358    0.0000 &   0.3575 f
  data arrival time                                                                    0.3575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0148     0.3464
  data required time                                                                   0.3464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3464
  data arrival time                                                                   -0.3575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0111


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[29] (net)                          2      39.5084              0.0000     0.1000 r
  U3319/IN5 (AO222X1)                                             0.0105    0.0036 @   0.1036 r
  U3319/Q (AO222X1)                                               0.0364    0.0602     0.1638 r
  mem_resp_li[29] (net)                         1       3.7260              0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (net)                       3.7260              0.0000     0.1638 r
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0364    0.0000 &   0.1638 r
  uce_0__uce/U743/Q (AND2X1)                                      0.0300    0.0540     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5340              0.0000     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2179 r
  tag_mem_pkt_li[14] (net)                              2.5340              0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (net)                          2.5340              0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (net)                       2.5340              0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5340              0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5340              0.0000     0.2179 r
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0300    0.0000 &   0.2179 r
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1228    0.1026 @   0.3205 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/icc_place142/INP (NBUFFX2)           0.1229   -0.0321 @   0.2884 r
  core/fe/mem/icache/tag_mem/icc_place142/Z (NBUFFX2)             0.0321    0.0692     0.3575 r
  core/fe/mem/icache/tag_mem/n151 (net)         1       4.7986              0.0000     0.3575 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[230] (saed90_248x64_1P_bit)   0.0321   0.0001 *   0.3576 r d 
  data arrival time                                                                    0.3576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0114


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      85.3010              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0477    0.0108 @   0.1108 f
  U3219/Q (AO222X1)                                               0.0431    0.0732     0.1839 f
  mem_resp_li[643] (net)                        1       5.6283              0.0000     0.1839 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1839 f
  uce_1__uce/mem_resp_i[73] (net)                       5.6283              0.0000     0.1839 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0431   -0.0025 &   0.1814 f
  uce_1__uce/U118/Q (AND2X1)                                      0.1305    0.1155 @   0.2968 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      37.1286              0.0000     0.2968 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2968 f
  data_mem_pkt_li[539] (net)                           37.1286              0.0000     0.2968 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2968 f
  core/data_mem_pkt_i[540] (net)                       37.1286              0.0000     0.2968 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2968 f
  core/be/data_mem_pkt_i[17] (net)                     37.1286              0.0000     0.2968 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2968 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              37.1286              0.0000     0.2968 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2968 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       37.1286              0.0000     0.2968 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1305   -0.0182 @   0.2786 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0364    0.0802     0.3588 f
  core/be/be_mem/dcache/n2302 (net)             1       2.3165              0.0000     0.3588 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0364    0.0000 &   0.3588 f
  data arrival time                                                                    0.3588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3327     0.3327
  clock reconvergence pessimism                                             0.0000     0.3327
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3327 r
  library hold time                                                         0.0147     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.3588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0114


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      85.3010              0.0000     0.1000 f
  U3369/IN1 (AO222X1)                                             0.0477    0.0108 @   0.1108 f
  U3369/Q (AO222X1)                                               0.0769    0.1402     0.2510 f
  mem_resp_li[73] (net)                         1      17.6351              0.0000     0.2510 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2510 f
  uce_0__uce/mem_resp_i[73] (net)                      17.6351              0.0000     0.2510 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.0769   -0.0159 &   0.2350 f
  uce_0__uce/U169/Q (AND2X1)                                      0.0628    0.0861     0.3211 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      14.5302              0.0000     0.3211 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.3211 f
  data_mem_pkt_li[16] (net)                            14.5302              0.0000     0.3211 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.3211 f
  core/data_mem_pkt_i[17] (net)                        14.5302              0.0000     0.3211 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.3211 f
  core/fe/data_mem_pkt_i[17] (net)                     14.5302              0.0000     0.3211 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.3211 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 14.5302              0.0000     0.3211 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.3211 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          14.5302              0.0000     0.3211 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.0628   -0.0050 &   0.3161 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0353    0.0698     0.3859 f
  core/fe/mem/icache/n509 (net)                 1       2.3414              0.0000     0.3859 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0353    0.0000 &   0.3860 f
  data arrival time                                                                    0.3860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0155     0.3741
  data required time                                                                   0.3741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3741
  data arrival time                                                                   -0.3860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0119


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      98.9193              0.0000     0.1000 f
  U3387/IN5 (AO222X1)                                             0.0624    0.0257 @   0.1257 f
  U3387/Q (AO222X1)                                               0.0891    0.1071     0.2329 f
  mem_resp_li[86] (net)                         1      22.1700              0.0000     0.2329 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2329 f
  uce_0__uce/mem_resp_i[86] (net)                      22.1700              0.0000     0.2329 f
  uce_0__uce/U184/IN2 (AND2X1)                                    0.0891   -0.0169 &   0.2160 f
  uce_0__uce/U184/Q (AND2X1)                                      0.0866    0.1016     0.3176 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3      22.5928              0.0000     0.3176 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.3176 f
  data_mem_pkt_li[29] (net)                            22.5928              0.0000     0.3176 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.3176 f
  core/data_mem_pkt_i[30] (net)                        22.5928              0.0000     0.3176 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.3176 f
  core/fe/data_mem_pkt_i[30] (net)                     22.5928              0.0000     0.3176 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.3176 f
  core/fe/mem/data_mem_pkt_i[30] (net)                 22.5928              0.0000     0.3176 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.3176 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)          22.5928              0.0000     0.3176 f
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.0866   -0.0020 &   0.3156 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0390    0.0753     0.3909 f
  core/fe/mem/icache/n522 (net)                 1       3.1074              0.0000     0.3909 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0390   -0.0007 &   0.3903 f
  data arrival time                                                                    0.3903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                         0.0135     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.3903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0119


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2     115.2818              0.0000     0.1000 r
  U3381/IN5 (AO222X1)                                             0.0761    0.0127 @   0.1127 r
  U3381/Q (AO222X1)                                               0.0402    0.0774     0.1901 r
  mem_resp_li[82] (net)                         1       4.7368              0.0000     0.1901 r
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.1901 r
  uce_0__uce/mem_resp_i[82] (net)                       4.7368              0.0000     0.1901 r
  uce_0__uce/U180/IN2 (AND2X1)                                    0.0402    0.0001 &   0.1902 r
  uce_0__uce/U180/Q (AND2X1)                                      0.0810    0.0835     0.2737 r
  uce_0__uce/data_mem_pkt_o[26] (net)           3      20.6417              0.0000     0.2737 r
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.2737 r
  data_mem_pkt_li[25] (net)                            20.6417              0.0000     0.2737 r
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.2737 r
  core/data_mem_pkt_i[26] (net)                        20.6417              0.0000     0.2737 r
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.2737 r
  core/fe/data_mem_pkt_i[26] (net)                     20.6417              0.0000     0.2737 r
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.2737 r
  core/fe/mem/data_mem_pkt_i[26] (net)                 20.6417              0.0000     0.2737 r
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.2737 r
  core/fe/mem/icache/data_mem_pkt_i[26] (net)          20.6417              0.0000     0.2737 r
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.0810   -0.0027 &   0.2710 r
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0346    0.0809     0.3520 r
  core/fe/mem/icache/n518 (net)                 1       2.3929              0.0000     0.3520 r
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0346    0.0000 &   0.3520 r
  data arrival time                                                                    0.3520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                        -0.0253     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.3520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/cptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3451    0.0246 @   0.3259 r
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0430    0.0594     0.3853 f
  core/fe_queue_fifo/cptr/n11 (net)             1       2.3281              0.0000     0.3853 f
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0430    0.0000 &   0.3853 f
  data arrival time                                                                    0.3853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                             0.0000     0.3573
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3573 r
  library hold time                                                         0.0151     0.3724
  data required time                                                                   0.3724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3724
  data arrival time                                                                   -0.3853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1477    0.0538 @   0.1538 f
  core/be/be_mem/U39/QN (NOR2X0)                                  0.1250    0.0687     0.2225 r
  core/be/be_mem/n65 (net)                      5       9.9221              0.0000     0.2225 r
  core/be/be_mem/U251/IN2 (AND3X1)                                0.1250    0.0001 &   0.2226 r
  core/be/be_mem/U251/Q (AND3X1)                                  0.0476    0.0920     0.3146 r
  core/be/be_mem/n38 (net)                      1       5.3531              0.0000     0.3146 r
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0476   -0.0039 &   0.3107 r
  data arrival time                                                                    0.3107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3271 r
  library hold time                                                        -0.0294     0.2978
  data required time                                                                   0.2978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2978
  data arrival time                                                                   -0.3107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0129


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[29] (net)                          2      39.5084              0.0000     0.1000 r
  U3319/IN5 (AO222X1)                                             0.0105    0.0036 @   0.1036 r
  U3319/Q (AO222X1)                                               0.0364    0.0602     0.1638 r
  mem_resp_li[29] (net)                         1       3.7260              0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (net)                       3.7260              0.0000     0.1638 r
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0364    0.0000 &   0.1638 r
  uce_0__uce/U743/Q (AND2X1)                                      0.0300    0.0540     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5340              0.0000     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2179 r
  tag_mem_pkt_li[14] (net)                              2.5340              0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (net)                          2.5340              0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (net)                       2.5340              0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5340              0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5340              0.0000     0.2179 r
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0300    0.0000 &   0.2179 r
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1228    0.1026 @   0.3205 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/icc_place5/INP (NBUFFX2)             0.1229   -0.0316 @   0.2889 r
  core/fe/mem/icache/tag_mem/icc_place5/Z (NBUFFX2)               0.0355    0.0717     0.3606 r
  core/fe/mem/icache/tag_mem/n6 (net)           2       7.2890              0.0000     0.3606 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[199] (saed90_248x64_1P_bit)   0.0355  -0.0014 &   0.3592 r d 
  data arrival time                                                                    0.3592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0130


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[16] (net)                          2      21.7645              0.0000     0.1000 f
  U3303/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3303/Q (AO222X1)                                               0.0346    0.0563     0.1568 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.1568 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.1568 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2164 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2164 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2105 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.2971 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/icc_place130/INP (NBUFFX2)           0.0599   -0.0020 @   0.2951 f
  core/fe/mem/icache/tag_mem/icc_place130/Z (NBUFFX2)             0.0377    0.0638     0.3588 f
  core/fe/mem/icache/tag_mem/n138 (net)         1      14.7698              0.0000     0.3588 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)   0.0377   0.0005 *   0.3593 f d 
  data arrival time                                                                    0.3593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0131


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      73.3968              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0333    0.0106 @   0.1106 f
  U3222/Q (AO222X1)                                               0.0390    0.0669     0.1775 f
  mem_resp_li[646] (net)                        1       4.2668              0.0000     0.1775 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1775 f
  uce_1__uce/mem_resp_i[76] (net)                       4.2668              0.0000     0.1775 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0390   -0.0012 &   0.1763 f
  uce_1__uce/U121/Q (AND2X1)                                      0.1482    0.1236 @   0.2999 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      42.8350              0.0000     0.2999 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2999 f
  data_mem_pkt_li[542] (net)                           42.8350              0.0000     0.2999 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2999 f
  core/data_mem_pkt_i[543] (net)                       42.8350              0.0000     0.2999 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2999 f
  core/be/data_mem_pkt_i[20] (net)                     42.8350              0.0000     0.2999 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2999 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              42.8350              0.0000     0.2999 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2999 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       42.8350              0.0000     0.2999 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1482   -0.0217 @   0.2782 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0358    0.0818     0.3600 f
  core/be/be_mem/dcache/n2299 (net)             1       2.1943              0.0000     0.3600 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0358    0.0000 &   0.3600 f
  data arrival time                                                                    0.3600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  clock reconvergence pessimism                                             0.0000     0.3302
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3302 r
  library hold time                                                         0.0158     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.3600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0140


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[16] (net)                          2      22.0242              0.0000     0.1000 r
  U3303/IN5 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3303/Q (AO222X1)                                               0.0331    0.0563     0.1567 r
  mem_resp_li[16] (net)                         1       2.6143              0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (net)                       2.6143              0.0000     0.1567 r
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0331    0.0000 &   0.1567 r
  uce_0__uce/U730/Q (AND2X1)                                      0.0373    0.0584     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.0857              0.0000     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2152 r
  tag_mem_pkt_li[1] (net)                               5.0857              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (net)                           5.0857              0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (net)                        5.0857              0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.0857              0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.0857              0.0000     0.2152 r
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0373   -0.0064 &   0.2088 r
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0643    0.0860 @   0.2948 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)         26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/icc_place130/INP (NBUFFX2)           0.0643   -0.0022 @   0.2926 r
  core/fe/mem/icache/tag_mem/icc_place130/Z (NBUFFX2)             0.0413    0.0672     0.3598 r
  core/fe/mem/icache/tag_mem/n138 (net)         1      14.7698              0.0000     0.3598 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)   0.0413   0.0005 *   0.3602 r d 
  data arrival time                                                                    0.3602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0141


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1477    0.0538 @   0.1538 f
  core/be/be_mem/U39/QN (NOR2X0)                                  0.1250    0.0687     0.2225 r
  core/be/be_mem/n65 (net)                      5       9.9221              0.0000     0.2225 r
  core/be/be_mem/U368/IN2 (AO22X1)                                0.1250    0.0001 &   0.2226 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0349    0.0935     0.3161 r
  core/be/be_mem/n36 (net)                      1       3.1412              0.0000     0.3161 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0349    0.0000 &   0.3161 r
  data arrival time                                                                    0.3161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                             0.0000     0.3273
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3273 r
  library hold time                                                        -0.0253     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.3161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0141


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/cptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3451    0.0247 @   0.3259 r
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0435    0.0605     0.3864 f
  core/fe_queue_fifo/cptr/n13 (net)             1       2.4773              0.0000     0.3864 f
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0435    0.0000 &   0.3864 f
  data arrival time                                                                    0.3864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                             0.0000     0.3573
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3573 r
  library hold time                                                         0.0150     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.3864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0141


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2     103.6012              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0646    0.0085 @   0.1085 f
  U3245/Q (AO222X1)                                               0.0353    0.0963     0.2048 f
  mem_resp_li[666] (net)                        1       2.4661              0.0000     0.2048 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2048 f
  uce_1__uce/mem_resp_i[96] (net)                       2.4661              0.0000     0.2048 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0353   -0.0009 &   0.2039 f
  uce_1__uce/U143/Q (AND2X1)                                      0.1020    0.0995     0.3034 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      28.1977              0.0000     0.3034 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3034 f
  data_mem_pkt_li[562] (net)                           28.1977              0.0000     0.3034 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3034 f
  core/data_mem_pkt_i[563] (net)                       28.1977              0.0000     0.3034 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3034 f
  core/be/data_mem_pkt_i[40] (net)                     28.1977              0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              28.1977              0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       28.1977              0.0000     0.3034 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.1020   -0.0160 &   0.2873 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0358    0.0758     0.3631 f
  core/be/be_mem/dcache/n2279 (net)             1       2.2788              0.0000     0.3631 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0358    0.0000 &   0.3632 f
  data arrival time                                                                    0.3632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  clock reconvergence pessimism                                             0.0000     0.3331
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3331 r
  library hold time                                                         0.0158     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.3632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0142


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      92.7643              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0554    0.0172 @   0.1172 f
  U3202/Q (AO222X1)                                               0.0445    0.0759     0.1931 f
  mem_resp_li[628] (net)                        1       6.0842              0.0000     0.1931 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1931 f
  uce_1__uce/mem_resp_i[58] (net)                       6.0842              0.0000     0.1931 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0445    0.0001 &   0.1932 f
  uce_1__uce/U102/Q (AND2X1)                                      0.1074    0.1047 @   0.2979 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      30.2597              0.0000     0.2979 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2979 f
  data_mem_pkt_li[524] (net)                           30.2597              0.0000     0.2979 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2979 f
  core/data_mem_pkt_i[525] (net)                       30.2597              0.0000     0.2979 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2979 f
  core/be/data_mem_pkt_i[2] (net)                      30.2597              0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2979 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               30.2597              0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2979 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        30.2597              0.0000     0.2979 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.1074   -0.0128 @   0.2851 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0326    0.0764     0.3616 f
  core/be/be_mem/dcache/n2317 (net)             1       2.1864              0.0000     0.3616 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0326    0.0000 &   0.3616 f
  data arrival time                                                                    0.3616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3315 r
  library hold time                                                         0.0156     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0145


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2     108.2111              0.0000     0.1000 f
  U3391/IN5 (AO222X1)                                             0.0773    0.0225 @   0.1225 f
  U3391/Q (AO222X1)                                               0.0639    0.0933     0.2157 f
  mem_resp_li[90] (net)                         1      12.8030              0.0000     0.2157 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2157 f
  uce_0__uce/mem_resp_i[90] (net)                      12.8030              0.0000     0.2157 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.0639    0.0002 &   0.2159 f
  uce_0__uce/U189/Q (AND2X1)                                      0.1101    0.1106 @   0.3265 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      31.1041              0.0000     0.3265 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.3265 f
  data_mem_pkt_li[33] (net)                            31.1041              0.0000     0.3265 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.3265 f
  core/data_mem_pkt_i[34] (net)                        31.1041              0.0000     0.3265 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.3265 f
  core/fe/data_mem_pkt_i[34] (net)                     31.1041              0.0000     0.3265 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.3265 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 31.1041              0.0000     0.3265 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.3265 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          31.1041              0.0000     0.3265 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.1101   -0.0138 @   0.3127 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0338    0.0768     0.3895 f
  core/fe/mem/icache/n526 (net)                 1       2.1801              0.0000     0.3895 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0338    0.0000 &   0.3895 f
  data arrival time                                                                    0.3895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  clock reconvergence pessimism                                             0.0000     0.3590
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.3590 r
  library hold time                                                         0.0158     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.3895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0147


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3451    0.0244 @   0.3256 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0450    0.0605     0.3861 f
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      2.4732              0.0000     0.3861 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0450    0.0000 &   0.3861 f
  data arrival time                                                                    0.3861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.3565 r
  library hold time                                                         0.0147     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.3861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0149


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3012 r
  core/fe_queue_fifo/wptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3451    0.0245 @   0.3258 r
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0462    0.0605     0.3863 f
  core/fe_queue_fifo/wptr/n10 (net)             1       2.4768              0.0000     0.3863 f
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0462    0.0000 &   0.3863 f
  data arrival time                                                                    0.3863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                             0.0000     0.3564
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3564 r
  library hold time                                                         0.0144     0.3708
  data required time                                                                   0.3708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3708
  data arrival time                                                                   -0.3863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0155


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U15/IN2 (AND2X1)                 0.1503    0.0021 @   0.3241 f
  core/be/be_mem/csr/pmpcfg0_reg/U15/Q (AND2X1)                   0.0261    0.0749     0.3990 f
  core/be/be_mem/csr/pmpcfg0_reg/n44 (net)      1       2.4384              0.0000     0.3990 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_/D (DFFX1)         0.0261    0.0000 &   0.3991 f
  data arrival time                                                                    0.3991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.3646 r
  library hold time                                                         0.0188     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.3991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0156


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3451    0.0244 @   0.3257 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0455    0.0613     0.3869 f
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.5892              0.0000     0.3869 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0455    0.0000 &   0.3870 f
  data arrival time                                                                    0.3870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.3565 r
  library hold time                                                         0.0146     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.3870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0159


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2     112.4080              0.0000     0.1000 f
  U3396/IN5 (AO222X1)                                             0.0848    0.0348 @   0.1348 f
  U3396/Q (AO222X1)                                               0.0598    0.0915     0.2264 f
  mem_resp_li[95] (net)                         1      11.2060              0.0000     0.2264 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2264 f
  uce_0__uce/mem_resp_i[95] (net)                      11.2060              0.0000     0.2264 f
  uce_0__uce/U194/IN2 (AND2X1)                                    0.0598    0.0004 &   0.2268 f
  uce_0__uce/U194/Q (AND2X1)                                      0.0900    0.0985     0.3253 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3      24.0849              0.0000     0.3253 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.3253 f
  data_mem_pkt_li[38] (net)                            24.0849              0.0000     0.3253 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.3253 f
  core/data_mem_pkt_i[39] (net)                        24.0849              0.0000     0.3253 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.3253 f
  core/fe/data_mem_pkt_i[39] (net)                     24.0849              0.0000     0.3253 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.3253 f
  core/fe/mem/data_mem_pkt_i[39] (net)                 24.0849              0.0000     0.3253 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.3253 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)          24.0849              0.0000     0.3253 f
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.0900   -0.0070 &   0.3183 f
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0385    0.0761     0.3943 f
  core/fe/mem/icache/n531 (net)                 1       3.1947              0.0000     0.3943 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0385    0.0000 &   0.3944 f
  data arrival time                                                                    0.3944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0137     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.3944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0160


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U38/IN2 (AND2X1)                  0.1503    0.0034 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U38/Q (AND2X1)                    0.0253    0.0744     0.3998 f
  core/be/be_mem/csr/mcycle_reg/n32 (net)       1       2.1820              0.0000     0.3998 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_15_/D (DFFX1)          0.0253    0.0000 &   0.3998 f
  data arrival time                                                                    0.3998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_15_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                         0.0190     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0162


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3451    0.0240 @   0.3252 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0439    0.0587     0.3839 f
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.2275              0.0000     0.3839 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0439    0.0000 &   0.3839 f
  data arrival time                                                                    0.3839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.3526 r
  library hold time                                                         0.0151     0.3677
  data required time                                                                   0.3677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3677
  data arrival time                                                                   -0.3839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0162


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      85.8771              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0452    0.0186 @   0.1186 f
  U3270/Q (AO222X1)                                               0.0380    0.0924     0.2110 f
  mem_resp_li[690] (net)                        1       2.2262              0.0000     0.2110 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2110 f
  uce_1__uce/mem_resp_i[120] (net)                      2.2262              0.0000     0.2110 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0380    0.0000 &   0.2110 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0902    0.0936     0.3047 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      24.2112              0.0000     0.3047 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3047 f
  data_mem_pkt_li[586] (net)                           24.2112              0.0000     0.3047 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3047 f
  core/data_mem_pkt_i[587] (net)                       24.2112              0.0000     0.3047 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3047 f
  core/be/data_mem_pkt_i[64] (net)                     24.2112              0.0000     0.3047 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3047 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              24.2112              0.0000     0.3047 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3047 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       24.2112              0.0000     0.3047 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0902   -0.0153 &   0.2893 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0331    0.0742     0.3636 f
  core/be/be_mem/dcache/n2255 (net)             1       2.3839              0.0000     0.3636 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0331    0.0000 &   0.3636 f
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3315 r
  library hold time                                                         0.0154     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0166


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U36/IN2 (AND2X1)                  0.1503    0.0034 @   0.3254 f
  core/be/be_mem/csr/mcycle_reg/U36/Q (AND2X1)                    0.0259    0.0748     0.4002 f
  core/be/be_mem/csr/mcycle_reg/n36 (net)       1       2.3684              0.0000     0.4002 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_17_/D (DFFX1)          0.0259    0.0000 &   0.4002 f
  data arrival time                                                                    0.4002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_17_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                         0.0189     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.4002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0167


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U21/IN2 (AND2X1)                 0.1503    0.0036 @   0.3256 f
  core/be/be_mem/csr/pmpcfg0_reg/U21/Q (AND2X1)                   0.0255    0.0745     0.4001 f
  core/be/be_mem/csr/pmpcfg0_reg/n32 (net)      1       2.2470              0.0000     0.4001 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_/D (DFFX1)         0.0255    0.0000 &   0.4001 f
  data arrival time                                                                    0.4001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  clock reconvergence pessimism                                             0.0000     0.3644
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_/CLK (DFFX1)                 0.0000     0.3644 r
  library hold time                                                         0.0189     0.3833
  data required time                                                                   0.3833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3833
  data arrival time                                                                   -0.4001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0168


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U18/IN2 (AND2X1)                 0.1503    0.0035 @   0.3256 f
  core/be/be_mem/csr/pmpcfg0_reg/U18/Q (AND2X1)                   0.0257    0.0747     0.4002 f
  core/be/be_mem/csr/pmpcfg0_reg/n38 (net)      1       2.3151              0.0000     0.4002 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_/D (DFFX1)         0.0257    0.0000 &   0.4002 f
  data arrival time                                                                    0.4002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_/CLK (DFFX1)                 0.0000     0.3646 r
  library hold time                                                         0.0189     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.4002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0168


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      91.5629              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0551    0.0227 @   0.1227 f
  U3247/Q (AO222X1)                                               0.0352    0.0687     0.1915 f
  mem_resp_li[668] (net)                        1       2.9680              0.0000     0.1915 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1915 f
  uce_1__uce/mem_resp_i[98] (net)                       2.9680              0.0000     0.1915 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0352   -0.0003 &   0.1912 f
  uce_1__uce/U145/Q (AND2X1)                                      0.1098    0.1037     0.2948 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      30.7885              0.0000     0.2948 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2948 f
  data_mem_pkt_li[564] (net)                           30.7885              0.0000     0.2948 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2948 f
  core/data_mem_pkt_i[565] (net)                       30.7885              0.0000     0.2948 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2948 f
  core/be/data_mem_pkt_i[42] (net)                     30.7885              0.0000     0.2948 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2948 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              30.7885              0.0000     0.2948 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2948 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       30.7885              0.0000     0.2948 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1098   -0.0088 &   0.2860 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0363    0.0774     0.3634 f
  core/be/be_mem/dcache/n2277 (net)             1       2.4477              0.0000     0.3634 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0363   -0.0006 &   0.3629 f
  data arrival time                                                                    0.3629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0156     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.3629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0168


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2     129.6974              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0962    0.0100 @   0.1100 f
  U3233/Q (AO222X1)                                               0.0358    0.0754     0.1854 f
  mem_resp_li[656] (net)                        1       2.5859              0.0000     0.1854 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1854 f
  uce_1__uce/mem_resp_i[86] (net)                       2.5859              0.0000     0.1854 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0358   -0.0005 &   0.1849 f
  uce_1__uce/U132/Q (AND2X1)                                      0.1449    0.1214 @   0.3063 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      41.8873              0.0000     0.3063 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3063 f
  data_mem_pkt_li[552] (net)                           41.8873              0.0000     0.3063 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3063 f
  core/data_mem_pkt_i[553] (net)                       41.8873              0.0000     0.3063 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3063 f
  core/be/data_mem_pkt_i[30] (net)                     41.8873              0.0000     0.3063 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3063 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              41.8873              0.0000     0.3063 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3063 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       41.8873              0.0000     0.3063 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1449   -0.0208 @   0.2855 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0364    0.0819     0.3674 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4048              0.0000     0.3674 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0364    0.0000 &   0.3674 f
  data arrival time                                                                    0.3674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  clock reconvergence pessimism                                             0.0000     0.3349
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3349 r
  library hold time                                                         0.0157     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.3674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0169


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2     175.2807              0.0000     0.1000 f
  U3388/IN1 (AO222X1)                                             0.1746    0.0261 @   0.1261 f
  U3388/Q (AO222X1)                                               0.0393    0.1262     0.2523 f
  mem_resp_li[87] (net)                         1       4.0957              0.0000     0.2523 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.2523 f
  uce_0__uce/mem_resp_i[87] (net)                       4.0957              0.0000     0.2523 f
  uce_0__uce/U185/IN2 (AND2X1)                                    0.0393   -0.0009 &   0.2514 f
  uce_0__uce/U185/Q (AND2X1)                                      0.0600    0.0768     0.3282 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3      13.9038              0.0000     0.3282 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.3282 f
  data_mem_pkt_li[30] (net)                            13.9038              0.0000     0.3282 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.3282 f
  core/data_mem_pkt_i[31] (net)                        13.9038              0.0000     0.3282 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.3282 f
  core/fe/data_mem_pkt_i[31] (net)                     13.9038              0.0000     0.3282 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.3282 f
  core/fe/mem/data_mem_pkt_i[31] (net)                 13.9038              0.0000     0.3282 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.3282 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)          13.9038              0.0000     0.3282 f
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.0600   -0.0011 &   0.3271 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0350    0.0690     0.3962 f
  core/fe/mem/icache/n523 (net)                 1       2.2575              0.0000     0.3962 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0350    0.0000 &   0.3962 f
  data arrival time                                                                    0.3962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0145     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.3962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0170


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/load_reserved_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  icc_place1765/INP (INVX0)                                       0.0730    0.0011 @   0.2641 r
  icc_place1765/ZN (INVX0)                                        0.0981    0.0675     0.3316 f
  n2386 (net)                                   6      15.3277              0.0000     0.3316 f
  core/IN13 (bp_core_minimal_02_0)                                          0.0000     0.3316 f
  core/IN13 (net)                                      15.3277              0.0000     0.3316 f
  core/be/IN11 (bp_be_top_02_0)                                             0.0000     0.3316 f
  core/be/IN11 (net)                                   15.3277              0.0000     0.3316 f
  core/be/be_mem/IN21 (bp_be_mem_top_02_0)                                  0.0000     0.3316 f
  core/be/be_mem/IN21 (net)                            15.3277              0.0000     0.3316 f
  core/be/be_mem/dcache/IN12 (bp_be_dcache_02_0_0)                          0.0000     0.3316 f
  core/be/be_mem/dcache/IN12 (net)                     15.3277              0.0000     0.3316 f
  core/be/be_mem/dcache/U496/IN3 (NAND4X0)                        0.0981   -0.0019 &   0.3298 f
  core/be/be_mem/dcache/U496/QN (NAND4X0)                         0.0460    0.0437     0.3734 r
  core/be/be_mem/dcache/n375 (net)              1       2.0716              0.0000     0.3734 r
  core/be/be_mem/dcache/U499/IN1 (NAND2X0)                        0.0460   -0.0009 &   0.3725 r
  core/be/be_mem/dcache/U499/QN (NAND2X0)                         0.0513    0.0351     0.4076 f
  core/be/be_mem/dcache/n1734 (net)             1       2.4589              0.0000     0.4076 f
  core/be/be_mem/dcache/load_reserved_v_r_reg/D (DFFX1)           0.0513    0.0000 &   0.4076 f
  data arrival time                                                                    0.4076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/dcache/load_reserved_v_r_reg/CLK (DFFX1)                   0.0000     0.3731 r
  library hold time                                                         0.0174     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.4076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0171


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U30/IN2 (AND2X1)                 0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/pmpcfg0_reg/U30/Q (AND2X1)                   0.0261    0.0750     0.4005 f
  core/be/be_mem/csr/pmpcfg0_reg/n16 (net)      1       2.4620              0.0000     0.4005 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_/D (DFFX1)          0.0261    0.0000 &   0.4005 f
  data arrival time                                                                    0.4005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_/CLK (DFFX1)                  0.0000     0.3646 r
  library hold time                                                         0.0188     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.4005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0171


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U32/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U32/Q (AND2X1)                    0.0263    0.0751     0.4006 f
  core/be/be_mem/csr/mcycle_reg/n44 (net)       1       2.5178              0.0000     0.4006 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_21_/D (DFFX1)          0.0263    0.0000 &   0.4006 f
  data arrival time                                                                    0.4006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_21_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                         0.0188     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.4006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0172


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U12/IN2 (AND2X1)                 0.1503    0.0029 @   0.3249 f
  core/be/be_mem/csr/pmpcfg0_reg/U12/Q (AND2X1)                   0.0270    0.0756     0.4005 f
  core/be/be_mem/csr/pmpcfg0_reg/n50 (net)      1       2.7691              0.0000     0.4005 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_/D (DFFX1)         0.0270    0.0000 &   0.4005 f
  data arrival time                                                                    0.4005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_/CLK (DFFX1)                 0.0000     0.3647 r
  library hold time                                                         0.0186     0.3833
  data required time                                                                   0.3833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3833
  data arrival time                                                                   -0.4005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0173


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2     132.0020              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.1042    0.0279 @   0.1279 f
  U3203/Q (AO222X1)                                               0.0363    0.0768     0.2047 f
  mem_resp_li[629] (net)                        1       2.6229              0.0000     0.2047 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2047 f
  uce_1__uce/mem_resp_i[59] (net)                       2.6229              0.0000     0.2047 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0363    0.0000 &   0.2047 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0939    0.0953     0.3001 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      25.4783              0.0000     0.3001 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3001 f
  data_mem_pkt_li[525] (net)                           25.4783              0.0000     0.3001 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3001 f
  core/data_mem_pkt_i[526] (net)                       25.4783              0.0000     0.3001 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3001 f
  core/be/data_mem_pkt_i[3] (net)                      25.4783              0.0000     0.3001 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3001 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               25.4783              0.0000     0.3001 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3001 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        25.4783              0.0000     0.3001 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0939   -0.0112 &   0.2889 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0754     0.3643 f
  core/be/be_mem/dcache/n2316 (net)             1       2.6609              0.0000     0.3643 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.3643 f
  data arrival time                                                                    0.3643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                         0.0144     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U30/IN2 (AND2X1)                  0.1503    0.0030 @   0.3250 f
  core/be/be_mem/csr/mcycle_reg/U30/Q (AND2X1)                    0.0284    0.0766     0.4016 f
  core/be/be_mem/csr/mcycle_reg/n48 (net)       1       3.2491              0.0000     0.4016 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_23_/D (DFFX1)          0.0284   -0.0009 &   0.4007 f
  data arrival time                                                                    0.4007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_23_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                         0.0183     0.3830
  data required time                                                                   0.3830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3830
  data arrival time                                                                   -0.4007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0177


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3012 r
  core/fe_queue_fifo/wptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3451    0.0246 @   0.3258 r
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0465    0.0635     0.3893 f
  core/fe_queue_fifo/wptr/n8 (net)              1       2.8941              0.0000     0.3893 f
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0465    0.0000 &   0.3893 f
  data arrival time                                                                    0.3893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  clock reconvergence pessimism                                             0.0000     0.3563
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3563 r
  library hold time                                                         0.0143     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.3893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0186


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U37/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U37/Q (AND2X1)                    0.0274    0.0759     0.4014 f
  core/be/be_mem/csr/mcycle_reg/n34 (net)       1       2.9122              0.0000     0.4014 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_16_/D (DFFX1)          0.0274    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                             0.0000     0.3642
  core/be/be_mem/csr/mcycle_reg/data_r_reg_16_/CLK (DFFX1)                  0.0000     0.3642 r
  library hold time                                                         0.0184     0.3826
  data required time                                                                   0.3826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3826
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0188


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3451    0.0236 @   0.3248 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0455    0.0613     0.3862 f
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.5949              0.0000     0.3862 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0455    0.0000 &   0.3862 f
  data arrival time                                                                    0.3862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.3526 r
  library hold time                                                         0.0147     0.3673
  data required time                                                                   0.3673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3673
  data arrival time                                                                   -0.3862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0189


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      66.2789              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0254    0.0077 @   0.1077 f
  U3236/Q (AO222X1)                                               0.0372    0.0883     0.1960 f
  mem_resp_li[658] (net)                        1       2.0008              0.0000     0.1960 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.1960 f
  uce_1__uce/mem_resp_i[88] (net)                       2.0008              0.0000     0.1960 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0372   -0.0008 &   0.1952 f
  uce_1__uce/U134/Q (AND2X1)                                      0.1347    0.1160 @   0.3112 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      38.3446              0.0000     0.3112 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3112 f
  data_mem_pkt_li[554] (net)                           38.3446              0.0000     0.3112 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3112 f
  core/data_mem_pkt_i[555] (net)                       38.3446              0.0000     0.3112 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3112 f
  core/be/data_mem_pkt_i[32] (net)                     38.3446              0.0000     0.3112 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3112 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              38.3446              0.0000     0.3112 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3112 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       38.3446              0.0000     0.3112 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.1347   -0.0222 @   0.2890 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0369    0.0812     0.3702 f
  core/be/be_mem/dcache/n2287 (net)             1       2.5728              0.0000     0.3702 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0369    0.0000 &   0.3702 f
  data arrival time                                                                    0.3702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  clock reconvergence pessimism                                             0.0000     0.3355
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3355 r
  library hold time                                                         0.0155     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.3702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0192


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN1 (AO22X1)   0.1407  -0.0031 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0334   0.0911   0.3730 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   2.6018   0.0000   0.3730 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0334  -0.0012 &   0.3719 f
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0158     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0197


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/itlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN44 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN44 (net)                                     217.6009              0.0000     0.3012 r
  core/fe/IN10 (bp_fe_top_02_0)                                             0.0000     0.3012 r
  core/fe/IN10 (net)                                  217.6009              0.0000     0.3012 r
  core/fe/mem/IN5 (bp_fe_mem_02_0)                                          0.0000     0.3012 r
  core/fe/mem/IN5 (net)                               217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/reset_i (bp_tlb_02_8_2)                                  0.0000     0.3012 r
  core/fe/mem/itlb/reset_i (net)                      217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_19)           0.0000     0.3012 r
  core/fe/mem/itlb/miss_v_reg/reset_i (net)           217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/miss_v_reg/U4/IN2 (NOR2X0)                     0.3451    0.0033 @   0.3045 r
  core/fe/mem/itlb/miss_v_reg/U4/QN (NOR2X0)                      0.0630    0.1051     0.4096 f
  core/fe/mem/itlb/miss_v_reg/n3 (net)          1       7.5422              0.0000     0.4096 f
  core/fe/mem/itlb/miss_v_reg/data_r_reg_0_/D (DFFX1)             0.0630   -0.0060 &   0.4036 f
  data arrival time                                                                    0.4036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/fe/mem/itlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3732 r
  library hold time                                                         0.0105     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.4036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0200


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN1 (AO22X1)   0.1407  -0.0035 &   0.2816 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0329   0.0907   0.3723 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.4377   0.0000   0.3723 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0329   0.0000 &   0.3723 f
  data arrival time                                                                    0.3723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0159     0.3523
  data required time                                                                   0.3523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3523
  data arrival time                                                                   -0.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0200


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3012 r
  core/fe_queue_fifo/wptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3451    0.0244 @   0.3256 r
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0488    0.0650     0.3906 f
  core/fe_queue_fifo/wptr/n12 (net)             1       3.1023              0.0000     0.3906 f
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0488    0.0000 &   0.3906 f
  data arrival time                                                                    0.3906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3565 r
  library hold time                                                         0.0138     0.3703
  data required time                                                                   0.3703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3703
  data arrival time                                                                   -0.3906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0203


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2     149.6185              0.0000     0.1000 f
  U3354/IN1 (AO222X1)                                             0.1356    0.0306 @   0.1306 f
  U3354/Q (AO222X1)                                               0.0387    0.1223     0.2529 f
  mem_resp_li[60] (net)                         1       3.8331              0.0000     0.2529 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2529 f
  uce_0__uce/mem_resp_i[60] (net)                       3.8331              0.0000     0.2529 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.0387   -0.0015 &   0.2514 f
  uce_0__uce/U155/Q (AND2X1)                                      0.0591    0.0762     0.3276 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      13.6129              0.0000     0.3276 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.3276 f
  data_mem_pkt_li[3] (net)                             13.6129              0.0000     0.3276 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.3276 f
  core/data_mem_pkt_i[4] (net)                         13.6129              0.0000     0.3276 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.3276 f
  core/fe/data_mem_pkt_i[4] (net)                      13.6129              0.0000     0.3276 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.3276 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  13.6129              0.0000     0.3276 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.3276 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           13.6129              0.0000     0.3276 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.0591   -0.0035 &   0.3241 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0365    0.0710     0.3950 f
  core/fe/mem/icache/n496 (net)                 1       3.1679              0.0000     0.3950 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0365   -0.0003 &   0.3947 f
  data arrival time                                                                    0.3947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                         0.0152     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.3947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0204


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN1 (AO22X1)   0.1407  -0.0034 &   0.2817 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0327   0.0905   0.3723 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.3651   0.0000   0.3723 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0327   0.0000 &   0.3723 f
  data arrival time                                                                    0.3723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  clock reconvergence pessimism                                             0.0000     0.3358
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3358 r
  library hold time                                                         0.0160     0.3517
  data required time                                                                   0.3517
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3517
  data arrival time                                                                   -0.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0205


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2     110.2431              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0753    0.0312 @   0.1312 f
  U3209/Q (AO222X1)                                               0.0491    0.1063     0.2374 f
  mem_resp_li[635] (net)                        1       5.8361              0.0000     0.2374 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2374 f
  uce_1__uce/mem_resp_i[65] (net)                       5.8361              0.0000     0.2374 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0491    0.0001 &   0.2376 f
  uce_1__uce/U109/Q (AND2X1)                                      0.1393    0.1213 @   0.3589 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      39.9317              0.0000     0.3589 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3589 f
  data_mem_pkt_li[531] (net)                           39.9317              0.0000     0.3589 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3589 f
  core/data_mem_pkt_i[532] (net)                       39.9317              0.0000     0.3589 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3589 f
  core/be/data_mem_pkt_i[9] (net)                      39.9317              0.0000     0.3589 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3589 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               39.9317              0.0000     0.3589 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3589 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        39.9317              0.0000     0.3589 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.1393   -0.0227 @   0.3362 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0338    0.0818     0.4180 f
  core/be/be_mem/dcache/n2310 (net)             1       2.6212              0.0000     0.4180 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0338    0.0000 &   0.4180 f
  data arrival time                                                                    0.4180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                             0.0000     0.3751
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3751 r
  library hold time                                                         0.0216     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.4180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0213


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2     128.9836              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0963    0.0359 @   0.1359 f
  U3250/Q (AO222X1)                                               0.0378    0.0770     0.2128 f
  mem_resp_li[671] (net)                        1       3.2905              0.0000     0.2128 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2128 f
  uce_1__uce/mem_resp_i[101] (net)                      3.2905              0.0000     0.2128 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0378   -0.0008 &   0.2121 f
  uce_1__uce/U148/Q (AND2X1)                                      0.0879    0.0923     0.3044 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      23.4268              0.0000     0.3044 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3044 f
  data_mem_pkt_li[567] (net)                           23.4268              0.0000     0.3044 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3044 f
  core/data_mem_pkt_i[568] (net)                       23.4268              0.0000     0.3044 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3044 f
  core/be/data_mem_pkt_i[45] (net)                     23.4268              0.0000     0.3044 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3044 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              23.4268              0.0000     0.3044 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3044 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       23.4268              0.0000     0.3044 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.0879   -0.0149 &   0.2894 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0359    0.0737     0.3631 f
  core/be/be_mem/dcache/n2274 (net)             1       2.3149              0.0000     0.3631 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0359    0.0000 &   0.3631 f
  data arrival time                                                                    0.3631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3271 r
  library hold time                                                         0.0147     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.3631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0214


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN1 (AO22X1)   0.1407  -0.0033 &   0.2818 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0343   0.0918   0.3737 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.9369   0.0000   0.3737 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0343  -0.0007 &   0.3730 f
  data arrival time                                                                    0.3730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                             0.0000     0.3360
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3360 r
  library hold time                                                         0.0156     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.3730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0214


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN1 (AO22X1)   0.1407  -0.0032 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0341   0.0916   0.3735 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.8215   0.0000   0.3735 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0341   0.0000 &   0.3735 f
  data arrival time                                                                    0.3735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                         0.0156     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.3735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0215


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2     172.7255              0.0000     0.1000 f
  U3425/IN5 (AO222X1)                                             0.1756    0.0172 @   0.1172 f
  U3425/Q (AO222X1)                                               0.0696    0.1089     0.2261 f
  mem_resp_li[121] (net)                        1      13.5768              0.0000     0.2261 f
  uce_0__uce/mem_resp_i[121] (bp_uce_02_2)                                  0.0000     0.2261 f
  uce_0__uce/mem_resp_i[121] (net)                     13.5768              0.0000     0.2261 f
  uce_0__uce/U222/IN2 (AND2X1)                                    0.0696   -0.0003 &   0.2258 f
  uce_0__uce/U222/Q (AND2X1)                                      0.0830    0.0964     0.3222 f
  uce_0__uce/data_mem_pkt_o[65] (net)           3      21.5991              0.0000     0.3222 f
  uce_0__uce/data_mem_pkt_o[65] (bp_uce_02_2)                               0.0000     0.3222 f
  data_mem_pkt_li[64] (net)                            21.5991              0.0000     0.3222 f
  core/data_mem_pkt_i[65] (bp_core_minimal_02_0)                            0.0000     0.3222 f
  core/data_mem_pkt_i[65] (net)                        21.5991              0.0000     0.3222 f
  core/fe/data_mem_pkt_i[65] (bp_fe_top_02_0)                               0.0000     0.3222 f
  core/fe/data_mem_pkt_i[65] (net)                     21.5991              0.0000     0.3222 f
  core/fe/mem/data_mem_pkt_i[65] (bp_fe_mem_02_0)                           0.0000     0.3222 f
  core/fe/mem/data_mem_pkt_i[65] (net)                 21.5991              0.0000     0.3222 f
  core/fe/mem/icache/data_mem_pkt_i[65] (bp_fe_icache_02_0)                 0.0000     0.3222 f
  core/fe/mem/icache/data_mem_pkt_i[65] (net)          21.5991              0.0000     0.3222 f
  core/fe/mem/icache/U1495/IN1 (MUX21X1)                          0.0830   -0.0026 &   0.3196 f
  core/fe/mem/icache/U1495/Q (MUX21X1)                            0.0381    0.0748     0.3944 f
  core/fe/mem/icache/n557 (net)                 1       3.0970              0.0000     0.3944 f
  core/fe/mem/icache/uncached_load_data_r_reg_63_/D (DFFX1)       0.0381    0.0000 &   0.3944 f
  data arrival time                                                                    0.3944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_63_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0148     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.3944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0216


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2     165.0076              0.0000     0.1000 f
  U3412/IN5 (AO222X1)                                             0.1725    0.0434 @   0.1434 f
  U3412/Q (AO222X1)                                               0.0644    0.1050     0.2484 f
  mem_resp_li[109] (net)                        1      11.6889              0.0000     0.2484 f
  uce_0__uce/mem_resp_i[109] (bp_uce_02_2)                                  0.0000     0.2484 f
  uce_0__uce/mem_resp_i[109] (net)                     11.6889              0.0000     0.2484 f
  uce_0__uce/U209/IN2 (AND2X1)                                    0.0644   -0.0041 &   0.2442 f
  uce_0__uce/U209/Q (AND2X1)                                      0.0704    0.0884     0.3327 f
  uce_0__uce/data_mem_pkt_o[53] (net)           3      17.3204              0.0000     0.3327 f
  uce_0__uce/data_mem_pkt_o[53] (bp_uce_02_2)                               0.0000     0.3327 f
  data_mem_pkt_li[52] (net)                            17.3204              0.0000     0.3327 f
  core/data_mem_pkt_i[53] (bp_core_minimal_02_0)                            0.0000     0.3327 f
  core/data_mem_pkt_i[53] (net)                        17.3204              0.0000     0.3327 f
  core/fe/data_mem_pkt_i[53] (bp_fe_top_02_0)                               0.0000     0.3327 f
  core/fe/data_mem_pkt_i[53] (net)                     17.3204              0.0000     0.3327 f
  core/fe/mem/data_mem_pkt_i[53] (bp_fe_mem_02_0)                           0.0000     0.3327 f
  core/fe/mem/data_mem_pkt_i[53] (net)                 17.3204              0.0000     0.3327 f
  core/fe/mem/icache/data_mem_pkt_i[53] (bp_fe_icache_02_0)                 0.0000     0.3327 f
  core/fe/mem/icache/data_mem_pkt_i[53] (net)          17.3204              0.0000     0.3327 f
  core/fe/mem/icache/U1508/IN1 (MUX21X1)                          0.0704   -0.0080 &   0.3246 f
  core/fe/mem/icache/U1508/Q (MUX21X1)                            0.0350    0.0717     0.3963 f
  core/fe/mem/icache/n545 (net)                 1       2.6064              0.0000     0.3963 f
  core/fe/mem/icache/uncached_load_data_r_reg_51_/D (DFFX1)       0.0350    0.0000 &   0.3963 f
  data arrival time                                                                    0.3963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_51_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0155     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.3963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0217


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      81.4501              0.0000     0.1000 f
  U3355/IN1 (AO222X1)                                             0.0386    0.0110 @   0.1110 f
  U3355/Q (AO222X1)                                               0.0735    0.1361     0.2471 f
  mem_resp_li[61] (net)                         1      16.2472              0.0000     0.2471 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2471 f
  uce_0__uce/mem_resp_i[61] (net)                      16.2472              0.0000     0.2471 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.0735   -0.0010 &   0.2461 f
  uce_0__uce/U156/Q (AND2X1)                                      0.0611    0.0844     0.3305 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      13.9444              0.0000     0.3305 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3305 f
  data_mem_pkt_li[4] (net)                             13.9444              0.0000     0.3305 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3305 f
  core/data_mem_pkt_i[5] (net)                         13.9444              0.0000     0.3305 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3305 f
  core/fe/data_mem_pkt_i[5] (net)                      13.9444              0.0000     0.3305 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3305 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  13.9444              0.0000     0.3305 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3305 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           13.9444              0.0000     0.3305 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.0611   -0.0039 &   0.3266 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0345    0.0697     0.3962 f
  core/fe/mem/icache/n497 (net)                 1       2.4390              0.0000     0.3962 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0345    0.0000 &   0.3963 f
  data arrival time                                                                    0.3963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                             0.0000     0.3588
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3588 r
  library hold time                                                         0.0157     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.3963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN1 (AO22X1)   0.1407  -0.0031 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0347   0.0921   0.3740 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.0327   0.0000   0.3740 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0347   0.0000 &   0.3740 f
  data arrival time                                                                    0.3740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                             0.0000     0.3368
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                         0.0155     0.3523
  data required time                                                                   0.3523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3523
  data arrival time                                                                   -0.3740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/cptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3451    0.0237 @   0.3249 r
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0492    0.0632     0.3881 f
  core/fe_queue_fifo/cptr/n7 (net)              1       2.8522              0.0000     0.3881 f
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0492    0.0000 &   0.3882 f
  data arrival time                                                                    0.3882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  clock reconvergence pessimism                                             0.0000     0.3525
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3525 r
  library hold time                                                         0.0138     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.3882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN1 (AO22X1)   0.1407  -0.0033 &   0.2818 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0349   0.0923   0.3741 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   3.1302   0.0000   0.3741 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0349  -0.0007 &   0.3734 f
  data arrival time                                                                    0.3734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3359     0.3359
  clock reconvergence pessimism                                             0.0000     0.3359
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3359 r
  library hold time                                                         0.0155     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.3734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN43 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN43 (net)                                     217.6009              0.0000     0.3012 r
  core/fe/IN9 (bp_fe_top_02_0)                                              0.0000     0.3012 r
  core/fe/IN9 (net)                                   217.6009              0.0000     0.3012 r
  core/fe/pc_gen/IN8 (bp_fe_pc_gen_02_0)                                    0.0000     0.3012 r
  core/fe/pc_gen/IN8 (net)                            217.6009              0.0000     0.3012 r
  core/fe/pc_gen/U190/IN1 (NOR2X0)                                0.3451    0.0023 @   0.3035 r
  core/fe/pc_gen/U190/QN (NOR2X0)                                 0.0441    0.0607     0.3642 f
  core/fe/pc_gen/n214 (net)                     1       2.5043              0.0000     0.3642 f
  core/fe/pc_gen/state_r_reg_1_/D (DFFX1)                         0.0441    0.0000 &   0.3642 f
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  clock reconvergence pessimism                                             0.0000     0.3296
  core/fe/pc_gen/state_r_reg_1_/CLK (DFFX1)                                 0.0000     0.3296 r
  library hold time                                                         0.0126     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN1 (AO22X1)   0.1407  -0.0032 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0347   0.0922   0.3740 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.0685   0.0000   0.3740 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0347   0.0000 &   0.3740 f
  data arrival time                                                                    0.3740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                             0.0000     0.3361
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3361 r
  library hold time                                                         0.0155     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.3740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0224


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/cptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3451    0.0240 @   0.3252 r
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0478    0.0647     0.3900 f
  core/fe_queue_fifo/cptr/n9 (net)              1       3.0681              0.0000     0.3900 f
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0478    0.0000 &   0.3900 f
  data arrival time                                                                    0.3900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3526 r
  library hold time                                                         0.0141     0.3667
  data required time                                                                   0.3667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3667
  data arrival time                                                                   -0.3900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0233


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN1 (AO22X1)   0.1407  -0.0032 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0356   0.0929   0.3747 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   3.3761   0.0000   0.3747 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0356   0.0000 &   0.3748 f
  data arrival time                                                                    0.3748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                             0.0000     0.3361
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3361 r
  library hold time                                                         0.0153     0.3514
  data required time                                                                   0.3514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3514
  data arrival time                                                                   -0.3748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0233


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2     121.5159              0.0000     0.1000 f
  U3415/IN1 (AO222X1)                                             0.0858    0.0236 @   0.1236 f
  U3415/Q (AO222X1)                                               0.0626    0.1342     0.2578 f
  mem_resp_li[111] (net)                        1      11.7751              0.0000     0.2578 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2578 f
  uce_0__uce/mem_resp_i[111] (net)                     11.7751              0.0000     0.2578 f
  uce_0__uce/U211/IN2 (AND2X1)                                    0.0626   -0.0043 &   0.2535 f
  uce_0__uce/U211/Q (AND2X1)                                      0.0680    0.0867     0.3402 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3      16.5030              0.0000     0.3402 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.3402 f
  data_mem_pkt_li[54] (net)                            16.5030              0.0000     0.3402 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.3402 f
  core/data_mem_pkt_i[55] (net)                        16.5030              0.0000     0.3402 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.3402 f
  core/fe/data_mem_pkt_i[55] (net)                     16.5030              0.0000     0.3402 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.3402 f
  core/fe/mem/data_mem_pkt_i[55] (net)                 16.5030              0.0000     0.3402 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.3402 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          16.5030              0.0000     0.3402 f
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.0680   -0.0016 &   0.3385 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0352    0.0715     0.4100 f
  core/fe/mem/icache/n547 (net)                 1       2.6909              0.0000     0.4100 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0352    0.0000 &   0.4100 f
  data arrival time                                                                    0.4100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.3689 r
  library hold time                                                         0.0177     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0235


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      89.4827              0.0000     0.1000 f
  U3364/IN1 (AO222X1)                                             0.0495    0.0112 @   0.1112 f
  U3364/Q (AO222X1)                                               0.0587    0.1271     0.2382 f
  mem_resp_li[68] (net)                         1      10.9723              0.0000     0.2382 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2382 f
  uce_0__uce/mem_resp_i[68] (net)                      10.9723              0.0000     0.2382 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.0587    0.0004 &   0.2387 f
  uce_0__uce/U164/Q (AND2X1)                                      0.0709    0.0875     0.3261 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      17.5303              0.0000     0.3261 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.3261 f
  data_mem_pkt_li[11] (net)                            17.5303              0.0000     0.3261 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.3261 f
  core/data_mem_pkt_i[12] (net)                        17.5303              0.0000     0.3261 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.3261 f
  core/fe/data_mem_pkt_i[12] (net)                     17.5303              0.0000     0.3261 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.3261 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 17.5303              0.0000     0.3261 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.3261 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          17.5303              0.0000     0.3261 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.0709    0.0003 &   0.3264 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0354    0.0708     0.3972 f
  core/fe/mem/icache/n504 (net)                 1       2.1813              0.0000     0.3972 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0354    0.0000 &   0.3972 f
  data arrival time                                                                    0.3972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                             0.0000     0.3582
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.3582 r
  library hold time                                                         0.0154     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.3972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0236


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/itlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN44 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN44 (net)                                     217.6009              0.0000     0.3012 r
  core/fe/IN10 (bp_fe_top_02_0)                                             0.0000     0.3012 r
  core/fe/IN10 (net)                                  217.6009              0.0000     0.3012 r
  core/fe/mem/IN5 (bp_fe_mem_02_0)                                          0.0000     0.3012 r
  core/fe/mem/IN5 (net)                               217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/reset_i (bp_tlb_02_8_2)                                  0.0000     0.3012 r
  core/fe/mem/itlb/reset_i (net)                      217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_20)              0.0000     0.3012 r
  core/fe/mem/itlb/r_v_reg/reset_i (net)              217.6009              0.0000     0.3012 r
  core/fe/mem/itlb/r_v_reg/U4/IN2 (NOR2X0)                        0.3451    0.0033 @   0.3045 r
  core/fe/mem/itlb/r_v_reg/U4/QN (NOR2X0)                         0.0606    0.1031     0.4076 f
  core/fe/mem/itlb/r_v_reg/n3 (net)             1       7.1518              0.0000     0.4076 f
  core/fe/mem/itlb/r_v_reg/data_r_reg_0_/D (DFFX1)                0.0606    0.0002 &   0.4078 f
  data arrival time                                                                    0.4078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/fe/mem/itlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                        0.0000     0.3732 r
  library hold time                                                         0.0111     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.4078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0236


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2539 f
  core/IN14 (net)                                      31.0167              0.0000     0.2539 f
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2539 f
  core/be/IN12 (net)                                   31.0167              0.0000     0.2539 f
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2539 f
  core/be/be_mem/IN22 (net)                            31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (net)                     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (net)     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0656    0.0009 @   0.2548 f
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0806    0.0484     0.3032 r
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.2523              0.0000     0.3032 r
  core/be/be_mem/dcache/lock_counter/U20/IN5 (OA221X1)            0.0806   -0.0039 &   0.2992 r
  core/be/be_mem/dcache/lock_counter/U20/Q (OA221X1)              0.0368    0.0704     0.3696 r
  core/be/be_mem/dcache/lock_counter/n8 (net)     1     2.9357              0.0000     0.3696 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/D (DFFX1)     0.0368    0.0000 &   0.3697 r
  data arrival time                                                                    0.3697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  core/be/be_mem/dcache/lock_counter/count_o_reg_3_/CLK (DFFX1)             0.0000     0.3730 r
  library hold time                                                        -0.0272     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0239


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2     178.6875              0.0000     0.1000 f
  U3414/IN5 (AO222X1)                                             0.1812    0.0548 @   0.1548 f
  U3414/Q (AO222X1)                                               0.0703    0.1100     0.2648 f
  mem_resp_li[110] (net)                        1      13.8252              0.0000     0.2648 f
  uce_0__uce/mem_resp_i[110] (bp_uce_02_2)                                  0.0000     0.2648 f
  uce_0__uce/mem_resp_i[110] (net)                     13.8252              0.0000     0.2648 f
  uce_0__uce/U210/IN2 (AND2X1)                                    0.0703   -0.0086 &   0.2562 f
  uce_0__uce/U210/Q (AND2X1)                                      0.0617    0.0844     0.3405 f
  uce_0__uce/data_mem_pkt_o[54] (net)           3      14.2296              0.0000     0.3405 f
  uce_0__uce/data_mem_pkt_o[54] (bp_uce_02_2)                               0.0000     0.3405 f
  data_mem_pkt_li[53] (net)                            14.2296              0.0000     0.3405 f
  core/data_mem_pkt_i[54] (bp_core_minimal_02_0)                            0.0000     0.3405 f
  core/data_mem_pkt_i[54] (net)                        14.2296              0.0000     0.3405 f
  core/fe/data_mem_pkt_i[54] (bp_fe_top_02_0)                               0.0000     0.3405 f
  core/fe/data_mem_pkt_i[54] (net)                     14.2296              0.0000     0.3405 f
  core/fe/mem/data_mem_pkt_i[54] (bp_fe_mem_02_0)                           0.0000     0.3405 f
  core/fe/mem/data_mem_pkt_i[54] (net)                 14.2296              0.0000     0.3405 f
  core/fe/mem/icache/data_mem_pkt_i[54] (bp_fe_icache_02_0)                 0.0000     0.3405 f
  core/fe/mem/icache/data_mem_pkt_i[54] (net)          14.2296              0.0000     0.3405 f
  core/fe/mem/icache/U1507/IN1 (MUX21X1)                          0.0617   -0.0015 &   0.3390 f
  core/fe/mem/icache/U1507/Q (MUX21X1)                            0.0365    0.0715     0.4106 f
  core/fe/mem/icache/n546 (net)                 1       3.1866              0.0000     0.4106 f
  core/fe/mem/icache/uncached_load_data_r_reg_52_/D (DFFX1)       0.0365    0.0000 &   0.4106 f
  data arrival time                                                                    0.4106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/fe/mem/icache/uncached_load_data_r_reg_52_/CLK (DFFX1)               0.0000     0.3689 r
  library hold time                                                         0.0174     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0244


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      81.7302              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0389    0.0112 @   0.1112 r
  U3205/Q (AO222X1)                                               0.0312    0.0633     0.1745 r
  mem_resp_li[631] (net)                        1       1.9807              0.0000     0.1745 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1745 r
  uce_1__uce/mem_resp_i[61] (net)                       1.9807              0.0000     0.1745 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0312   -0.0003 &   0.1742 r
  uce_1__uce/U105/Q (AND2X1)                                      0.1036    0.0936     0.2678 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      28.7253              0.0000     0.2678 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2678 r
  data_mem_pkt_li[527] (net)                           28.7253              0.0000     0.2678 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2678 r
  core/data_mem_pkt_i[528] (net)                       28.7253              0.0000     0.2678 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2678 r
  core/be/data_mem_pkt_i[5] (net)                      28.7253              0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               28.7253              0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        28.7253              0.0000     0.2678 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1036   -0.0222 &   0.2455 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0350    0.0859     0.3315 r
  core/be/be_mem/dcache/n2314 (net)             1       2.4177              0.0000     0.3315 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0350    0.0000 &   0.3315 r
  data arrival time                                                                    0.3315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                        -0.0255     0.3070
  data required time                                                                   0.3070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3070
  data arrival time                                                                   -0.3315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0245


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1764/INP (NBUFFX2)                                     0.1540    0.0653 @   0.1653 r
  icc_place1764/Z (NBUFFX2)                                       0.0728    0.0976 @   0.2630 r
  n2385 (net)                                   8      32.6534              0.0000     0.2630 r
  icc_place1765/INP (INVX0)                                       0.0730    0.0011 @   0.2641 r
  icc_place1765/ZN (INVX0)                                        0.0981    0.0675     0.3316 f
  n2386 (net)                                   6      15.3277              0.0000     0.3316 f
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3316 f
  uce_1__uce/IN2 (net)                                 15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3316 f
  uce_1__uce/index_counter/reset_i (net)               15.3277              0.0000     0.3316 f
  uce_1__uce/index_counter/U20/IN5 (OA221X1)                      0.0981   -0.0020 &   0.3296 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                        0.0375    0.0911     0.4208 f
  uce_1__uce/index_counter/n25 (net)            1       3.3249              0.0000     0.4208 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)                 0.0375   -0.0004 &   0.4203 f
  data arrival time                                                                    0.4203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                         0.0000     0.3744 r
  library hold time                                                         0.0206     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.4203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0253


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2     110.5028              0.0000     0.1000 r
  U3361/IN5 (AO222X1)                                             0.0756    0.0313 @   0.1313 r
  U3361/Q (AO222X1)                                               0.0396    0.0769     0.2082 r
  mem_resp_li[65] (net)                         1       4.5342              0.0000     0.2082 r
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2082 r
  uce_0__uce/mem_resp_i[65] (net)                       4.5342              0.0000     0.2082 r
  uce_0__uce/U160/IN2 (AND2X1)                                    0.0396   -0.0038 &   0.2044 r
  uce_0__uce/U160/Q (AND2X1)                                      0.0681    0.0769     0.2813 r
  uce_0__uce/data_mem_pkt_o[9] (net)            3      15.9838              0.0000     0.2813 r
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.2813 r
  data_mem_pkt_li[8] (net)                             15.9838              0.0000     0.2813 r
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.2813 r
  core/data_mem_pkt_i[9] (net)                         15.9838              0.0000     0.2813 r
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.2813 r
  core/fe/data_mem_pkt_i[9] (net)                      15.9838              0.0000     0.2813 r
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.2813 r
  core/fe/mem/data_mem_pkt_i[9] (net)                  15.9838              0.0000     0.2813 r
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.2813 r
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           15.9838              0.0000     0.2813 r
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.0681   -0.0010 &   0.2803 r
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0341    0.0782     0.3585 r
  core/fe/mem/icache/n501 (net)                 1       2.4482              0.0000     0.3585 r
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0341    0.0000 &   0.3585 r
  data arrival time                                                                    0.3585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                             0.0000     0.3584
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.3584 r
  library hold time                                                        -0.0254     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.3585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0254


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2      82.9155              0.0000     0.1000 f
  U3411/IN1 (AO222X1)                                             0.0455    0.0144 @   0.1144 f
  U3411/Q (AO222X1)                                               0.0848    0.1428     0.2572 f
  mem_resp_li[108] (net)                        1      19.2305              0.0000     0.2572 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                                  0.0000     0.2572 f
  uce_0__uce/mem_resp_i[108] (net)                     19.2305              0.0000     0.2572 f
  uce_0__uce/U208/IN2 (AND2X1)                                    0.0848   -0.0065 &   0.2508 f
  uce_0__uce/U208/Q (AND2X1)                                      0.0534    0.0814     0.3322 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3      11.0325              0.0000     0.3322 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                               0.0000     0.3322 f
  data_mem_pkt_li[51] (net)                            11.0325              0.0000     0.3322 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                            0.0000     0.3322 f
  core/data_mem_pkt_i[52] (net)                        11.0325              0.0000     0.3322 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                               0.0000     0.3322 f
  core/fe/data_mem_pkt_i[52] (net)                     11.0325              0.0000     0.3322 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                           0.0000     0.3322 f
  core/fe/mem/data_mem_pkt_i[52] (net)                 11.0325              0.0000     0.3322 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)                 0.0000     0.3322 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)          11.0325              0.0000     0.3322 f
  core/fe/mem/icache/U1509/IN1 (MUX21X1)                          0.0534    0.0002 &   0.3324 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                            0.0344    0.0680     0.4003 f
  core/fe/mem/icache/n544 (net)                 1       2.3968              0.0000     0.4003 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)       0.0344    0.0000 &   0.4004 f
  data arrival time                                                                    0.4004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0157     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.4004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0256


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      78.2931              0.0000     0.1000 f
  U3362/IN1 (AO222X1)                                             0.0361    0.0082 @   0.1082 f
  U3362/Q (AO222X1)                                               0.0950    0.1506     0.2588 f
  mem_resp_li[66] (net)                         1      24.2461              0.0000     0.2588 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2588 f
  uce_0__uce/mem_resp_i[66] (net)                      24.2461              0.0000     0.2588 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0950   -0.0175 &   0.2413 f
  uce_0__uce/U162/Q (AND2X1)                                      0.0621    0.0884     0.3297 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      13.9840              0.0000     0.3297 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3297 f
  data_mem_pkt_li[9] (net)                             13.9840              0.0000     0.3297 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3297 f
  core/data_mem_pkt_i[10] (net)                        13.9840              0.0000     0.3297 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3297 f
  core/fe/data_mem_pkt_i[10] (net)                     13.9840              0.0000     0.3297 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3297 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 13.9840              0.0000     0.3297 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3297 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          13.9840              0.0000     0.3297 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.0621   -0.0010 &   0.3287 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0361    0.0703     0.3990 f
  core/fe/mem/icache/n502 (net)                 1       2.5947              0.0000     0.3990 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0361    0.0000 &   0.3990 f
  data arrival time                                                                    0.3990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3579 r
  library hold time                                                         0.0153     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.3990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0258


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2     110.9012              0.0000     0.1000 f
  U3416/IN3 (AO222X1)                                             0.0744    0.0219 @   0.1219 f
  U3416/Q (AO222X1)                                               0.0887    0.1332     0.2551 f
  mem_resp_li[112] (net)                        1      21.8068              0.0000     0.2551 f
  uce_0__uce/mem_resp_i[112] (bp_uce_02_2)                                  0.0000     0.2551 f
  uce_0__uce/mem_resp_i[112] (net)                     21.8068              0.0000     0.2551 f
  uce_0__uce/U212/IN2 (AND2X1)                                    0.0887   -0.0047 &   0.2504 f
  uce_0__uce/U212/Q (AND2X1)                                      0.0523    0.0813     0.3317 f
  uce_0__uce/data_mem_pkt_o[56] (net)           3      10.5743              0.0000     0.3317 f
  uce_0__uce/data_mem_pkt_o[56] (bp_uce_02_2)                               0.0000     0.3317 f
  data_mem_pkt_li[55] (net)                            10.5743              0.0000     0.3317 f
  core/data_mem_pkt_i[56] (bp_core_minimal_02_0)                            0.0000     0.3317 f
  core/data_mem_pkt_i[56] (net)                        10.5743              0.0000     0.3317 f
  core/fe/data_mem_pkt_i[56] (bp_fe_top_02_0)                               0.0000     0.3317 f
  core/fe/data_mem_pkt_i[56] (net)                     10.5743              0.0000     0.3317 f
  core/fe/mem/data_mem_pkt_i[56] (bp_fe_mem_02_0)                           0.0000     0.3317 f
  core/fe/mem/data_mem_pkt_i[56] (net)                 10.5743              0.0000     0.3317 f
  core/fe/mem/icache/data_mem_pkt_i[56] (bp_fe_icache_02_0)                 0.0000     0.3317 f
  core/fe/mem/icache/data_mem_pkt_i[56] (net)          10.5743              0.0000     0.3317 f
  core/fe/mem/icache/U1505/IN1 (MUX21X1)                          0.0523   -0.0007 &   0.3310 f
  core/fe/mem/icache/U1505/Q (MUX21X1)                            0.0361    0.0692     0.4001 f
  core/fe/mem/icache/n548 (net)                 1       3.0250              0.0000     0.4001 f
  core/fe/mem/icache/uncached_load_data_r_reg_54_/D (DFFX1)       0.0361    0.0000 &   0.4002 f
  data arrival time                                                                    0.4002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  clock reconvergence pessimism                                             0.0000     0.3590
  core/fe/mem/icache/uncached_load_data_r_reg_54_/CLK (DFFX1)               0.0000     0.3590 r
  library hold time                                                         0.0153     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.4002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0259


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2     105.9362              0.0000     0.1000 r
  U3408/IN5 (AO222X1)                                             0.0728    0.0188 @   0.1188 r
  U3408/Q (AO222X1)                                               0.0634    0.0911     0.2098 r
  mem_resp_li[105] (net)                        1      13.0070              0.0000     0.2098 r
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                                  0.0000     0.2098 r
  uce_0__uce/mem_resp_i[105] (net)                     13.0070              0.0000     0.2098 r
  uce_0__uce/U205/IN2 (AND2X1)                                    0.0634   -0.0124 &   0.1975 r
  uce_0__uce/U205/Q (AND2X1)                                      0.0744    0.0829     0.2804 r
  uce_0__uce/data_mem_pkt_o[49] (net)           3      18.1087              0.0000     0.2804 r
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                               0.0000     0.2804 r
  data_mem_pkt_li[48] (net)                            18.1087              0.0000     0.2804 r
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                            0.0000     0.2804 r
  core/data_mem_pkt_i[49] (net)                        18.1087              0.0000     0.2804 r
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                               0.0000     0.2804 r
  core/fe/data_mem_pkt_i[49] (net)                     18.1087              0.0000     0.2804 r
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                           0.0000     0.2804 r
  core/fe/mem/data_mem_pkt_i[49] (net)                 18.1087              0.0000     0.2804 r
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)                 0.0000     0.2804 r
  core/fe/mem/icache/data_mem_pkt_i[49] (net)          18.1087              0.0000     0.2804 r
  core/fe/mem/icache/U1512/IN1 (MUX21X1)                          0.0744   -0.0011 &   0.2793 r
  core/fe/mem/icache/U1512/Q (MUX21X1)                            0.0346    0.0797     0.3590 r
  core/fe/mem/icache/n541 (net)                 1       2.5344              0.0000     0.3590 r
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)       0.0346    0.0000 &   0.3591 r
  data arrival time                                                                    0.3591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0256     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.3591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0260


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2     116.8499              0.0000     0.1000 f
  U3378/IN3 (AO222X1)                                             0.0756    0.0171 @   0.1171 f
  U3378/Q (AO222X1)                                               0.0804    0.1282     0.2453 f
  mem_resp_li[81] (net)                         1      18.9464              0.0000     0.2453 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2453 f
  uce_0__uce/mem_resp_i[81] (net)                      18.9464              0.0000     0.2453 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.0804    0.0013 &   0.2466 f
  uce_0__uce/U179/Q (AND2X1)                                      0.0757    0.0940     0.3406 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      18.9339              0.0000     0.3406 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.3406 f
  data_mem_pkt_li[24] (net)                            18.9339              0.0000     0.3406 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.3406 f
  core/data_mem_pkt_i[25] (net)                        18.9339              0.0000     0.3406 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.3406 f
  core/fe/data_mem_pkt_i[25] (net)                     18.9339              0.0000     0.3406 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.3406 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 18.9339              0.0000     0.3406 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.3406 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          18.9339              0.0000     0.3406 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.0757   -0.0095 &   0.3310 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0388    0.0741     0.4051 f
  core/fe/mem/icache/n517 (net)                 1       3.2988              0.0000     0.4051 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0388   -0.0006 &   0.4046 f
  data arrival time                                                                    0.4046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                         0.0135     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.4046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0261


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN26 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN19 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 r
  core/be/be_checker/IN17 (net)                       352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          352.9071              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 352.9071           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 352.9071   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1539   0.0618 @   0.1618 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1407   0.1233   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  20.9689   0.0000   0.2851 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.1407  -0.0032 &   0.2819 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0344   0.0960   0.3779 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.9322   0.0000   0.3779 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0344   0.0000 &   0.3780 f
  data arrival time                                                                    0.3780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                             0.0000     0.3362
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3362 r
  library hold time                                                         0.0156     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.3780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0262


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1522    0.0563 @   0.1563 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1533    0.1171     0.2734 f
  core/be/be_mem/n52 (net)                      2      21.1719              0.0000     0.2734 f
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.1533   -0.0332 &   0.2402 f
  core/be/be_mem/U246/QN (NAND3X0)                                0.0990    0.0731     0.3133 r
  core/be/be_mem/n43 (net)                      1       8.2982              0.0000     0.3133 r
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.0990   -0.0202 &   0.2931 r
  core/be/be_mem/U247/QN (NOR2X0)                                 0.0918    0.0842     0.3773 f
  core/be/be_mem/n48 (net)                      1      12.7567              0.0000     0.3773 f
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.0918   -0.0211 &   0.3562 f
  data arrival time                                                                    0.3562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  clock reconvergence pessimism                                             0.0000     0.3268
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3268 r
  library hold time                                                         0.0028     0.3296
  data required time                                                                   0.3296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3296
  data arrival time                                                                   -0.3562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      56.1276              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0213    0.0077 @   0.1077 f
  U3202/Q (AO222X1)                                               0.0445    0.0977     0.2054 f
  mem_resp_li[628] (net)                        1       6.0842              0.0000     0.2054 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2054 f
  uce_1__uce/mem_resp_i[58] (net)                       6.0842              0.0000     0.2054 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0445    0.0001 &   0.2055 f
  uce_1__uce/U102/Q (AND2X1)                                      0.1074    0.1047 @   0.3102 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      30.2597              0.0000     0.3102 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3102 f
  data_mem_pkt_li[524] (net)                           30.2597              0.0000     0.3102 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3102 f
  core/data_mem_pkt_i[525] (net)                       30.2597              0.0000     0.3102 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3102 f
  core/be/data_mem_pkt_i[2] (net)                      30.2597              0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               30.2597              0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        30.2597              0.0000     0.3102 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.1074   -0.0128 @   0.2975 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0326    0.0764     0.3739 f
  core/be/be_mem/dcache/n2317 (net)             1       2.1864              0.0000     0.3739 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0326    0.0000 &   0.3739 f
  data arrival time                                                                    0.3739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3315 r
  library hold time                                                         0.0156     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0268


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      73.3968              0.0000     0.1000 f
  U3373/IN1 (AO222X1)                                             0.0333    0.0106 @   0.1106 f
  U3373/Q (AO222X1)                                               0.0869    0.1446     0.2552 f
  mem_resp_li[76] (net)                         1      21.2525              0.0000     0.2552 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2552 f
  uce_0__uce/mem_resp_i[76] (net)                      21.2525              0.0000     0.2552 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.0869   -0.0127 &   0.2425 f
  uce_0__uce/U172/Q (AND2X1)                                      0.0912    0.1039     0.3463 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3      24.2156              0.0000     0.3463 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.3463 f
  data_mem_pkt_li[19] (net)                            24.2156              0.0000     0.3463 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.3463 f
  core/data_mem_pkt_i[20] (net)                        24.2156              0.0000     0.3463 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.3463 f
  core/fe/data_mem_pkt_i[20] (net)                     24.2156              0.0000     0.3463 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.3463 f
  core/fe/mem/data_mem_pkt_i[20] (net)                 24.2156              0.0000     0.3463 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.3463 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)          24.2156              0.0000     0.3463 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.0912   -0.0193 &   0.3271 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0356    0.0740     0.4011 f
  core/fe/mem/icache/n512 (net)                 1       2.2177              0.0000     0.4011 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0356    0.0000 &   0.4011 f
  data arrival time                                                                    0.4011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0154     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0269


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      74.9131              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0357    0.0092 @   0.1092 f
  U3207/Q (AO222X1)                                               0.0421    0.0984     0.2076 f
  mem_resp_li[633] (net)                        1       5.2946              0.0000     0.2076 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2076 f
  uce_1__uce/mem_resp_i[63] (net)                       5.2946              0.0000     0.2076 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0421   -0.0018 &   0.2058 f
  uce_1__uce/U107/Q (AND2X1)                                      0.1018    0.1010     0.3068 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      28.1089              0.0000     0.3068 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3068 f
  data_mem_pkt_li[529] (net)                           28.1089              0.0000     0.3068 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3068 f
  core/data_mem_pkt_i[530] (net)                       28.1089              0.0000     0.3068 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3068 f
  core/be/data_mem_pkt_i[7] (net)                      28.1089              0.0000     0.3068 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3068 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               28.1089              0.0000     0.3068 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3068 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        28.1089              0.0000     0.3068 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.1018   -0.0100 &   0.2967 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0351    0.0777     0.3744 f
  core/be/be_mem/dcache/n2312 (net)             1       3.0873              0.0000     0.3744 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0351    0.0000 &   0.3744 f
  data arrival time                                                                    0.3744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3323 r
  library hold time                                                         0.0150     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.3744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0272


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2     212.0578              0.0000     0.1000 f
  U3376/IN5 (AO222X1)                                             0.2666    0.0486 @   0.1486 f
  U3376/Q (AO222X1)                                               0.0385    0.0951     0.2436 f
  mem_resp_li[79] (net)                         1       2.1837              0.0000     0.2436 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2436 f
  uce_0__uce/mem_resp_i[79] (net)                       2.1837              0.0000     0.2436 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.0385   -0.0005 &   0.2431 f
  uce_0__uce/U177/Q (AND2X1)                                      0.0846    0.0906     0.3338 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3      22.3065              0.0000     0.3338 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.3338 f
  data_mem_pkt_li[22] (net)                            22.3065              0.0000     0.3338 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.3338 f
  core/data_mem_pkt_i[23] (net)                        22.3065              0.0000     0.3338 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.3338 f
  core/fe/data_mem_pkt_i[23] (net)                     22.3065              0.0000     0.3338 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.3338 f
  core/fe/mem/data_mem_pkt_i[23] (net)                 22.3065              0.0000     0.3338 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.3338 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)          22.3065              0.0000     0.3338 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.0846   -0.0073 &   0.3265 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0371    0.0740     0.4005 f
  core/fe/mem/icache/n515 (net)                 1       2.6715              0.0000     0.4005 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0371   -0.0001 &   0.4004 f
  data arrival time                                                                    0.4004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.3579 r
  library hold time                                                         0.0150     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.4004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0275


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2     116.5288              0.0000     0.1000 r
  U3355/IN5 (AO222X1)                                             0.0803    0.0108 @   0.1108 r
  U3355/Q (AO222X1)                                               0.0728    0.0977     0.2085 r
  mem_resp_li[61] (net)                         1      16.2520              0.0000     0.2085 r
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2085 r
  uce_0__uce/mem_resp_i[61] (net)                      16.2520              0.0000     0.2085 r
  uce_0__uce/U156/IN2 (AND2X1)                                    0.0728   -0.0010 &   0.2075 r
  uce_0__uce/U156/Q (AND2X1)                                      0.0657    0.0795     0.2870 r
  uce_0__uce/data_mem_pkt_o[5] (net)            3      14.8459              0.0000     0.2870 r
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.2870 r
  data_mem_pkt_li[4] (net)                             14.8459              0.0000     0.2870 r
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.2870 r
  core/data_mem_pkt_i[5] (net)                         14.8459              0.0000     0.2870 r
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.2870 r
  core/fe/data_mem_pkt_i[5] (net)                      14.8459              0.0000     0.2870 r
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.2870 r
  core/fe/mem/data_mem_pkt_i[5] (net)                  14.8459              0.0000     0.2870 r
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.2870 r
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           14.8459              0.0000     0.2870 r
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.0657   -0.0039 &   0.2831 r
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0344    0.0780     0.3610 r
  core/fe/mem/icache/n497 (net)                 1       2.6114              0.0000     0.3610 r
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0344    0.0000 &   0.3611 r
  data arrival time                                                                    0.3611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                             0.0000     0.3588
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3588 r
  library hold time                                                        -0.0255     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.3611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0278


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2     131.2529              0.0000     0.1000 r
  U3423/IN5 (AO222X1)                                             0.0933    0.0350 @   0.1350 r
  U3423/Q (AO222X1)                                               0.0446    0.0831     0.2182 r
  mem_resp_li[119] (net)                        1       5.8311              0.0000     0.2182 r
  uce_0__uce/mem_resp_i[119] (bp_uce_02_2)                                  0.0000     0.2182 r
  uce_0__uce/mem_resp_i[119] (net)                      5.8311              0.0000     0.2182 r
  uce_0__uce/U220/IN2 (AND2X1)                                    0.0446   -0.0006 &   0.2176 r
  uce_0__uce/U220/Q (AND2X1)                                      0.0520    0.0686     0.2862 r
  uce_0__uce/data_mem_pkt_o[63] (net)           3      10.1793              0.0000     0.2862 r
  uce_0__uce/data_mem_pkt_o[63] (bp_uce_02_2)                               0.0000     0.2862 r
  data_mem_pkt_li[62] (net)                            10.1793              0.0000     0.2862 r
  core/data_mem_pkt_i[63] (bp_core_minimal_02_0)                            0.0000     0.2862 r
  core/data_mem_pkt_i[63] (net)                        10.1793              0.0000     0.2862 r
  core/fe/data_mem_pkt_i[63] (bp_fe_top_02_0)                               0.0000     0.2862 r
  core/fe/data_mem_pkt_i[63] (net)                     10.1793              0.0000     0.2862 r
  core/fe/mem/data_mem_pkt_i[63] (bp_fe_mem_02_0)                           0.0000     0.2862 r
  core/fe/mem/data_mem_pkt_i[63] (net)                 10.1793              0.0000     0.2862 r
  core/fe/mem/icache/data_mem_pkt_i[63] (bp_fe_icache_02_0)                 0.0000     0.2862 r
  core/fe/mem/icache/data_mem_pkt_i[63] (net)          10.1793              0.0000     0.2862 r
  core/fe/mem/icache/U1497/IN1 (MUX21X1)                          0.0520    0.0002 &   0.2864 r
  core/fe/mem/icache/U1497/Q (MUX21X1)                            0.0347    0.0750     0.3613 r
  core/fe/mem/icache/n555 (net)                 1       2.7179              0.0000     0.3613 r
  core/fe/mem/icache/uncached_load_data_r_reg_61_/D (DFFX1)       0.0347    0.0000 &   0.3613 r
  data arrival time                                                                    0.3613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_61_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                        -0.0256     0.3335
  data required time                                                                   0.3335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3335
  data arrival time                                                                   -0.3613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0278


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN43 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN43 (net)                                     217.6009              0.0000     0.3012 r
  core/fe/IN9 (bp_fe_top_02_0)                                              0.0000     0.3012 r
  core/fe/IN9 (net)                                   217.6009              0.0000     0.3012 r
  core/fe/pc_gen/IN8 (bp_fe_pc_gen_02_0)                                    0.0000     0.3012 r
  core/fe/pc_gen/IN8 (net)                            217.6009              0.0000     0.3012 r
  core/fe/pc_gen/U186/IN1 (NOR2X0)                                0.3451    0.0020 @   0.3032 r
  core/fe/pc_gen/U186/QN (NOR2X0)                                 0.0481    0.0662     0.3694 f
  core/fe/pc_gen/n212 (net)                     1       3.2719              0.0000     0.3694 f
  core/fe/pc_gen/state_r_reg_0_/D (DFFX1)                         0.0481    0.0000 &   0.3695 f
  data arrival time                                                                    0.3695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                             0.0000     0.3295
  core/fe/pc_gen/state_r_reg_0_/CLK (DFFX1)                                 0.0000     0.3295 r
  library hold time                                                         0.0117     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0283


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[16] (net)                          2      21.7645              0.0000     0.1000 f
  U3303/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3303/Q (AO222X1)                                               0.0346    0.0563     0.1568 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.1568 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.1568 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2164 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2164 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2105 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.2971 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/icc_place154/INP (NBUFFX8)           0.0599   -0.0020 @   0.2951 f
  core/fe/mem/icache/tag_mem/icc_place154/Z (NBUFFX8)             0.0382    0.0786     0.3737 f
  core/fe/mem/icache/tag_mem/n163 (net)         2      28.9805              0.0000     0.3737 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)   0.0382   0.0016 *   0.3753 f d 
  data arrival time                                                                    0.3753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0291


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[16] (net)                          2      21.7645              0.0000     0.1000 f
  U3303/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3303/Q (AO222X1)                                               0.0346    0.0563     0.1568 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1568 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.1568 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.1568 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2164 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2164 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2164 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2164 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2164 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2164 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2164 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2105 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.2971 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2971 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.2971 f
  core/fe/mem/icache/tag_mem/icc_place154/INP (NBUFFX8)           0.0599   -0.0020 @   0.2951 f
  core/fe/mem/icache/tag_mem/icc_place154/Z (NBUFFX8)             0.0382    0.0786     0.3737 f
  core/fe/mem/icache/tag_mem/n163 (net)         2      28.9805              0.0000     0.3737 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)   0.0382   0.0017 *   0.3754 f d 
  data arrival time                                                                    0.3754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0292


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2     121.8738              0.0000     0.1000 f
  U3372/IN5 (AO222X1)                                             0.0912    0.0334 @   0.1334 f
  U3372/Q (AO222X1)                                               0.0821    0.1072     0.2406 f
  mem_resp_li[75] (net)                         1      19.2928              0.0000     0.2406 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2406 f
  uce_0__uce/mem_resp_i[75] (net)                      19.2928              0.0000     0.2406 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.0821   -0.0187 &   0.2219 f
  uce_0__uce/U171/Q (AND2X1)                                      0.0942    0.1048     0.3267 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3      25.3111              0.0000     0.3267 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.3267 f
  data_mem_pkt_li[18] (net)                            25.3111              0.0000     0.3267 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.3267 f
  core/data_mem_pkt_i[19] (net)                        25.3111              0.0000     0.3267 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.3267 f
  core/fe/data_mem_pkt_i[19] (net)                     25.3111              0.0000     0.3267 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.3267 f
  core/fe/mem/data_mem_pkt_i[19] (net)                 25.3111              0.0000     0.3267 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.3267 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)          25.3111              0.0000     0.3267 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.0942    0.0004 &   0.3271 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0374    0.0760     0.4031 f
  core/fe/mem/icache/n511 (net)                 1       2.8896              0.0000     0.4031 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0374    0.0000 &   0.4032 f
  data arrival time                                                                    0.4032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0150     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.4032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0294


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2     106.4759              0.0000     0.1000 f
  U3410/IN3 (AO222X1)                                             0.0729    0.0246 @   0.1246 f
  U3410/Q (AO222X1)                                               0.0881    0.1327     0.2573 f
  mem_resp_li[107] (net)                        1      21.6488              0.0000     0.2573 f
  uce_0__uce/mem_resp_i[107] (bp_uce_02_2)                                  0.0000     0.2573 f
  uce_0__uce/mem_resp_i[107] (net)                     21.6488              0.0000     0.2573 f
  uce_0__uce/U207/IN2 (AND2X1)                                    0.0881   -0.0116 &   0.2457 f
  uce_0__uce/U207/Q (AND2X1)                                      0.0635    0.0882     0.3338 f
  uce_0__uce/data_mem_pkt_o[51] (net)           3      14.5798              0.0000     0.3338 f
  uce_0__uce/data_mem_pkt_o[51] (bp_uce_02_2)                               0.0000     0.3338 f
  data_mem_pkt_li[50] (net)                            14.5798              0.0000     0.3338 f
  core/data_mem_pkt_i[51] (bp_core_minimal_02_0)                            0.0000     0.3338 f
  core/data_mem_pkt_i[51] (net)                        14.5798              0.0000     0.3338 f
  core/fe/data_mem_pkt_i[51] (bp_fe_top_02_0)                               0.0000     0.3338 f
  core/fe/data_mem_pkt_i[51] (net)                     14.5798              0.0000     0.3338 f
  core/fe/mem/data_mem_pkt_i[51] (bp_fe_mem_02_0)                           0.0000     0.3338 f
  core/fe/mem/data_mem_pkt_i[51] (net)                 14.5798              0.0000     0.3338 f
  core/fe/mem/icache/data_mem_pkt_i[51] (bp_fe_icache_02_0)                 0.0000     0.3338 f
  core/fe/mem/icache/data_mem_pkt_i[51] (net)          14.5798              0.0000     0.3338 f
  core/fe/mem/icache/U1510/IN1 (MUX21X1)                          0.0635    0.0004 &   0.3342 f
  core/fe/mem/icache/U1510/Q (MUX21X1)                            0.0346    0.0703     0.4045 f
  core/fe/mem/icache/n543 (net)                 1       2.4661              0.0000     0.4045 f
  core/fe/mem/icache/uncached_load_data_r_reg_49_/D (DFFX1)       0.0346    0.0000 &   0.4045 f
  data arrival time                                                                    0.4045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_49_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0156     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.4045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0297


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[18] (net)                          2      85.7653              0.0000     0.1000 f
  U3305/IN5 (AO222X1)                                             0.0426    0.0153 @   0.1153 f
  U3305/Q (AO222X1)                                               0.0361    0.0666     0.1819 f
  mem_resp_li[18] (net)                         1       3.2663              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (net)                       3.2663              0.0000     0.1819 f
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0361   -0.0006 &   0.1812 f
  uce_0__uce/U732/Q (AND2X1)                                      0.0254    0.0533     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8197              0.0000     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2345 f
  tag_mem_pkt_li[3] (net)                               1.8197              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (net)                           1.8197              0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (net)                        1.8197              0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8197              0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8197              0.0000     0.2345 f
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0254    0.0000 &   0.2345 f
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0623    0.0860 @   0.3206 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/icc_place17/INP (NBUFFX2)            0.0624    0.0003 @   0.3209 f
  core/fe/mem/icache/tag_mem/icc_place17/Z (NBUFFX2)              0.0260    0.0551     0.3761 f
  core/fe/mem/icache/tag_mem/n18 (net)          2       5.7070              0.0000     0.3761 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)   0.0260   0.0000 &   0.3761 f d 
  data arrival time                                                                    0.3761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0299


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[31] (net)                          2      19.9940              0.0000     0.1000 f
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 f
  U3321/Q (AO222X1)                                               0.0368    0.0806     0.1814 f
  mem_resp_li[31] (net)                         1       2.2484              0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (net)                       2.2484              0.0000     0.1814 f
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0368    0.0000 &   0.1814 f
  uce_0__uce/U745/Q (AND2X1)                                      0.0335    0.0592     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6487              0.0000     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2406 f
  tag_mem_pkt_li[16] (net)                              4.6487              0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (net)                          4.6487              0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (net)                       4.6487              0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6487              0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6487              0.0000     0.2406 f
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0335   -0.0026 &   0.2380 f
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1209    0.1094 @   0.3473 f
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (net)         34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/icc_place120/INP (NBUFFX2)           0.1209   -0.0348 @   0.3125 f
  core/fe/mem/icache/tag_mem/icc_place120/Z (NBUFFX2)             0.0297    0.0636     0.3761 f
  core/fe/mem/icache/tag_mem/n127 (net)         1       5.3075              0.0000     0.3761 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[232] (saed90_248x64_1P_bit)   0.0297   0.0001 *   0.3762 f d 
  data arrival time                                                                    0.3762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0300


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1757/INP (NBUFFX2)                                     0.0786    0.0018 @   0.1018 r
  icc_place1757/Z (NBUFFX2)                                       0.3451    0.1994 @   0.3012 r
  n2378 (net)                                  36     217.6009              0.0000     0.3012 r
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3012 r
  core/IN11 (net)                                     217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3012 r
  core/fe_queue_fifo/reset_i (net)                    217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3012 r
  core/fe_queue_fifo/wptr/reset_i (net)               217.6009              0.0000     0.3012 r
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3451    0.0244 @   0.3256 r
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0550    0.0723     0.3979 f
  core/fe_queue_fifo/wptr/n6 (net)              1       4.2135              0.0000     0.3979 f
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0550   -0.0023 &   0.3956 f
  data arrival time                                                                    0.3956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3526 r
  library hold time                                                         0.0125     0.3651
  data required time                                                                   0.3651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3651
  data arrival time                                                                   -0.3956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0305


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (bsg_dff_reset_width_p38_7)       0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (net)        93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/U17/IN2 (AND2X1)                0.1503    0.0032 @   0.3252 f
  core/be/be_mem/csr/pmpaddr1_reg/U17/Q (AND2X1)                  0.0251    0.0742     0.3994 f
  core/be/be_mem/csr/pmpaddr1_reg/n31 (net)     1       2.0859              0.0000     0.3994 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_/D (DFFX1)        0.0251    0.0000 &   0.3994 f
  data arrival time                                                                    0.3994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3518 r
  library hold time                                                         0.0167     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.3994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0309


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2     135.5032              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.1108    0.0375 @   0.1375 f
  U3260/Q (AO222X1)                                               0.0364    0.0778     0.2153 f
  mem_resp_li[680] (net)                        1       2.5473              0.0000     0.2153 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2153 f
  uce_1__uce/mem_resp_i[110] (net)                      2.5473              0.0000     0.2153 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0364   -0.0004 &   0.2149 f
  uce_1__uce/U158/Q (AND2X1)                                      0.0908    0.0937     0.3086 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      24.4437              0.0000     0.3086 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3086 f
  data_mem_pkt_li[576] (net)                           24.4437              0.0000     0.3086 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3086 f
  core/data_mem_pkt_i[577] (net)                       24.4437              0.0000     0.3086 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3086 f
  core/be/data_mem_pkt_i[54] (net)                     24.4437              0.0000     0.3086 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3086 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              24.4437              0.0000     0.3086 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3086 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       24.4437              0.0000     0.3086 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.0908   -0.0052 &   0.3033 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0334    0.0745     0.3778 f
  core/be/be_mem/dcache/n2265 (net)             1       2.4659              0.0000     0.3778 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0334    0.0000 &   0.3778 f
  data arrival time                                                                    0.3778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                             0.0000     0.3314
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3314 r
  library hold time                                                         0.0154     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.3778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2     110.5067              0.0000     0.1000 f
  U3392/IN5 (AO222X1)                                             0.0716    0.0289 @   0.1289 f
  U3392/Q (AO222X1)                                               0.0690    0.0959     0.2248 f
  mem_resp_li[91] (net)                         1      14.7167              0.0000     0.2248 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2248 f
  uce_0__uce/mem_resp_i[91] (net)                      14.7167              0.0000     0.2248 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.0690    0.0007 &   0.2255 f
  uce_0__uce/U190/Q (AND2X1)                                      0.1017    0.1067     0.3322 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3      27.9688              0.0000     0.3322 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.3322 f
  data_mem_pkt_li[34] (net)                            27.9688              0.0000     0.3322 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.3322 f
  core/data_mem_pkt_i[35] (net)                        27.9688              0.0000     0.3322 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.3322 f
  core/fe/data_mem_pkt_i[35] (net)                     27.9688              0.0000     0.3322 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.3322 f
  core/fe/mem/data_mem_pkt_i[35] (net)                 27.9688              0.0000     0.3322 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.3322 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)          27.9688              0.0000     0.3322 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.1017   -0.0046 &   0.3276 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0361    0.0775     0.4051 f
  core/fe/mem/icache/n527 (net)                 1       3.0276              0.0000     0.4051 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0361    0.0000 &   0.4051 f
  data arrival time                                                                    0.4051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0153     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.4051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2     147.9912              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.1404    0.0113 @   0.1113 f
  U3203/Q (AO222X1)                                               0.0363    0.1073     0.2186 f
  mem_resp_li[629] (net)                        1       2.6229              0.0000     0.2186 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2186 f
  uce_1__uce/mem_resp_i[59] (net)                       2.6229              0.0000     0.2186 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0363    0.0000 &   0.2186 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0939    0.0953     0.3139 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      25.4783              0.0000     0.3139 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3139 f
  data_mem_pkt_li[525] (net)                           25.4783              0.0000     0.3139 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3139 f
  core/data_mem_pkt_i[526] (net)                       25.4783              0.0000     0.3139 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3139 f
  core/be/data_mem_pkt_i[3] (net)                      25.4783              0.0000     0.3139 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3139 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               25.4783              0.0000     0.3139 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3139 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        25.4783              0.0000     0.3139 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0939   -0.0112 &   0.3027 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0754     0.3782 f
  core/be/be_mem/dcache/n2316 (net)             1       2.6609              0.0000     0.3782 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.3782 f
  data arrival time                                                                    0.3782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                         0.0144     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U31/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U31/Q (AND2X1)                    0.0253    0.0743     0.3998 f
  core/be/be_mem/csr/mcycle_reg/n46 (net)       1       2.1281              0.0000     0.3998 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_22_/D (DFFX1)          0.0253    0.0000 &   0.3998 f
  data arrival time                                                                    0.3998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/mcycle_reg/data_r_reg_22_/CLK (DFFX1)                  0.0000     0.3518 r
  library hold time                                                         0.0166     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0313


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      65.4911              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0258    0.0086 @   0.1086 r
  U3266/Q (AO222X1)                                               0.0345    0.0625     0.1711 r
  mem_resp_li[686] (net)                        1       3.1183              0.0000     0.1711 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1711 r
  uce_1__uce/mem_resp_i[116] (net)                      3.1183              0.0000     0.1711 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0345   -0.0002 &   0.1708 r
  uce_1__uce/U164/Q (AND2X1)                                      0.0857    0.0853     0.2561 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.3766              0.0000     0.2561 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2561 r
  data_mem_pkt_li[582] (net)                           22.3766              0.0000     0.2561 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2561 r
  core/data_mem_pkt_i[583] (net)                       22.3766              0.0000     0.2561 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2561 r
  core/be/data_mem_pkt_i[60] (net)                     22.3766              0.0000     0.2561 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2561 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.3766              0.0000     0.2561 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2561 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.3766              0.0000     0.2561 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0857   -0.0021 &   0.2540 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0361    0.0830     0.3371 r
  core/be/be_mem/dcache/n2259 (net)             1       2.9215              0.0000     0.3371 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0361    0.0000 &   0.3371 r
  data arrival time                                                                    0.3371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                        -0.0259     0.3057
  data required time                                                                   0.3057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3057
  data arrival time                                                                   -0.3371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U13/IN2 (AND2X1)                 0.1503    0.0026 @   0.3246 f
  core/be/be_mem/csr/pmpcfg0_reg/U13/Q (AND2X1)                   0.0262    0.0750     0.3996 f
  core/be/be_mem/csr/pmpcfg0_reg/n48 (net)      1       2.4880              0.0000     0.3996 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_/D (DFFX1)         0.0262    0.0000 &   0.3996 f
  data arrival time                                                                    0.3996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_/CLK (DFFX1)                 0.0000     0.3517 r
  library hold time                                                         0.0164     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.3996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0315


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U28/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U28/Q (AND2X1)                    0.0250    0.0740     0.3995 f
  core/be/be_mem/csr/mcycle_reg/n52 (net)       1       2.0224              0.0000     0.3995 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_25_/D (DFFX1)          0.0250    0.0000 &   0.3995 f
  data arrival time                                                                    0.3995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  clock reconvergence pessimism                                             0.0000     0.3513
  core/be/be_mem/csr/mcycle_reg/data_r_reg_25_/CLK (DFFX1)                  0.0000     0.3513 r
  library hold time                                                         0.0167     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.3995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0315


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U9/IN2 (AND2X1)                  0.1503    0.0032 @   0.3252 f
  core/be/be_mem/csr/pmpcfg0_reg/U9/Q (AND2X1)                    0.0257    0.0747     0.3999 f
  core/be/be_mem/csr/pmpcfg0_reg/n56 (net)      1       2.3188              0.0000     0.3999 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_/D (DFFX1)         0.0257    0.0000 &   0.3999 f
  data arrival time                                                                    0.3999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_/CLK (DFFX1)                 0.0000     0.3518 r
  library hold time                                                         0.0165     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.3999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0316


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2     115.8327              0.0000     0.1000 r
  U3368/IN3 (AO222X1)                                             0.0788    0.0156 @   0.1156 r
  U3368/Q (AO222X1)                                               0.0407    0.1072     0.2228 r
  mem_resp_li[72] (net)                         1       4.6414              0.0000     0.2228 r
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2228 r
  uce_0__uce/mem_resp_i[72] (net)                       4.6414              0.0000     0.2228 r
  uce_0__uce/U168/IN2 (AND2X1)                                    0.0407   -0.0016 &   0.2212 r
  uce_0__uce/U168/Q (AND2X1)                                      0.0617    0.0736     0.2947 r
  uce_0__uce/data_mem_pkt_o[16] (net)           3      13.6726              0.0000     0.2947 r
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.2947 r
  data_mem_pkt_li[15] (net)                            13.6726              0.0000     0.2947 r
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.2947 r
  core/data_mem_pkt_i[16] (net)                        13.6726              0.0000     0.2947 r
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.2947 r
  core/fe/data_mem_pkt_i[16] (net)                     13.6726              0.0000     0.2947 r
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.2947 r
  core/fe/mem/data_mem_pkt_i[16] (net)                 13.6726              0.0000     0.2947 r
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.2947 r
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          13.6726              0.0000     0.2947 r
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.0617   -0.0010 &   0.2938 r
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0344    0.0771     0.3709 r
  core/fe/mem/icache/n508 (net)                 1       2.6231              0.0000     0.3709 r
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0344    0.0000 &   0.3709 r
  data arrival time                                                                    0.3709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  clock reconvergence pessimism                                             0.0000     0.3645
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.3645 r
  library hold time                                                        -0.0253     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.3709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0316


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U11/IN2 (AND2X1)                 0.1503    0.0026 @   0.3246 f
  core/be/be_mem/csr/pmpcfg0_reg/U11/Q (AND2X1)                   0.0265    0.0751     0.3997 f
  core/be/be_mem/csr/pmpcfg0_reg/n52 (net)      1       2.5440              0.0000     0.3997 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_/D (DFFX1)         0.0265    0.0000 &   0.3998 f
  data arrival time                                                                    0.3998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_/CLK (DFFX1)                 0.0000     0.3517 r
  library hold time                                                         0.0163     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0317


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (bsg_dff_reset_width_p38_7)       0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (net)        93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/U16/IN2 (AND2X1)                0.1503    0.0032 @   0.3252 f
  core/be/be_mem/csr/pmpaddr1_reg/U16/Q (AND2X1)                  0.0262    0.0749     0.4002 f
  core/be/be_mem/csr/pmpaddr1_reg/n29 (net)     1       2.4517              0.0000     0.4002 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_/D (DFFX1)        0.0262    0.0000 &   0.4002 f
  data arrival time                                                                    0.4002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3518 r
  library hold time                                                         0.0164     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.4002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0319


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[16] (net)                          2      22.0242              0.0000     0.1000 r
  U3303/IN5 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3303/Q (AO222X1)                                               0.0331    0.0563     0.1567 r
  mem_resp_li[16] (net)                         1       2.6143              0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (net)                       2.6143              0.0000     0.1567 r
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0331    0.0000 &   0.1567 r
  uce_0__uce/U730/Q (AND2X1)                                      0.0373    0.0584     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.0857              0.0000     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2152 r
  tag_mem_pkt_li[1] (net)                               5.0857              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (net)                           5.0857              0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (net)                        5.0857              0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.0857              0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.0857              0.0000     0.2152 r
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0373   -0.0064 &   0.2088 r
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0643    0.0860 @   0.2948 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)         26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/icc_place154/INP (NBUFFX8)           0.0643   -0.0022 @   0.2926 r
  core/fe/mem/icache/tag_mem/icc_place154/Z (NBUFFX8)             0.0432    0.0840     0.3766 r
  core/fe/mem/icache/tag_mem/n163 (net)         2      28.9805              0.0000     0.3766 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)   0.0432   0.0016 *   0.3782 r d 
  data arrival time                                                                    0.3782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0320


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2     114.0095              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0830    0.0186 @   0.1186 f
  U3255/Q (AO222X1)                                               0.0836    0.1103     0.2289 f
  mem_resp_li[676] (net)                        1      19.6472              0.0000     0.2289 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2289 f
  uce_1__uce/mem_resp_i[106] (net)                     19.6472              0.0000     0.2289 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0836   -0.0122 &   0.2167 f
  uce_1__uce/U154/Q (AND2X1)                                      0.0730    0.0929     0.3096 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      17.9545              0.0000     0.3096 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3096 f
  data_mem_pkt_li[572] (net)                           17.9545              0.0000     0.3096 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3096 f
  core/data_mem_pkt_i[573] (net)                       17.9545              0.0000     0.3096 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3096 f
  core/be/data_mem_pkt_i[50] (net)                     17.9545              0.0000     0.3096 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3096 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              17.9545              0.0000     0.3096 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3096 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       17.9545              0.0000     0.3096 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0730   -0.0018 &   0.3078 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0328    0.0713     0.3791 f
  core/be/be_mem/dcache/n2269 (net)             1       2.2523              0.0000     0.3791 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0328    0.0000 &   0.3791 f
  data arrival time                                                                    0.3791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3315 r
  library hold time                                                         0.0155     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0321


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2     107.5756              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0733    0.0240 @   0.1240 f
  U3250/Q (AO222X1)                                               0.0378    0.0996     0.2236 f
  mem_resp_li[671] (net)                        1       3.2905              0.0000     0.2236 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2236 f
  uce_1__uce/mem_resp_i[101] (net)                      3.2905              0.0000     0.2236 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0378   -0.0008 &   0.2228 f
  uce_1__uce/U148/Q (AND2X1)                                      0.0879    0.0923     0.3151 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      23.4268              0.0000     0.3151 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3151 f
  data_mem_pkt_li[567] (net)                           23.4268              0.0000     0.3151 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3151 f
  core/data_mem_pkt_i[568] (net)                       23.4268              0.0000     0.3151 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3151 f
  core/be/data_mem_pkt_i[45] (net)                     23.4268              0.0000     0.3151 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3151 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              23.4268              0.0000     0.3151 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3151 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       23.4268              0.0000     0.3151 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.0879   -0.0149 &   0.3002 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0359    0.0737     0.3739 f
  core/be/be_mem/dcache/n2274 (net)             1       2.3149              0.0000     0.3739 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0359    0.0000 &   0.3739 f
  data arrival time                                                                    0.3739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3271 r
  library hold time                                                         0.0147     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.3739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0321


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[16] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[16] (net)                          2      22.0242              0.0000     0.1000 r
  U3303/IN5 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3303/Q (AO222X1)                                               0.0331    0.0563     0.1567 r
  mem_resp_li[16] (net)                         1       2.6143              0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.1567 r
  uce_0__uce/mem_resp_i[16] (net)                       2.6143              0.0000     0.1567 r
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0331    0.0000 &   0.1567 r
  uce_0__uce/U730/Q (AND2X1)                                      0.0373    0.0584     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.0857              0.0000     0.2152 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2152 r
  tag_mem_pkt_li[1] (net)                               5.0857              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2152 r
  core/tag_mem_pkt_i[3] (net)                           5.0857              0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2152 r
  core/fe/tag_mem_pkt_i[3] (net)                        5.0857              0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2152 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.0857              0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2152 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.0857              0.0000     0.2152 r
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0373   -0.0064 &   0.2088 r
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0643    0.0860 @   0.2948 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.2948 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)         26.1301              0.0000     0.2948 r
  core/fe/mem/icache/tag_mem/icc_place154/INP (NBUFFX8)           0.0643   -0.0022 @   0.2926 r
  core/fe/mem/icache/tag_mem/icc_place154/Z (NBUFFX8)             0.0432    0.0840     0.3766 r
  core/fe/mem/icache/tag_mem/n163 (net)         2      28.9805              0.0000     0.3766 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)   0.0432   0.0017 *   0.3783 r d 
  data arrival time                                                                    0.3783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0321


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[31] (net)                          2      19.9940              0.0000     0.1000 f
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 f
  U3321/Q (AO222X1)                                               0.0368    0.0806     0.1814 f
  mem_resp_li[31] (net)                         1       2.2484              0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (net)                       2.2484              0.0000     0.1814 f
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0368    0.0000 &   0.1814 f
  uce_0__uce/U745/Q (AND2X1)                                      0.0335    0.0592     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6487              0.0000     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2406 f
  tag_mem_pkt_li[16] (net)                              4.6487              0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (net)                          4.6487              0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (net)                       4.6487              0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6487              0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6487              0.0000     0.2406 f
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0335   -0.0026 &   0.2380 f
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1209    0.1094 @   0.3473 f
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (net)         34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/icc_place29/INP (NBUFFX2)            0.1209   -0.0319 @   0.3154 f
  core/fe/mem/icache/tag_mem/icc_place29/Z (NBUFFX2)              0.0302    0.0641     0.3795 f
  core/fe/mem/icache/tag_mem/n30 (net)          2       5.7654              0.0000     0.3795 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[201] (saed90_248x64_1P_bit)   0.0302  -0.0005 &   0.3791 f d 
  data arrival time                                                                    0.3791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0329


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      89.4827              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0495    0.0111 @   0.1111 f
  U3213/Q (AO222X1)                                               0.0351    0.0699     0.1810 f
  mem_resp_li[638] (net)                        1       2.6202              0.0000     0.1810 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1810 f
  uce_1__uce/mem_resp_i[68] (net)                       2.6202              0.0000     0.1810 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0351    0.0000 &   0.1810 f
  uce_1__uce/U112/Q (AND2X1)                                      0.1342    0.1155 @   0.2965 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      38.3117              0.0000     0.2965 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2965 f
  data_mem_pkt_li[534] (net)                           38.3117              0.0000     0.2965 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2965 f
  core/data_mem_pkt_i[535] (net)                       38.3117              0.0000     0.2965 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2965 f
  core/be/data_mem_pkt_i[12] (net)                     38.3117              0.0000     0.2965 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2965 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              38.3117              0.0000     0.2965 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2965 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       38.3117              0.0000     0.2965 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1342   -0.0001 @   0.2965 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0388    0.0823     0.3788 f
  core/be/be_mem/dcache/n2307 (net)             1       3.0702              0.0000     0.3788 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0388    0.0000 &   0.3789 f
  data arrival time                                                                    0.3789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                             0.0000     0.3306
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3306 r
  library hold time                                                         0.0150     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.3789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0332


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[18] (net)                          2      86.0250              0.0000     0.1000 r
  U3305/IN5 (AO222X1)                                             0.0428    0.0153 @   0.1153 r
  U3305/Q (AO222X1)                                               0.0350    0.0668     0.1822 r
  mem_resp_li[18] (net)                         1       3.2711              0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (net)                       3.2711              0.0000     0.1822 r
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0350   -0.0005 &   0.1817 r
  uce_0__uce/U732/Q (AND2X1)                                      0.0279    0.0525     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8022              0.0000     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2341 r
  tag_mem_pkt_li[3] (net)                               1.8022              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (net)                           1.8022              0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (net)                        1.8022              0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8022              0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8022              0.0000     0.2341 r
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0279    0.0000 &   0.2341 r
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0669    0.0863 @   0.3204 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/icc_place17/INP (NBUFFX2)            0.0669    0.0003 @   0.3207 r
  core/fe/mem/icache/tag_mem/icc_place17/Z (NBUFFX2)              0.0295    0.0593     0.3800 r
  core/fe/mem/icache/tag_mem/n18 (net)          2       5.9821              0.0000     0.3800 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)   0.0295  -0.0004 &   0.3796 r d 
  data arrival time                                                                    0.3796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0334


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      75.6432              0.0000     0.1000 f
  U3367/IN1 (AO222X1)                                             0.0383    0.0144 @   0.1144 f
  U3367/Q (AO222X1)                                               0.0842    0.1438     0.2581 f
  mem_resp_li[71] (net)                         1      20.3698              0.0000     0.2581 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2581 f
  uce_0__uce/mem_resp_i[71] (net)                      20.3698              0.0000     0.2581 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.0842   -0.0038 &   0.2543 f
  uce_0__uce/U167/Q (AND2X1)                                      0.0590    0.0848     0.3391 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      13.0454              0.0000     0.3391 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3391 f
  data_mem_pkt_li[14] (net)                            13.0454              0.0000     0.3391 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3391 f
  core/data_mem_pkt_i[15] (net)                        13.0454              0.0000     0.3391 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3391 f
  core/fe/data_mem_pkt_i[15] (net)                     13.0454              0.0000     0.3391 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3391 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 13.0454              0.0000     0.3391 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3391 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          13.0454              0.0000     0.3391 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.0590   -0.0011 &   0.3381 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0351    0.0689     0.4070 f
  core/fe/mem/icache/n507 (net)                 1       2.2849              0.0000     0.4070 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0351    0.0000 &   0.4070 f
  data arrival time                                                                    0.4070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  clock reconvergence pessimism                                             0.0000     0.3580
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.3580 r
  library hold time                                                         0.0155     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0335


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[113] (net)                         2     114.3434              0.0000     0.1000 r
  U3417/IN5 (AO222X1)                                             0.0837    0.0302 @   0.1302 r
  U3417/Q (AO222X1)                                               0.0754    0.0996     0.2298 r
  mem_resp_li[113] (net)                        1      17.1194              0.0000     0.2298 r
  uce_0__uce/mem_resp_i[113] (bp_uce_02_2)                                  0.0000     0.2298 r
  uce_0__uce/mem_resp_i[113] (net)                     17.1194              0.0000     0.2298 r
  uce_0__uce/U213/IN2 (AND2X1)                                    0.0754   -0.0189 &   0.2110 r
  uce_0__uce/U213/Q (AND2X1)                                      0.0649    0.0793     0.2903 r
  uce_0__uce/data_mem_pkt_o[57] (net)           3      14.5326              0.0000     0.2903 r
  uce_0__uce/data_mem_pkt_o[57] (bp_uce_02_2)                               0.0000     0.2903 r
  data_mem_pkt_li[56] (net)                            14.5326              0.0000     0.2903 r
  core/data_mem_pkt_i[57] (bp_core_minimal_02_0)                            0.0000     0.2903 r
  core/data_mem_pkt_i[57] (net)                        14.5326              0.0000     0.2903 r
  core/fe/data_mem_pkt_i[57] (bp_fe_top_02_0)                               0.0000     0.2903 r
  core/fe/data_mem_pkt_i[57] (net)                     14.5326              0.0000     0.2903 r
  core/fe/mem/data_mem_pkt_i[57] (bp_fe_mem_02_0)                           0.0000     0.2903 r
  core/fe/mem/data_mem_pkt_i[57] (net)                 14.5326              0.0000     0.2903 r
  core/fe/mem/icache/data_mem_pkt_i[57] (bp_fe_icache_02_0)                 0.0000     0.2903 r
  core/fe/mem/icache/data_mem_pkt_i[57] (net)          14.5326              0.0000     0.2903 r
  core/fe/mem/icache/U1503/IN1 (MUX21X1)                          0.0649   -0.0016 &   0.2887 r
  core/fe/mem/icache/U1503/Q (MUX21X1)                            0.0346    0.0779     0.3666 r
  core/fe/mem/icache/n549 (net)                 1       2.6854              0.0000     0.3666 r
  core/fe/mem/icache/uncached_load_data_r_reg_55_/D (DFFX1)       0.0346    0.0000 &   0.3666 r
  data arrival time                                                                    0.3666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_55_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0255     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.3666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0335


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2539 f
  core/IN14 (net)                                      31.0167              0.0000     0.2539 f
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2539 f
  core/be/IN12 (net)                                   31.0167              0.0000     0.2539 f
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2539 f
  core/be/be_mem/IN22 (net)                            31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (net)                     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (net)     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0656    0.0009 @   0.2548 f
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0806    0.0484     0.3032 r
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.2523              0.0000     0.3032 r
  core/be/be_mem/dcache/lock_counter/U9/IN2 (NAND2X0)             0.0806   -0.0039 &   0.2993 r
  core/be/be_mem/dcache/lock_counter/U9/QN (NAND2X0)              0.0593    0.0416     0.3409 f
  core/be/be_mem/dcache/lock_counter/n2 (net)     1     3.1011              0.0000     0.3409 f
  core/be/be_mem/dcache/lock_counter/U10/IN2 (NOR2X0)             0.0593    0.0000 &   0.3409 f
  core/be/be_mem/dcache/lock_counter/U10/QN (NOR2X0)              0.0552    0.0346     0.3755 r
  core/be/be_mem/dcache/lock_counter/n12 (net)     1    2.7848              0.0000     0.3755 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_1_/D (DFFX1)     0.0552    0.0000 &   0.3755 r
  data arrival time                                                                    0.3755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/lock_counter/count_o_reg_1_/CLK (DFFX1)             0.0000     0.3737 r
  library hold time                                                        -0.0319     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.3755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0338


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U29/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U29/Q (AND2X1)                    0.0280    0.0762     0.4017 f
  core/be/be_mem/csr/mcycle_reg/n50 (net)       1       3.0594              0.0000     0.4017 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_24_/D (DFFX1)          0.0280    0.0000 &   0.4017 f
  data arrival time                                                                    0.4017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/mcycle_reg/data_r_reg_24_/CLK (DFFX1)                  0.0000     0.3518 r
  library hold time                                                         0.0160     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.4017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0339


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  core/IN14 (bp_core_minimal_02_0)                                          0.0000     0.2539 f
  core/IN14 (net)                                      31.0167              0.0000     0.2539 f
  core/be/IN12 (bp_be_top_02_0)                                             0.0000     0.2539 f
  core/be/IN12 (net)                                   31.0167              0.0000     0.2539 f
  core/be/be_mem/IN22 (bp_be_mem_top_02_0)                                  0.0000     0.2539 f
  core/be/be_mem/IN22 (net)                            31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (bp_be_dcache_02_0_0)                          0.0000     0.2539 f
  core/be/be_mem/dcache/IN13 (net)                     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.2539 f
  core/be/be_mem/dcache/lock_counter/reset_i (net)     31.0167              0.0000     0.2539 f
  core/be/be_mem/dcache/lock_counter/U8/IN2 (NOR2X0)              0.0656    0.0009 @   0.2548 f
  core/be/be_mem/dcache/lock_counter/U8/QN (NOR2X0)               0.0806    0.0484     0.3032 r
  core/be/be_mem/dcache/lock_counter/n15 (net)     3    6.2523              0.0000     0.3032 r
  core/be/be_mem/dcache/lock_counter/U18/IN2 (AND3X1)             0.0806   -0.0039 &   0.2993 r
  core/be/be_mem/dcache/lock_counter/U18/Q (AND3X1)               0.0402    0.0803     0.3796 r
  core/be/be_mem/dcache/lock_counter/n10 (net)     1    2.8903              0.0000     0.3796 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_2_/D (DFFX1)     0.0402    0.0000 &   0.3796 r
  data arrival time                                                                    0.3796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  core/be/be_mem/dcache/lock_counter/count_o_reg_2_/CLK (DFFX1)             0.0000     0.3736 r
  library hold time                                                        -0.0281     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.3796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0340


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2     103.8609              0.0000     0.1000 r
  U3397/IN5 (AO222X1)                                             0.0649    0.0086 @   0.1086 r
  U3397/Q (AO222X1)                                               0.0754    0.0962     0.2048 r
  mem_resp_li[96] (net)                         1      17.4511              0.0000     0.2048 r
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2048 r
  uce_0__uce/mem_resp_i[96] (net)                      17.4511              0.0000     0.2048 r
  uce_0__uce/U195/IN2 (AND2X1)                                    0.0754   -0.0052 &   0.1996 r
  uce_0__uce/U195/Q (AND2X1)                                      0.0773    0.0858     0.2854 r
  uce_0__uce/data_mem_pkt_o[40] (net)           3      19.0237              0.0000     0.2854 r
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.2854 r
  data_mem_pkt_li[39] (net)                            19.0237              0.0000     0.2854 r
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.2854 r
  core/data_mem_pkt_i[40] (net)                        19.0237              0.0000     0.2854 r
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.2854 r
  core/fe/data_mem_pkt_i[40] (net)                     19.0237              0.0000     0.2854 r
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.2854 r
  core/fe/mem/data_mem_pkt_i[40] (net)                 19.0237              0.0000     0.2854 r
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.2854 r
  core/fe/mem/icache/data_mem_pkt_i[40] (net)          19.0237              0.0000     0.2854 r
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.0773    0.0008 &   0.2862 r
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0351    0.0807     0.3669 r
  core/fe/mem/icache/n532 (net)                 1       2.6727              0.0000     0.3669 r
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0351   -0.0004 &   0.3665 r
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                        -0.0257     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0341


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      92.8865              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0583    0.0242 @   0.1242 f
  U3216/Q (AO222X1)                                               0.0340    0.0955     0.2196 f
  mem_resp_li[641] (net)                        1       2.5686              0.0000     0.2196 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2196 f
  uce_1__uce/mem_resp_i[71] (net)                       2.5686              0.0000     0.2196 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0340    0.0000 &   0.2196 f
  uce_1__uce/U116/Q (AND2X1)                                      0.1269    0.1128 @   0.3324 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      36.8627              0.0000     0.3324 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3324 f
  data_mem_pkt_li[537] (net)                           36.8627              0.0000     0.3324 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3324 f
  core/data_mem_pkt_i[538] (net)                       36.8627              0.0000     0.3324 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3324 f
  core/be/data_mem_pkt_i[15] (net)                     36.8627              0.0000     0.3324 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3324 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              36.8627              0.0000     0.3324 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3324 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       36.8627              0.0000     0.3324 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1270   -0.0331 @   0.2993 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0380    0.0805     0.3798 f
  core/be/be_mem/dcache/n2304 (net)             1       2.6448              0.0000     0.3798 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0380    0.0000 &   0.3798 f
  data arrival time                                                                    0.3798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0152     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0342


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U40/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U40/Q (AND2X1)                    0.0278    0.0762     0.4017 f
  core/be/be_mem/csr/mcycle_reg/n30 (net)       1       3.0410              0.0000     0.4017 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_14_/D (DFFX1)          0.0278    0.0000 &   0.4017 f
  data arrival time                                                                    0.4017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  clock reconvergence pessimism                                             0.0000     0.3514
  core/be/be_mem/csr/mcycle_reg/data_r_reg_14_/CLK (DFFX1)                  0.0000     0.3514 r
  library hold time                                                         0.0161     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.4017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0342


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[31] (net)                          2      20.2155              0.0000     0.1000 r
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 r
  U3321/Q (AO222X1)                                               0.0351    0.0849     0.1858 r
  mem_resp_li[31] (net)                         1       2.2532              0.0000     0.1858 r
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1858 r
  uce_0__uce/mem_resp_i[31] (net)                       2.2532              0.0000     0.1858 r
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0351    0.0000 &   0.1858 r
  uce_0__uce/U745/Q (AND2X1)                                      0.0361    0.0579     0.2437 r
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6535              0.0000     0.2437 r
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2437 r
  tag_mem_pkt_li[16] (net)                              4.6535              0.0000     0.2437 r
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2437 r
  core/tag_mem_pkt_i[18] (net)                          4.6535              0.0000     0.2437 r
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2437 r
  core/fe/tag_mem_pkt_i[18] (net)                       4.6535              0.0000     0.2437 r
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2437 r
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6535              0.0000     0.2437 r
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2437 r
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6535              0.0000     0.2437 r
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0361   -0.0026 &   0.2410 r
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1219    0.1029 @   0.3440 r
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   35.4506              0.0000     0.3440 r
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3440 r
  core/fe/mem/icache/tag_mem/data_i[139] (net)         35.4506              0.0000     0.3440 r
  core/fe/mem/icache/tag_mem/icc_place120/INP (NBUFFX2)           0.1219   -0.0330 @   0.3109 r
  core/fe/mem/icache/tag_mem/icc_place120/Z (NBUFFX2)             0.0327    0.0695     0.3804 r
  core/fe/mem/icache/tag_mem/n127 (net)         1       5.3075              0.0000     0.3804 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[232] (saed90_248x64_1P_bit)   0.0327   0.0001 *   0.3805 r d 
  data arrival time                                                                    0.3805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0343


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2     178.4491              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.1885    0.0424 @   0.1424 f
  U3259/Q (AO222X1)                                               0.0390    0.0884     0.2308 f
  mem_resp_li[679] (net)                        1       2.9381              0.0000     0.2308 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2308 f
  uce_1__uce/mem_resp_i[109] (net)                      2.9381              0.0000     0.2308 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0390   -0.0020 &   0.2288 f
  uce_1__uce/U157/Q (AND2X1)                                      0.0747    0.0852     0.3139 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      18.9452              0.0000     0.3139 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3139 f
  data_mem_pkt_li[575] (net)                           18.9452              0.0000     0.3139 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3139 f
  core/data_mem_pkt_i[576] (net)                       18.9452              0.0000     0.3139 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3139 f
  core/be/data_mem_pkt_i[53] (net)                     18.9452              0.0000     0.3139 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3139 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              18.9452              0.0000     0.3139 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3139 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       18.9452              0.0000     0.3139 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.0747   -0.0052 &   0.3088 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0339    0.0725     0.3813 f
  core/be/be_mem/dcache/n2266 (net)             1       2.6650              0.0000     0.3813 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0339    0.0000 &   0.3813 f
  data arrival time                                                                    0.3813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  clock reconvergence pessimism                                             0.0000     0.3317
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3317 r
  library hold time                                                         0.0152     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0343


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      70.2549              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0290    0.0091 @   0.1091 f
  U3219/Q (AO222X1)                                               0.0431    0.0981     0.2072 f
  mem_resp_li[643] (net)                        1       5.6283              0.0000     0.2072 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2072 f
  uce_1__uce/mem_resp_i[73] (net)                       5.6283              0.0000     0.2072 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0431   -0.0025 &   0.2046 f
  uce_1__uce/U118/Q (AND2X1)                                      0.1305    0.1155 @   0.3201 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      37.1286              0.0000     0.3201 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3201 f
  data_mem_pkt_li[539] (net)                           37.1286              0.0000     0.3201 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3201 f
  core/data_mem_pkt_i[540] (net)                       37.1286              0.0000     0.3201 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3201 f
  core/be/data_mem_pkt_i[17] (net)                     37.1286              0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              37.1286              0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       37.1286              0.0000     0.3201 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1305   -0.0182 @   0.3018 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0364    0.0802     0.3820 f
  core/be/be_mem/dcache/n2302 (net)             1       2.3165              0.0000     0.3820 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0364    0.0000 &   0.3820 f
  data arrival time                                                                    0.3820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3327     0.3327
  clock reconvergence pessimism                                             0.0000     0.3327
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3327 r
  library hold time                                                         0.0147     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.3820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0347


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      64.8455              0.0000     0.1000 r
  U3421/IN3 (AO222X1)                                             0.0283    0.0098 @   0.1098 r
  U3421/Q (AO222X1)                                               0.0730    0.1170     0.2268 r
  mem_resp_li[117] (net)                        1      16.2381              0.0000     0.2268 r
  uce_0__uce/mem_resp_i[117] (bp_uce_02_2)                                  0.0000     0.2268 r
  uce_0__uce/mem_resp_i[117] (net)                     16.2381              0.0000     0.2268 r
  uce_0__uce/U218/IN2 (AND2X1)                                    0.0730   -0.0115 &   0.2153 r
  uce_0__uce/U218/Q (AND2X1)                                      0.0610    0.0769     0.2922 r
  uce_0__uce/data_mem_pkt_o[61] (net)           3      13.1546              0.0000     0.2922 r
  uce_0__uce/data_mem_pkt_o[61] (bp_uce_02_2)                               0.0000     0.2922 r
  data_mem_pkt_li[60] (net)                            13.1546              0.0000     0.2922 r
  core/data_mem_pkt_i[61] (bp_core_minimal_02_0)                            0.0000     0.2922 r
  core/data_mem_pkt_i[61] (net)                        13.1546              0.0000     0.2922 r
  core/fe/data_mem_pkt_i[61] (bp_fe_top_02_0)                               0.0000     0.2922 r
  core/fe/data_mem_pkt_i[61] (net)                     13.1546              0.0000     0.2922 r
  core/fe/mem/data_mem_pkt_i[61] (bp_fe_mem_02_0)                           0.0000     0.2922 r
  core/fe/mem/data_mem_pkt_i[61] (net)                 13.1546              0.0000     0.2922 r
  core/fe/mem/icache/data_mem_pkt_i[61] (bp_fe_icache_02_0)                 0.0000     0.2922 r
  core/fe/mem/icache/data_mem_pkt_i[61] (net)          13.1546              0.0000     0.2922 r
  core/fe/mem/icache/U1499/IN1 (MUX21X1)                          0.0610   -0.0006 &   0.2916 r
  core/fe/mem/icache/U1499/Q (MUX21X1)                            0.0338    0.0765     0.3680 r
  core/fe/mem/icache/n553 (net)                 1       2.4112              0.0000     0.3680 r
  core/fe/mem/icache/uncached_load_data_r_reg_59_/D (DFFX1)       0.0338    0.0000 &   0.3681 r
  data arrival time                                                                    0.3681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_59_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0253     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.3681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0347


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2     107.8353              0.0000     0.1000 r
  U3404/IN5 (AO222X1)                                             0.0736    0.0241 @   0.1241 r
  U3404/Q (AO222X1)                                               0.0568    0.0873     0.2114 r
  mem_resp_li[101] (net)                        1      10.5987              0.0000     0.2114 r
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                                  0.0000     0.2114 r
  uce_0__uce/mem_resp_i[101] (net)                     10.5987              0.0000     0.2114 r
  uce_0__uce/U200/IN2 (AND2X1)                                    0.0568   -0.0002 &   0.2112 r
  uce_0__uce/U200/Q (AND2X1)                                      0.0842    0.0872     0.2984 r
  uce_0__uce/data_mem_pkt_o[45] (net)           3      21.7036              0.0000     0.2984 r
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                               0.0000     0.2984 r
  data_mem_pkt_li[44] (net)                            21.7036              0.0000     0.2984 r
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                            0.0000     0.2984 r
  core/data_mem_pkt_i[45] (net)                        21.7036              0.0000     0.2984 r
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                               0.0000     0.2984 r
  core/fe/data_mem_pkt_i[45] (net)                     21.7036              0.0000     0.2984 r
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                           0.0000     0.2984 r
  core/fe/mem/data_mem_pkt_i[45] (net)                 21.7036              0.0000     0.2984 r
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)                 0.0000     0.2984 r
  core/fe/mem/icache/data_mem_pkt_i[45] (net)          21.7036              0.0000     0.2984 r
  core/fe/mem/icache/U1516/IN1 (MUX21X1)                          0.0842   -0.0056 &   0.2928 r
  core/fe/mem/icache/U1516/Q (MUX21X1)                            0.0343    0.0816     0.3744 r
  core/fe/mem/icache/n537 (net)                 1       2.3916              0.0000     0.3744 r
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)       0.0343    0.0000 &   0.3744 r
  data arrival time                                                                    0.3744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                        -0.0252     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.3744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0349


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2     135.2178              0.0000     0.1000 r
  U3398/IN5 (AO222X1)                                             0.1121    0.0225 @   0.1225 r
  U3398/Q (AO222X1)                                               0.0525    0.0913     0.2138 r
  mem_resp_li[97] (net)                         1       8.1140              0.0000     0.2138 r
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2138 r
  uce_0__uce/mem_resp_i[97] (net)                       8.1140              0.0000     0.2138 r
  uce_0__uce/U196/IN2 (AND2X1)                                    0.0525   -0.0013 &   0.2125 r
  uce_0__uce/U196/Q (AND2X1)                                      0.0777    0.0833     0.2958 r
  uce_0__uce/data_mem_pkt_o[41] (net)           3      19.3681              0.0000     0.2958 r
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.2958 r
  data_mem_pkt_li[40] (net)                            19.3681              0.0000     0.2958 r
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.2958 r
  core/data_mem_pkt_i[41] (net)                        19.3681              0.0000     0.2958 r
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.2958 r
  core/fe/data_mem_pkt_i[41] (net)                     19.3681              0.0000     0.2958 r
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.2958 r
  core/fe/mem/data_mem_pkt_i[41] (net)                 19.3681              0.0000     0.2958 r
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.2958 r
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          19.3681              0.0000     0.2958 r
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.0777   -0.0013 &   0.2945 r
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0341    0.0801     0.3746 r
  core/fe/mem/icache/n533 (net)                 1       2.3692              0.0000     0.3746 r
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0341    0.0000 &   0.3746 r
  data arrival time                                                                    0.3746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0252     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.3746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0350


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      99.5969              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0616    0.0252 @   0.1252 f
  U3265/Q (AO222X1)                                               0.0395    0.0981     0.2234 f
  mem_resp_li[685] (net)                        1       3.4173              0.0000     0.2234 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2234 f
  uce_1__uce/mem_resp_i[115] (net)                      3.4173              0.0000     0.2234 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0395   -0.0003 &   0.2231 f
  uce_1__uce/U163/Q (AND2X1)                                      0.0836    0.0903     0.3134 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      21.9754              0.0000     0.3134 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3134 f
  data_mem_pkt_li[581] (net)                           21.9754              0.0000     0.3134 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3134 f
  core/data_mem_pkt_i[582] (net)                       21.9754              0.0000     0.3134 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3134 f
  core/be/data_mem_pkt_i[59] (net)                     21.9754              0.0000     0.3134 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3134 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              21.9754              0.0000     0.3134 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3134 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       21.9754              0.0000     0.3134 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0836   -0.0071 &   0.3063 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0358    0.0755     0.3817 f
  core/be/be_mem/dcache/n2260 (net)             1       3.3525              0.0000     0.3817 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0358    0.0000 &   0.3818 f
  data arrival time                                                                    0.3818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0148     0.3464
  data required time                                                                   0.3464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3464
  data arrival time                                                                   -0.3818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0353


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      84.6999              0.0000     0.1000 f
  U3378/IN1 (AO222X1)                                             0.0388    0.0134 @   0.1134 f
  U3378/Q (AO222X1)                                               0.0804    0.1412     0.2546 f
  mem_resp_li[81] (net)                         1      18.9464              0.0000     0.2546 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2546 f
  uce_0__uce/mem_resp_i[81] (net)                      18.9464              0.0000     0.2546 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.0804    0.0013 &   0.2559 f
  uce_0__uce/U179/Q (AND2X1)                                      0.0757    0.0940     0.3499 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      18.9339              0.0000     0.3499 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.3499 f
  data_mem_pkt_li[24] (net)                            18.9339              0.0000     0.3499 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.3499 f
  core/data_mem_pkt_i[25] (net)                        18.9339              0.0000     0.3499 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.3499 f
  core/fe/data_mem_pkt_i[25] (net)                     18.9339              0.0000     0.3499 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.3499 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 18.9339              0.0000     0.3499 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.3499 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          18.9339              0.0000     0.3499 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.0757   -0.0095 &   0.3403 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0388    0.0741     0.4144 f
  core/fe/mem/icache/n517 (net)                 1       3.2988              0.0000     0.4144 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0388   -0.0006 &   0.4139 f
  data arrival time                                                                    0.4139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                         0.0135     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.4139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0354


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN6 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/mcycle_reg/U27/IN2 (AND2X1)                  0.1503    0.0035 @   0.3255 f
  core/be/be_mem/csr/mcycle_reg/U27/Q (AND2X1)                    0.0290    0.0770     0.4026 f
  core/be/be_mem/csr/mcycle_reg/n54 (net)       1       3.4503              0.0000     0.4026 f
  core/be/be_mem/csr/mcycle_reg/data_r_reg_26_/D (DFFX1)          0.0290    0.0000 &   0.4026 f
  data arrival time                                                                    0.4026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  clock reconvergence pessimism                                             0.0000     0.3513
  core/be/be_mem/csr/mcycle_reg/data_r_reg_26_/CLK (DFFX1)                  0.0000     0.3513 r
  library hold time                                                         0.0158     0.3671
  data required time                                                                   0.3671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3671
  data arrival time                                                                   -0.4026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0355


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/itlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN44 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN44 (net)                                     206.7623              0.0000     0.3072 f
  core/fe/IN10 (bp_fe_top_02_0)                                             0.0000     0.3072 f
  core/fe/IN10 (net)                                  206.7623              0.0000     0.3072 f
  core/fe/mem/IN5 (bp_fe_mem_02_0)                                          0.0000     0.3072 f
  core/fe/mem/IN5 (net)                               206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/reset_i (bp_tlb_02_8_2)                                  0.0000     0.3072 f
  core/fe/mem/itlb/reset_i (net)                      206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_19)           0.0000     0.3072 f
  core/fe/mem/itlb/miss_v_reg/reset_i (net)           206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/miss_v_reg/U4/IN2 (NOR2X0)                     0.3180    0.0032 @   0.3103 f
  core/fe/mem/itlb/miss_v_reg/U4/QN (NOR2X0)                      0.0912    0.0677     0.3781 r
  core/fe/mem/itlb/miss_v_reg/n3 (net)          1       7.7146              0.0000     0.3781 r
  core/fe/mem/itlb/miss_v_reg/data_r_reg_0_/D (DFFX1)             0.0912   -0.0089 &   0.3691 r
  data arrival time                                                                    0.3691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/fe/mem/itlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3732 r
  library hold time                                                        -0.0396     0.3336
  data required time                                                                   0.3336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3336
  data arrival time                                                                   -0.3691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0356


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[39] (net)                          2      44.5098              0.0000     0.1000 f
  U3330/IN5 (AO222X1)                                             0.0115    0.0048 @   0.1048 f
  U3330/Q (AO222X1)                                               0.0353    0.0589     0.1637 f
  mem_resp_li[39] (net)                         1       2.8949              0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (net)                       2.8949              0.0000     0.1637 f
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0353    0.0000 &   0.1637 f
  uce_0__uce/U753/Q (AND2X1)                                      0.0302    0.0566     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5383              0.0000     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2204 f
  tag_mem_pkt_li[24] (net)                              3.5383              0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (net)                          3.5383              0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (net)                       3.5383              0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5383              0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5383              0.0000     0.2204 f
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0302    0.0000 &   0.2204 f
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0663    0.0899 @   0.3102 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/icc_place161/INP (NBUFFX8)           0.0663   -0.0127 @   0.2976 f
  core/fe/mem/icache/tag_mem/icc_place161/Z (NBUFFX8)             0.0410    0.0822     0.3798 f
  core/fe/mem/icache/tag_mem/n170 (net)         2      36.7856              0.0000     0.3798 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[54] (saed90_248x64_1P_bit)   0.0410   0.0023 *   0.3821 f d 
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0359


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[39] (net)                          2      44.5098              0.0000     0.1000 f
  U3330/IN5 (AO222X1)                                             0.0115    0.0048 @   0.1048 f
  U3330/Q (AO222X1)                                               0.0353    0.0589     0.1637 f
  mem_resp_li[39] (net)                         1       2.8949              0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 f
  uce_0__uce/mem_resp_i[39] (net)                       2.8949              0.0000     0.1637 f
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0353    0.0000 &   0.1637 f
  uce_0__uce/U753/Q (AND2X1)                                      0.0302    0.0566     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5383              0.0000     0.2204 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2204 f
  tag_mem_pkt_li[24] (net)                              3.5383              0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2204 f
  core/tag_mem_pkt_i[26] (net)                          3.5383              0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2204 f
  core/fe/tag_mem_pkt_i[26] (net)                       3.5383              0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2204 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5383              0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2204 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5383              0.0000     0.2204 f
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0302    0.0000 &   0.2204 f
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0663    0.0899 @   0.3102 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3102 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.3660              0.0000     0.3102 f
  core/fe/mem/icache/tag_mem/icc_place161/INP (NBUFFX8)           0.0663   -0.0127 @   0.2976 f
  core/fe/mem/icache/tag_mem/icc_place161/Z (NBUFFX8)             0.0410    0.0822     0.3798 f
  core/fe/mem/icache/tag_mem/n170 (net)         2      36.7856              0.0000     0.3798 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0410   0.0025 *   0.3823 f d 
  data arrival time                                                                    0.3823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2     112.5888              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0805    0.0281 @   0.1281 f
  U3252/Q (AO222X1)                                               0.0387    0.0995     0.2276 f
  mem_resp_li[673] (net)                        1       2.8255              0.0000     0.2276 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2276 f
  uce_1__uce/mem_resp_i[103] (net)                      2.8255              0.0000     0.2276 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0387    0.0000 &   0.2276 f
  uce_1__uce/U150/Q (AND2X1)                                      0.0901    0.0938     0.3214 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      24.1872              0.0000     0.3214 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3214 f
  data_mem_pkt_li[569] (net)                           24.1872              0.0000     0.3214 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3214 f
  core/data_mem_pkt_i[570] (net)                       24.1872              0.0000     0.3214 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3214 f
  core/be/data_mem_pkt_i[47] (net)                     24.1872              0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              24.1872              0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       24.1872              0.0000     0.3214 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.0901   -0.0125 &   0.3089 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0371    0.0751     0.3839 f
  core/be/be_mem/dcache/n2272 (net)             1       2.7496              0.0000     0.3839 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0371    0.0000 &   0.3839 f
  data arrival time                                                                    0.3839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3326 r
  library hold time                                                         0.0145     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0369


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[34] (net)                           2      90.2839              0.0000     0.1000 r
  U3178/IN5 (AO222X1)                                             0.0440    0.0037 @   0.1037 r
  U3178/Q (AO222X1)                                               0.0581    0.0816     0.1854 r
  mem_resp_li[604] (net)                        1      11.2969              0.0000     0.1854 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                                   0.0000     0.1854 r
  uce_1__uce/mem_resp_i[34] (net)                      11.2969              0.0000     0.1854 r
  uce_1__uce/U808/IN2 (AND2X1)                                    0.0581   -0.0072 &   0.1782 r
  uce_1__uce/U808/Q (AND2X1)                                      0.0634    0.0766     0.2547 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2      14.1757              0.0000     0.2547 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                                0.0000     0.2547 r
  tag_mem_pkt_li[60] (net)                             14.1757              0.0000     0.2547 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                             0.0000     0.2547 r
  core/tag_mem_pkt_i[64] (net)                         14.1757              0.0000     0.2547 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                                0.0000     0.2547 r
  core/be/tag_mem_pkt_i[21] (net)                      14.1757              0.0000     0.2547 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)                     0.0000     0.2547 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)               14.1757              0.0000     0.2547 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)             0.0000     0.2547 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)        14.1757              0.0000     0.2547 r
  core/be/be_mem/dcache/U1230/IN1 (AND2X1)                        0.0634   -0.0073 &   0.2474 r
  core/be/be_mem/dcache/U1230/Q (AND2X1)                          0.0688    0.0817     0.3291 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     2  16.1288            0.0000     0.3291 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3291 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)      16.1288              0.0000     0.3291 r
  core/be/be_mem/dcache/tag_mem/icc_place161/INP (NBUFFX2)        0.0688   -0.0130 &   0.3162 r
  core/be/be_mem/dcache/tag_mem/icc_place161/Z (NBUFFX2)          0.0272    0.0580     0.3742 r
  core/be/be_mem/dcache/tag_mem/n189 (net)      1       4.2055              0.0000     0.3742 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0272   0.0000 *   0.3742 r d 
  data arrival time                                                                    0.3742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                             0.0000     0.2872
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.2872 r
  library hold time                                                         0.0500     0.3372
  data required time                                                                   0.3372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3372
  data arrival time                                                                   -0.3742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0371


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[18] (net)                          2      85.7653              0.0000     0.1000 f
  U3305/IN5 (AO222X1)                                             0.0426    0.0153 @   0.1153 f
  U3305/Q (AO222X1)                                               0.0361    0.0666     0.1819 f
  mem_resp_li[18] (net)                         1       3.2663              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (net)                       3.2663              0.0000     0.1819 f
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0361   -0.0006 &   0.1812 f
  uce_0__uce/U732/Q (AND2X1)                                      0.0254    0.0533     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8197              0.0000     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2345 f
  tag_mem_pkt_li[3] (net)                               1.8197              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (net)                           1.8197              0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (net)                        1.8197              0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8197              0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8197              0.0000     0.2345 f
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0254    0.0000 &   0.2345 f
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0623    0.0860 @   0.3206 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/icc_place131/INP (NBUFFX2)           0.0624    0.0003 @   0.3209 f
  core/fe/mem/icache/tag_mem/icc_place131/Z (NBUFFX2)             0.0349    0.0620     0.3830 f
  core/fe/mem/icache/tag_mem/n139 (net)         1      12.5186              0.0000     0.3830 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)   0.0349   0.0004 *   0.3833 f d 
  data arrival time                                                                    0.3833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0371


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2     113.6001              0.0000     0.1000 r
  U3374/IN3 (AO222X1)                                             0.0787    0.0232 @   0.1232 r
  U3374/Q (AO222X1)                                               0.0419    0.1065     0.2296 r
  mem_resp_li[77] (net)                         1       4.3025              0.0000     0.2296 r
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2296 r
  uce_0__uce/mem_resp_i[77] (net)                       4.3025              0.0000     0.2296 r
  uce_0__uce/U173/IN2 (AND2X1)                                    0.0419    0.0001 &   0.2297 r
  uce_0__uce/U173/Q (AND2X1)                                      0.0559    0.0705     0.3002 r
  uce_0__uce/data_mem_pkt_o[21] (net)           3      11.6074              0.0000     0.3002 r
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.3002 r
  data_mem_pkt_li[20] (net)                            11.6074              0.0000     0.3002 r
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.3002 r
  core/data_mem_pkt_i[21] (net)                        11.6074              0.0000     0.3002 r
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.3002 r
  core/fe/data_mem_pkt_i[21] (net)                     11.6074              0.0000     0.3002 r
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.3002 r
  core/fe/mem/data_mem_pkt_i[21] (net)                 11.6074              0.0000     0.3002 r
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.3002 r
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          11.6074              0.0000     0.3002 r
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.0559    0.0001 &   0.3003 r
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0354    0.0764     0.3767 r
  core/fe/mem/icache/n513 (net)                 1       2.9552              0.0000     0.3767 r
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0354    0.0000 &   0.3767 r
  data arrival time                                                                    0.3767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.3650 r
  library hold time                                                        -0.0256     0.3394
  data required time                                                                   0.3394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3394
  data arrival time                                                                   -0.3767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0373


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[31] (net)                          2      20.2155              0.0000     0.1000 r
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 r
  U3321/Q (AO222X1)                                               0.0351    0.0849     0.1858 r
  mem_resp_li[31] (net)                         1       2.2532              0.0000     0.1858 r
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1858 r
  uce_0__uce/mem_resp_i[31] (net)                       2.2532              0.0000     0.1858 r
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0351    0.0000 &   0.1858 r
  uce_0__uce/U745/Q (AND2X1)                                      0.0361    0.0579     0.2437 r
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6535              0.0000     0.2437 r
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2437 r
  tag_mem_pkt_li[16] (net)                              4.6535              0.0000     0.2437 r
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2437 r
  core/tag_mem_pkt_i[18] (net)                          4.6535              0.0000     0.2437 r
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2437 r
  core/fe/tag_mem_pkt_i[18] (net)                       4.6535              0.0000     0.2437 r
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2437 r
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6535              0.0000     0.2437 r
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2437 r
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6535              0.0000     0.2437 r
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0361   -0.0026 &   0.2410 r
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1219    0.1029 @   0.3440 r
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   35.4506              0.0000     0.3440 r
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3440 r
  core/fe/mem/icache/tag_mem/data_i[139] (net)         35.4506              0.0000     0.3440 r
  core/fe/mem/icache/tag_mem/icc_place29/INP (NBUFFX2)            0.1219   -0.0301 @   0.3139 r
  core/fe/mem/icache/tag_mem/icc_place29/Z (NBUFFX2)              0.0337    0.0702     0.3841 r
  core/fe/mem/icache/tag_mem/n30 (net)          2       6.0405              0.0000     0.3841 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[201] (saed90_248x64_1P_bit)   0.0337  -0.0005 &   0.3836 r d 
  data arrival time                                                                    0.3836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0374


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      99.8566              0.0000     0.1000 r
  U3419/IN5 (AO222X1)                                             0.0619    0.0253 @   0.1253 r
  U3419/Q (AO222X1)                                               0.0672    0.0912     0.2166 r
  mem_resp_li[115] (net)                        1      14.5438              0.0000     0.2166 r
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2166 r
  uce_0__uce/mem_resp_i[115] (net)                     14.5438              0.0000     0.2166 r
  uce_0__uce/U216/IN2 (AND2X1)                                    0.0672   -0.0058 &   0.2107 r
  uce_0__uce/U216/Q (AND2X1)                                      0.0684    0.0803     0.2910 r
  uce_0__uce/data_mem_pkt_o[59] (net)           3      15.8896              0.0000     0.2910 r
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.2910 r
  data_mem_pkt_li[58] (net)                            15.8896              0.0000     0.2910 r
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.2910 r
  core/data_mem_pkt_i[59] (net)                        15.8896              0.0000     0.2910 r
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.2910 r
  core/fe/data_mem_pkt_i[59] (net)                     15.8896              0.0000     0.2910 r
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.2910 r
  core/fe/mem/data_mem_pkt_i[59] (net)                 15.8896              0.0000     0.2910 r
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.2910 r
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          15.8896              0.0000     0.2910 r
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.0684   -0.0016 &   0.2894 r
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0377    0.0807     0.3701 r
  core/fe/mem/icache/n551 (net)                 1       3.6804              0.0000     0.3701 r
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0377   -0.0004 &   0.3697 r
  data arrival time                                                                    0.3697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0265     0.3321
  data required time                                                                   0.3321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3321
  data arrival time                                                                   -0.3697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[29] (net)                          2      39.2487              0.0000     0.1000 f
  U3319/IN5 (AO222X1)                                             0.0103    0.0035 @   0.1035 f
  U3319/Q (AO222X1)                                               0.0377    0.0606     0.1642 f
  mem_resp_li[29] (net)                         1       3.7212              0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (net)                       3.7212              0.0000     0.1642 f
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0377    0.0000 &   0.1642 f
  uce_0__uce/U743/Q (AND2X1)                                      0.0275    0.0551     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5292              0.0000     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2193 f
  tag_mem_pkt_li[14] (net)                              2.5292              0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (net)                          2.5292              0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (net)                       2.5292              0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5292              0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5292              0.0000     0.2193 f
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0275    0.0000 &   0.2194 f
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1219    0.1085 @   0.3278 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/icc_place176/INP (NBUFFX16)          0.1219   -0.0360 @   0.2919 f
  core/fe/mem/icache/tag_mem/icc_place176/Z (NBUFFX16)            0.0397    0.0900     0.3819 f
  core/fe/mem/icache/tag_mem/n185 (net)         2      34.1541              0.0000     0.3819 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[44] (saed90_248x64_1P_bit)   0.0397   0.0021 *   0.3839 f d 
  data arrival time                                                                    0.3839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0377


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[29] (net)                          2      39.2487              0.0000     0.1000 f
  U3319/IN5 (AO222X1)                                             0.0103    0.0035 @   0.1035 f
  U3319/Q (AO222X1)                                               0.0377    0.0606     0.1642 f
  mem_resp_li[29] (net)                         1       3.7212              0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1642 f
  uce_0__uce/mem_resp_i[29] (net)                       3.7212              0.0000     0.1642 f
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0377    0.0000 &   0.1642 f
  uce_0__uce/U743/Q (AND2X1)                                      0.0275    0.0551     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5292              0.0000     0.2193 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2193 f
  tag_mem_pkt_li[14] (net)                              2.5292              0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2193 f
  core/tag_mem_pkt_i[16] (net)                          2.5292              0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2193 f
  core/fe/tag_mem_pkt_i[16] (net)                       2.5292              0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2193 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5292              0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2193 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5292              0.0000     0.2193 f
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0275    0.0000 &   0.2194 f
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1219    0.1085 @   0.3278 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3278 f
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.1189              0.0000     0.3278 f
  core/fe/mem/icache/tag_mem/icc_place176/INP (NBUFFX16)          0.1219   -0.0360 @   0.2919 f
  core/fe/mem/icache/tag_mem/icc_place176/Z (NBUFFX16)            0.0397    0.0900     0.3819 f
  core/fe/mem/icache/tag_mem/n185 (net)         2      34.1541              0.0000     0.3819 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[13] (saed90_248x64_1P_bit)   0.0397   0.0023 *   0.3841 f d 
  data arrival time                                                                    0.3841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[23] (net)                          2      78.9217              0.0000     0.1000 f
  U3311/IN5 (AO222X1)                                             0.0429    0.0156 @   0.1156 f
  U3311/Q (AO222X1)                                               0.0355    0.0662     0.1819 f
  mem_resp_li[23] (net)                         1       3.0718              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[23] (net)                       3.0718              0.0000     0.1819 f
  uce_0__uce/U737/IN2 (AND2X1)                                    0.0355    0.0000 &   0.1819 f
  uce_0__uce/U737/Q (AND2X1)                                      0.0327    0.0584     0.2403 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1       4.4054              0.0000     0.2403 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.2403 f
  tag_mem_pkt_li[8] (net)                               4.4054              0.0000     0.2403 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.2403 f
  core/tag_mem_pkt_i[10] (net)                          4.4054              0.0000     0.2403 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.2403 f
  core/fe/tag_mem_pkt_i[10] (net)                       4.4054              0.0000     0.2403 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.2403 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                   4.4054              0.0000     0.2403 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.2403 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)            4.4054              0.0000     0.2403 f
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0327    0.0001 &   0.2404 f
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0969    0.0962     0.3366 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    26.4965              0.0000     0.3366 f
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3366 f
  core/fe/mem/icache/tag_mem/data_i[131] (net)         26.4965              0.0000     0.3366 f
  core/fe/mem/icache/tag_mem/icc_place27/INP (NBUFFX2)            0.0969   -0.0131 &   0.3235 f
  core/fe/mem/icache/tag_mem/icc_place27/Z (NBUFFX2)              0.0287    0.0606     0.3841 f
  core/fe/mem/icache/tag_mem/n28 (net)          2       5.8790              0.0000     0.3841 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)   0.0287   0.0000 &   0.3842 f d 
  data arrival time                                                                    0.3842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      91.5629              0.0000     0.1000 f
  U3401/IN1 (AO222X1)                                             0.0551    0.0227 @   0.1227 f
  U3401/Q (AO222X1)                                               0.0566    0.1244     0.2471 f
  mem_resp_li[98] (net)                         1       9.2793              0.0000     0.2471 f
  uce_0__uce/mem_resp_i[98] (bp_uce_02_2)                                   0.0000     0.2471 f
  uce_0__uce/mem_resp_i[98] (net)                       9.2793              0.0000     0.2471 f
  uce_0__uce/U197/IN2 (AND2X1)                                    0.0566   -0.0028 &   0.2443 f
  uce_0__uce/U197/Q (AND2X1)                                      0.0900    0.0978     0.3421 f
  uce_0__uce/data_mem_pkt_o[42] (net)           3      24.0863              0.0000     0.3421 f
  uce_0__uce/data_mem_pkt_o[42] (bp_uce_02_2)                               0.0000     0.3421 f
  data_mem_pkt_li[41] (net)                            24.0863              0.0000     0.3421 f
  core/data_mem_pkt_i[42] (bp_core_minimal_02_0)                            0.0000     0.3421 f
  core/data_mem_pkt_i[42] (net)                        24.0863              0.0000     0.3421 f
  core/fe/data_mem_pkt_i[42] (bp_fe_top_02_0)                               0.0000     0.3421 f
  core/fe/data_mem_pkt_i[42] (net)                     24.0863              0.0000     0.3421 f
  core/fe/mem/data_mem_pkt_i[42] (bp_fe_mem_02_0)                           0.0000     0.3421 f
  core/fe/mem/data_mem_pkt_i[42] (net)                 24.0863              0.0000     0.3421 f
  core/fe/mem/icache/data_mem_pkt_i[42] (bp_fe_icache_02_0)                 0.0000     0.3421 f
  core/fe/mem/icache/data_mem_pkt_i[42] (net)          24.0863              0.0000     0.3421 f
  core/fe/mem/icache/U1520/IN1 (MUX21X1)                          0.0900   -0.0004 &   0.3417 f
  core/fe/mem/icache/U1520/Q (MUX21X1)                            0.0372    0.0749     0.4166 f
  core/fe/mem/icache/n534 (net)                 1       2.7027              0.0000     0.4166 f
  core/fe/mem/icache/uncached_load_data_r_reg_40_/D (DFFX1)       0.0372    0.0000 &   0.4166 f
  data arrival time                                                                    0.4166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_40_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0140     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.4166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      81.8920              0.0000     0.1000 r
  U3382/IN5 (AO222X1)                                             0.0355    0.0049 @   0.1049 r
  U3382/Q (AO222X1)                                               0.0748    0.0890     0.1940 r
  mem_resp_li[83] (net)                         1      17.3682              0.0000     0.1940 r
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.1940 r
  uce_0__uce/mem_resp_i[83] (net)                      17.3682              0.0000     0.1940 r
  uce_0__uce/U181/IN2 (AND2X1)                                    0.0748   -0.0007 &   0.1933 r
  uce_0__uce/U181/Q (AND2X1)                                      0.1101    0.1021 @   0.2954 r
  uce_0__uce/data_mem_pkt_o[27] (net)           3      31.0515              0.0000     0.2954 r
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.2954 r
  data_mem_pkt_li[26] (net)                            31.0515              0.0000     0.2954 r
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.2954 r
  core/data_mem_pkt_i[27] (net)                        31.0515              0.0000     0.2954 r
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.2954 r
  core/fe/data_mem_pkt_i[27] (net)                     31.0515              0.0000     0.2954 r
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.2954 r
  core/fe/mem/data_mem_pkt_i[27] (net)                 31.0515              0.0000     0.2954 r
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.2954 r
  core/fe/mem/icache/data_mem_pkt_i[27] (net)          31.0515              0.0000     0.2954 r
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.1101   -0.0140 @   0.2814 r
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0368    0.0888     0.3702 r
  core/fe/mem/icache/n519 (net)                 1       3.1097              0.0000     0.3702 r
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0368    0.0000 &   0.3702 r
  data arrival time                                                                    0.3702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                        -0.0262     0.3319
  data required time                                                                   0.3319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3319
  data arrival time                                                                   -0.3702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0383


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2     143.3735              0.0000     0.1000 f
  U3419/IN1 (AO222X1)                                             0.1231    0.0173 @   0.1173 f
  U3419/Q (AO222X1)                                               0.0683    0.1452     0.2625 f
  mem_resp_li[115] (net)                        1      14.5389              0.0000     0.2625 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2625 f
  uce_0__uce/mem_resp_i[115] (net)                     14.5389              0.0000     0.2625 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.0683   -0.0063 &   0.2562 f
  uce_0__uce/U216/Q (AND2X1)                                      0.0638    0.0853     0.3415 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3      14.9882              0.0000     0.3415 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.3415 f
  data_mem_pkt_li[58] (net)                            14.9882              0.0000     0.3415 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.3415 f
  core/data_mem_pkt_i[59] (net)                        14.9882              0.0000     0.3415 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.3415 f
  core/fe/data_mem_pkt_i[59] (net)                     14.9882              0.0000     0.3415 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.3415 f
  core/fe/mem/data_mem_pkt_i[59] (net)                 14.9882              0.0000     0.3415 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.3415 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          14.9882              0.0000     0.3415 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.0638   -0.0016 &   0.3399 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0374    0.0727     0.4127 f
  core/fe/mem/icache/n551 (net)                 1       3.5079              0.0000     0.4127 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0374   -0.0004 &   0.4122 f
  data arrival time                                                                    0.4122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0150     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.4122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0386


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U48/IN2 (AND2X1)             0.1503    0.0033 @   0.3253 f
  core/be/be_mem/ptw/dcache_data_reg/U48/Q (AND2X1)               0.0369    0.0807     0.4061 f
  core/be/be_mem/ptw/dcache_data_reg/n64 (net)     1    5.2032              0.0000     0.4061 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_31_/D (DFFX1)     0.0369   -0.0015 &   0.4046 f
  data arrival time                                                                    0.4046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_31_/CLK (DFFX1)             0.0000     0.3517 r
  library hold time                                                         0.0139     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.4046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0390


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2     135.5032              0.0000     0.1000 f
  U3414/IN1 (AO222X1)                                             0.1108    0.0375 @   0.1375 f
  U3414/Q (AO222X1)                                               0.0703    0.1420     0.2795 f
  mem_resp_li[110] (net)                        1      13.8252              0.0000     0.2795 f
  uce_0__uce/mem_resp_i[110] (bp_uce_02_2)                                  0.0000     0.2795 f
  uce_0__uce/mem_resp_i[110] (net)                     13.8252              0.0000     0.2795 f
  uce_0__uce/U210/IN2 (AND2X1)                                    0.0703   -0.0086 &   0.2709 f
  uce_0__uce/U210/Q (AND2X1)                                      0.0617    0.0844     0.3553 f
  uce_0__uce/data_mem_pkt_o[54] (net)           3      14.2296              0.0000     0.3553 f
  uce_0__uce/data_mem_pkt_o[54] (bp_uce_02_2)                               0.0000     0.3553 f
  data_mem_pkt_li[53] (net)                            14.2296              0.0000     0.3553 f
  core/data_mem_pkt_i[54] (bp_core_minimal_02_0)                            0.0000     0.3553 f
  core/data_mem_pkt_i[54] (net)                        14.2296              0.0000     0.3553 f
  core/fe/data_mem_pkt_i[54] (bp_fe_top_02_0)                               0.0000     0.3553 f
  core/fe/data_mem_pkt_i[54] (net)                     14.2296              0.0000     0.3553 f
  core/fe/mem/data_mem_pkt_i[54] (bp_fe_mem_02_0)                           0.0000     0.3553 f
  core/fe/mem/data_mem_pkt_i[54] (net)                 14.2296              0.0000     0.3553 f
  core/fe/mem/icache/data_mem_pkt_i[54] (bp_fe_icache_02_0)                 0.0000     0.3553 f
  core/fe/mem/icache/data_mem_pkt_i[54] (net)          14.2296              0.0000     0.3553 f
  core/fe/mem/icache/U1507/IN1 (MUX21X1)                          0.0617   -0.0015 &   0.3538 f
  core/fe/mem/icache/U1507/Q (MUX21X1)                            0.0365    0.0715     0.4253 f
  core/fe/mem/icache/n546 (net)                 1       3.1866              0.0000     0.4253 f
  core/fe/mem/icache/uncached_load_data_r_reg_52_/D (DFFX1)       0.0365    0.0000 &   0.4254 f
  data arrival time                                                                    0.4254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/fe/mem/icache/uncached_load_data_r_reg_52_/CLK (DFFX1)               0.0000     0.3689 r
  library hold time                                                         0.0174     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2     137.8853              0.0000     0.1000 f
  U3357/IN3 (AO222X1)                                             0.1235    0.0445 @   0.1445 f
  U3357/Q (AO222X1)                                               0.0787    0.1337     0.2782 f
  mem_resp_li[62] (net)                         1      18.3294              0.0000     0.2782 f
  uce_0__uce/mem_resp_i[62] (bp_uce_02_2)                                   0.0000     0.2782 f
  uce_0__uce/mem_resp_i[62] (net)                      18.3294              0.0000     0.2782 f
  uce_0__uce/U157/IN2 (AND2X1)                                    0.0787   -0.0198 &   0.2584 f
  uce_0__uce/U157/Q (AND2X1)                                      0.0591    0.0840     0.3424 f
  uce_0__uce/data_mem_pkt_o[6] (net)            3      13.1676              0.0000     0.3424 f
  uce_0__uce/data_mem_pkt_o[6] (bp_uce_02_2)                                0.0000     0.3424 f
  data_mem_pkt_li[5] (net)                             13.1676              0.0000     0.3424 f
  core/data_mem_pkt_i[6] (bp_core_minimal_02_0)                             0.0000     0.3424 f
  core/data_mem_pkt_i[6] (net)                         13.1676              0.0000     0.3424 f
  core/fe/data_mem_pkt_i[6] (bp_fe_top_02_0)                                0.0000     0.3424 f
  core/fe/data_mem_pkt_i[6] (net)                      13.1676              0.0000     0.3424 f
  core/fe/mem/data_mem_pkt_i[6] (bp_fe_mem_02_0)                            0.0000     0.3424 f
  core/fe/mem/data_mem_pkt_i[6] (net)                  13.1676              0.0000     0.3424 f
  core/fe/mem/icache/data_mem_pkt_i[6] (bp_fe_icache_02_0)                  0.0000     0.3424 f
  core/fe/mem/icache/data_mem_pkt_i[6] (net)           13.1676              0.0000     0.3424 f
  core/fe/mem/icache/U951/IN1 (MUX21X1)                           0.0591   -0.0001 &   0.3423 f
  core/fe/mem/icache/U951/Q (MUX21X1)                             0.0366    0.0711     0.4134 f
  core/fe/mem/icache/n498 (net)                 1       3.2144              0.0000     0.4134 f
  core/fe/mem/icache/uncached_load_data_r_reg_4_/D (DFFX1)        0.0366   -0.0005 &   0.4128 f
  data arrival time                                                                    0.4128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                             0.0000     0.3584
  core/fe/mem/icache/uncached_load_data_r_reg_4_/CLK (DFFX1)                0.0000     0.3584 r
  library hold time                                                         0.0152     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.4128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0392


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[23] (net)                          2      79.1814              0.0000     0.1000 r
  U3311/IN5 (AO222X1)                                             0.0432    0.0157 @   0.1157 r
  U3311/Q (AO222X1)                                               0.0345    0.0665     0.1823 r
  mem_resp_li[23] (net)                         1       3.0767              0.0000     0.1823 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.1823 r
  uce_0__uce/mem_resp_i[23] (net)                       3.0767              0.0000     0.1823 r
  uce_0__uce/U737/IN2 (AND2X1)                                    0.0345    0.0000 &   0.1823 r
  uce_0__uce/U737/Q (AND2X1)                                      0.0354    0.0573     0.2396 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1       4.4102              0.0000     0.2396 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.2396 r
  tag_mem_pkt_li[8] (net)                               4.4102              0.0000     0.2396 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.2396 r
  core/tag_mem_pkt_i[10] (net)                          4.4102              0.0000     0.2396 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.2396 r
  core/fe/tag_mem_pkt_i[10] (net)                       4.4102              0.0000     0.2396 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.2396 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                   4.4102              0.0000     0.2396 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.2396 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)            4.4102              0.0000     0.2396 r
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0354    0.0001 &   0.2397 r
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0992    0.0921     0.3318 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    27.1691              0.0000     0.3318 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3318 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)         27.1691              0.0000     0.3318 r
  core/fe/mem/icache/tag_mem/icc_place27/INP (NBUFFX2)            0.0992   -0.0122 &   0.3196 r
  core/fe/mem/icache/tag_mem/icc_place27/Z (NBUFFX2)              0.0322    0.0659     0.3854 r
  core/fe/mem/icache/tag_mem/n28 (net)          2       6.1541              0.0000     0.3854 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)   0.0322   0.0000 &   0.3855 r d 
  data arrival time                                                                    0.3855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2     153.6620              0.0000     0.1000 f
  U3363/IN1 (AO222X1)                                             0.1488    0.0534 @   0.1534 f
  U3363/Q (AO222X1)                                               0.0337    0.1189     0.2724 f
  mem_resp_li[67] (net)                         1       2.1377              0.0000     0.2724 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2724 f
  uce_0__uce/mem_resp_i[67] (net)                       2.1377              0.0000     0.2724 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.0337   -0.0001 &   0.2722 f
  uce_0__uce/U163/Q (AND2X1)                                      0.0620    0.0768     0.3490 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      14.6393              0.0000     0.3490 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3490 f
  data_mem_pkt_li[10] (net)                            14.6393              0.0000     0.3490 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3490 f
  core/data_mem_pkt_i[11] (net)                        14.6393              0.0000     0.3490 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3490 f
  core/fe/data_mem_pkt_i[11] (net)                     14.6393              0.0000     0.3490 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3490 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 14.6393              0.0000     0.3490 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3490 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          14.6393              0.0000     0.3490 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.0620   -0.0001 &   0.3489 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0355    0.0698     0.4187 f
  core/fe/mem/icache/n503 (net)                 1       2.4030              0.0000     0.4187 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0355    0.0000 &   0.4188 f
  data arrival time                                                                    0.4188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3650 r
  library hold time                                                         0.0144     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.4188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0394


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2      44.7695              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0117    0.0048 @   0.1048 r
  U3330/Q (AO222X1)                                               0.0339    0.0588     0.1637 r
  mem_resp_li[39] (net)                         1       2.8997              0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (net)                       2.8997              0.0000     0.1637 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0339    0.0000 &   0.1637 r
  uce_0__uce/U753/Q (AND2X1)                                      0.0328    0.0556     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5208              0.0000     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2193 r
  tag_mem_pkt_li[24] (net)                              3.5208              0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (net)                          3.5208              0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (net)                       3.5208              0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5208              0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5208              0.0000     0.2193 r
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0328    0.0000 &   0.2193 r
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0707    0.0893 @   0.3086 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/icc_place161/INP (NBUFFX8)           0.0708   -0.0128 @   0.2957 r
  core/fe/mem/icache/tag_mem/icc_place161/Z (NBUFFX8)             0.0463    0.0876     0.3834 r
  core/fe/mem/icache/tag_mem/n170 (net)         2      36.7856              0.0000     0.3834 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[54] (saed90_248x64_1P_bit)   0.0463   0.0023 *   0.3857 r d 
  data arrival time                                                                    0.3857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0395


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2      73.4655              0.0000     0.1000 f
  U3425/IN1 (AO222X1)                                             0.0339    0.0140 @   0.1140 f
  U3425/Q (AO222X1)                                               0.0696    0.1300     0.2440 f
  mem_resp_li[121] (net)                        1      13.5768              0.0000     0.2440 f
  uce_0__uce/mem_resp_i[121] (bp_uce_02_2)                                  0.0000     0.2440 f
  uce_0__uce/mem_resp_i[121] (net)                     13.5768              0.0000     0.2440 f
  uce_0__uce/U222/IN2 (AND2X1)                                    0.0696   -0.0003 &   0.2437 f
  uce_0__uce/U222/Q (AND2X1)                                      0.0830    0.0964     0.3401 f
  uce_0__uce/data_mem_pkt_o[65] (net)           3      21.5991              0.0000     0.3401 f
  uce_0__uce/data_mem_pkt_o[65] (bp_uce_02_2)                               0.0000     0.3401 f
  data_mem_pkt_li[64] (net)                            21.5991              0.0000     0.3401 f
  core/data_mem_pkt_i[65] (bp_core_minimal_02_0)                            0.0000     0.3401 f
  core/data_mem_pkt_i[65] (net)                        21.5991              0.0000     0.3401 f
  core/fe/data_mem_pkt_i[65] (bp_fe_top_02_0)                               0.0000     0.3401 f
  core/fe/data_mem_pkt_i[65] (net)                     21.5991              0.0000     0.3401 f
  core/fe/mem/data_mem_pkt_i[65] (bp_fe_mem_02_0)                           0.0000     0.3401 f
  core/fe/mem/data_mem_pkt_i[65] (net)                 21.5991              0.0000     0.3401 f
  core/fe/mem/icache/data_mem_pkt_i[65] (bp_fe_icache_02_0)                 0.0000     0.3401 f
  core/fe/mem/icache/data_mem_pkt_i[65] (net)          21.5991              0.0000     0.3401 f
  core/fe/mem/icache/U1495/IN1 (MUX21X1)                          0.0830   -0.0026 &   0.3375 f
  core/fe/mem/icache/U1495/Q (MUX21X1)                            0.0381    0.0748     0.4123 f
  core/fe/mem/icache/n557 (net)                 1       3.0970              0.0000     0.4123 f
  core/fe/mem/icache/uncached_load_data_r_reg_63_/D (DFFX1)       0.0381    0.0000 &   0.4123 f
  data arrival time                                                                    0.4123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_63_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0148     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.4123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0395


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[34] (net)                           2      90.0039              0.0000     0.1000 f
  U3178/IN5 (AO222X1)                                             0.0438    0.0037 @   0.1037 f
  U3178/Q (AO222X1)                                               0.0593    0.0838     0.1875 f
  mem_resp_li[604] (net)                        1      11.2920              0.0000     0.1875 f
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                                   0.0000     0.1875 f
  uce_1__uce/mem_resp_i[34] (net)                      11.2920              0.0000     0.1875 f
  uce_1__uce/U808/IN2 (AND2X1)                                    0.0593   -0.0077 &   0.1798 f
  uce_1__uce/U808/Q (AND2X1)                                      0.0610    0.0819     0.2617 f
  uce_1__uce/tag_mem_pkt_o[21] (net)            2      14.1251              0.0000     0.2617 f
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                                0.0000     0.2617 f
  tag_mem_pkt_li[60] (net)                             14.1251              0.0000     0.2617 f
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                             0.0000     0.2617 f
  core/tag_mem_pkt_i[64] (net)                         14.1251              0.0000     0.2617 f
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                                0.0000     0.2617 f
  core/be/tag_mem_pkt_i[21] (net)                      14.1251              0.0000     0.2617 f
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)                     0.0000     0.2617 f
  core/be/be_mem/tag_mem_pkt_i[21] (net)               14.1251              0.0000     0.2617 f
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)             0.0000     0.2617 f
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)        14.1251              0.0000     0.2617 f
  core/be/be_mem/dcache/U1230/IN1 (AND2X1)                        0.0610   -0.0073 &   0.2544 f
  core/be/be_mem/dcache/U1230/Q (AND2X1)                          0.0657    0.0812     0.3356 f
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     2  15.8889            0.0000     0.3356 f
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3356 f
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)      15.8889              0.0000     0.3356 f
  core/be/be_mem/dcache/tag_mem/icc_place161/INP (NBUFFX2)        0.0657   -0.0131 &   0.3225 f
  core/be/be_mem/dcache/tag_mem/icc_place161/Z (NBUFFX2)          0.0243    0.0542     0.3768 f
  core/be/be_mem/dcache/tag_mem/n189 (net)      1       4.2055              0.0000     0.3768 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0243   0.0000 *   0.3768 f d 
  data arrival time                                                                    0.3768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                             0.0000     0.2872
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.2872 r
  library hold time                                                         0.0500     0.3372
  data required time                                                                   0.3372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3372
  data arrival time                                                                   -0.3768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0397


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2      44.7695              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0117    0.0048 @   0.1048 r
  U3330/Q (AO222X1)                                               0.0339    0.0588     0.1637 r
  mem_resp_li[39] (net)                         1       2.8997              0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.1637 r
  uce_0__uce/mem_resp_i[39] (net)                       2.8997              0.0000     0.1637 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.0339    0.0000 &   0.1637 r
  uce_0__uce/U753/Q (AND2X1)                                      0.0328    0.0556     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1       3.5208              0.0000     0.2193 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.2193 r
  tag_mem_pkt_li[24] (net)                              3.5208              0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.2193 r
  core/tag_mem_pkt_i[26] (net)                          3.5208              0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.2193 r
  core/fe/tag_mem_pkt_i[26] (net)                       3.5208              0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.2193 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                   3.5208              0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.2193 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)            3.5208              0.0000     0.2193 r
  core/fe/mem/icache/U1019/IN2 (AND2X2)                           0.0328    0.0000 &   0.2193 r
  core/fe/mem/icache/U1019/Q (AND2X2)                             0.0707    0.0893 @   0.3086 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3086 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         30.8810              0.0000     0.3086 r
  core/fe/mem/icache/tag_mem/icc_place161/INP (NBUFFX8)           0.0708   -0.0128 @   0.2957 r
  core/fe/mem/icache/tag_mem/icc_place161/Z (NBUFFX8)             0.0463    0.0876     0.3834 r
  core/fe/mem/icache/tag_mem/n170 (net)         2      36.7856              0.0000     0.3834 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0463   0.0025 *   0.3859 r d 
  data arrival time                                                                    0.3859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0397


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2     139.9059              0.0000     0.1000 f
  U3403/IN1 (AO222X1)                                             0.1161    0.0249 @   0.1249 f
  U3403/Q (AO222X1)                                               0.0638    0.1376     0.2625 f
  mem_resp_li[100] (net)                        1      11.3946              0.0000     0.2625 f
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                                  0.0000     0.2625 f
  uce_0__uce/mem_resp_i[100] (net)                     11.3946              0.0000     0.2625 f
  uce_0__uce/U199/IN2 (AND2X1)                                    0.0638   -0.0125 &   0.2501 f
  uce_0__uce/U199/Q (AND2X1)                                      0.0782    0.0927     0.3428 f
  uce_0__uce/data_mem_pkt_o[44] (net)           3      20.0053              0.0000     0.3428 f
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                               0.0000     0.3428 f
  data_mem_pkt_li[43] (net)                            20.0053              0.0000     0.3428 f
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                            0.0000     0.3428 f
  core/data_mem_pkt_i[44] (net)                        20.0053              0.0000     0.3428 f
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                               0.0000     0.3428 f
  core/fe/data_mem_pkt_i[44] (net)                     20.0053              0.0000     0.3428 f
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                           0.0000     0.3428 f
  core/fe/mem/data_mem_pkt_i[44] (net)                 20.0053              0.0000     0.3428 f
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)                 0.0000     0.3428 f
  core/fe/mem/icache/data_mem_pkt_i[44] (net)          20.0053              0.0000     0.3428 f
  core/fe/mem/icache/U1517/IN1 (MUX21X1)                          0.0782   -0.0021 &   0.3407 f
  core/fe/mem/icache/U1517/Q (MUX21X1)                            0.0366    0.0729     0.4137 f
  core/fe/mem/icache/n536 (net)                 1       2.6216              0.0000     0.4137 f
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)       0.0366    0.0000 &   0.4137 f
  data arrival time                                                                    0.4137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                         0.0152     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.4137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0399


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      65.4911              0.0000     0.1000 r
  U3420/IN1 (AO222X1)                                             0.0258    0.0086 @   0.1086 r
  U3420/Q (AO222X1)                                               0.0755    0.1338     0.2424 r
  mem_resp_li[116] (net)                        1      15.9903              0.0000     0.2424 r
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2424 r
  uce_0__uce/mem_resp_i[116] (net)                     15.9903              0.0000     0.2424 r
  uce_0__uce/U217/IN2 (AND2X1)                                    0.0755   -0.0205 &   0.2219 r
  uce_0__uce/U217/Q (AND2X1)                                      0.0628    0.0781     0.3000 r
  uce_0__uce/data_mem_pkt_o[60] (net)           3      13.7550              0.0000     0.3000 r
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.3000 r
  data_mem_pkt_li[59] (net)                            13.7550              0.0000     0.3000 r
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.3000 r
  core/data_mem_pkt_i[60] (net)                        13.7550              0.0000     0.3000 r
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.3000 r
  core/fe/data_mem_pkt_i[60] (net)                     13.7550              0.0000     0.3000 r
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.3000 r
  core/fe/mem/data_mem_pkt_i[60] (net)                 13.7550              0.0000     0.3000 r
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.3000 r
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          13.7550              0.0000     0.3000 r
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.0628   -0.0046 &   0.2955 r
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0346    0.0775     0.3730 r
  core/fe/mem/icache/n552 (net)                 1       2.7032              0.0000     0.3730 r
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0346    0.0000 &   0.3730 r
  data arrival time                                                                    0.3730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0255     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.3730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0399


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2     180.7012              0.0000     0.1000 f
  U3398/IN1 (AO222X1)                                             0.1842    0.0255 @   0.1255 f
  U3398/Q (AO222X1)                                               0.0524    0.1373     0.2628 f
  mem_resp_li[97] (net)                         1       8.1091              0.0000     0.2628 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2628 f
  uce_0__uce/mem_resp_i[97] (net)                       8.1091              0.0000     0.2628 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.0524   -0.0013 &   0.2616 f
  uce_0__uce/U196/Q (AND2X1)                                      0.0735    0.0875     0.3491 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3      18.4666              0.0000     0.3491 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.3491 f
  data_mem_pkt_li[40] (net)                            18.4666              0.0000     0.3491 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.3491 f
  core/data_mem_pkt_i[41] (net)                        18.4666              0.0000     0.3491 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.3491 f
  core/fe/data_mem_pkt_i[41] (net)                     18.4666              0.0000     0.3491 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.3491 f
  core/fe/mem/data_mem_pkt_i[41] (net)                 18.4666              0.0000     0.3491 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.3491 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          18.4666              0.0000     0.3491 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.0735   -0.0013 &   0.3478 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0356    0.0712     0.4190 f
  core/fe/mem/icache/n533 (net)                 1       2.1968              0.0000     0.4190 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0356    0.0000 &   0.4190 f
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0143     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2     154.1696              0.0000     0.1000 f
  U3393/IN1 (AO222X1)                                             0.1547    0.0477 @   0.1477 f
  U3393/Q (AO222X1)                                               0.0407    0.1259     0.2736 f
  mem_resp_li[92] (net)                         1       4.6080              0.0000     0.2736 f
  uce_0__uce/mem_resp_i[92] (bp_uce_02_2)                                   0.0000     0.2736 f
  uce_0__uce/mem_resp_i[92] (net)                       4.6080              0.0000     0.2736 f
  uce_0__uce/U191/IN2 (AND2X1)                                    0.0407   -0.0003 &   0.2733 f
  uce_0__uce/U191/Q (AND2X1)                                      0.0702    0.0830     0.3564 f
  uce_0__uce/data_mem_pkt_o[36] (net)           3      17.3997              0.0000     0.3564 f
  uce_0__uce/data_mem_pkt_o[36] (bp_uce_02_2)                               0.0000     0.3564 f
  data_mem_pkt_li[35] (net)                            17.3997              0.0000     0.3564 f
  core/data_mem_pkt_i[36] (bp_core_minimal_02_0)                            0.0000     0.3564 f
  core/data_mem_pkt_i[36] (net)                        17.3997              0.0000     0.3564 f
  core/fe/data_mem_pkt_i[36] (bp_fe_top_02_0)                               0.0000     0.3564 f
  core/fe/data_mem_pkt_i[36] (net)                     17.3997              0.0000     0.3564 f
  core/fe/mem/data_mem_pkt_i[36] (bp_fe_mem_02_0)                           0.0000     0.3564 f
  core/fe/mem/data_mem_pkt_i[36] (net)                 17.3997              0.0000     0.3564 f
  core/fe/mem/icache/data_mem_pkt_i[36] (bp_fe_icache_02_0)                 0.0000     0.3564 f
  core/fe/mem/icache/data_mem_pkt_i[36] (net)          17.3997              0.0000     0.3564 f
  core/fe/mem/icache/U957/IN1 (MUX21X1)                           0.0702   -0.0077 &   0.3486 f
  core/fe/mem/icache/U957/Q (MUX21X1)                             0.0354    0.0708     0.4194 f
  core/fe/mem/icache/n528 (net)                 1       2.2268              0.0000     0.4194 f
  core/fe/mem/icache/uncached_load_data_r_reg_34_/D (DFFX1)       0.0354    0.0000 &   0.4194 f
  data arrival time                                                                    0.4194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_34_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0403


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 f
  core/reset_i (net)                                  348.0841              0.0000     0.1000 f
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 f
  core/be/reset_i (net)                               348.0841              0.0000     0.1000 f
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN17 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1483    0.0551 @   0.1551 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1971    0.1192     0.2743 r
  core/be/be_mem/n52 (net)                      2      21.3648              0.0000     0.2743 r
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.1971   -0.0432 &   0.2311 r
  core/be/be_mem/U246/QN (NAND3X0)                                0.0972    0.0642     0.2953 f
  core/be/be_mem/n43 (net)                      1       8.3510              0.0000     0.2953 f
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.0972   -0.0203 &   0.2750 f
  core/be/be_mem/U247/QN (NOR2X0)                                 0.1295    0.0757     0.3506 r
  core/be/be_mem/n48 (net)                      1      12.9291              0.0000     0.3506 r
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.1295   -0.0304 &   0.3203 r
  data arrival time                                                                    0.3203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  clock reconvergence pessimism                                             0.0000     0.3268
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3268 r
  library hold time                                                        -0.0470     0.2798
  data required time                                                                   0.2798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2798
  data arrival time                                                                   -0.3203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0404


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[18] (net)                          2      86.0250              0.0000     0.1000 r
  U3305/IN5 (AO222X1)                                             0.0428    0.0153 @   0.1153 r
  U3305/Q (AO222X1)                                               0.0350    0.0668     0.1822 r
  mem_resp_li[18] (net)                         1       3.2711              0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (net)                       3.2711              0.0000     0.1822 r
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0350   -0.0005 &   0.1817 r
  uce_0__uce/U732/Q (AND2X1)                                      0.0279    0.0525     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8022              0.0000     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2341 r
  tag_mem_pkt_li[3] (net)                               1.8022              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (net)                           1.8022              0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (net)                        1.8022              0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8022              0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8022              0.0000     0.2341 r
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0279    0.0000 &   0.2341 r
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0669    0.0863 @   0.3204 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/icc_place131/INP (NBUFFX2)           0.0669    0.0003 @   0.3207 r
  core/fe/mem/icache/tag_mem/icc_place131/Z (NBUFFX2)             0.0384    0.0655     0.3863 r
  core/fe/mem/icache/tag_mem/n139 (net)         1      12.5186              0.0000     0.3863 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)   0.0384   0.0004 *   0.3866 r d 
  data arrival time                                                                    0.3866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0404


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[29] (net)                          2      39.5084              0.0000     0.1000 r
  U3319/IN5 (AO222X1)                                             0.0105    0.0036 @   0.1036 r
  U3319/Q (AO222X1)                                               0.0364    0.0602     0.1638 r
  mem_resp_li[29] (net)                         1       3.7260              0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (net)                       3.7260              0.0000     0.1638 r
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0364    0.0000 &   0.1638 r
  uce_0__uce/U743/Q (AND2X1)                                      0.0300    0.0540     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5340              0.0000     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2179 r
  tag_mem_pkt_li[14] (net)                              2.5340              0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (net)                          2.5340              0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (net)                       2.5340              0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5340              0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5340              0.0000     0.2179 r
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0300    0.0000 &   0.2179 r
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1228    0.1026 @   0.3205 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/icc_place176/INP (NBUFFX16)          0.1229   -0.0316 @   0.2889 r
  core/fe/mem/icache/tag_mem/icc_place176/Z (NBUFFX16)            0.0439    0.0958     0.3847 r
  core/fe/mem/icache/tag_mem/n185 (net)         2      34.1541              0.0000     0.3847 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[44] (saed90_248x64_1P_bit)   0.0439   0.0021 *   0.3867 r d 
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0405


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[29] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[29] (net)                          2      39.5084              0.0000     0.1000 r
  U3319/IN5 (AO222X1)                                             0.0105    0.0036 @   0.1036 r
  U3319/Q (AO222X1)                                               0.0364    0.0602     0.1638 r
  mem_resp_li[29] (net)                         1       3.7260              0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                                   0.0000     0.1638 r
  uce_0__uce/mem_resp_i[29] (net)                       3.7260              0.0000     0.1638 r
  uce_0__uce/U743/IN2 (AND2X1)                                    0.0364    0.0000 &   0.1638 r
  uce_0__uce/U743/Q (AND2X1)                                      0.0300    0.0540     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1       2.5340              0.0000     0.2179 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                                0.0000     0.2179 r
  tag_mem_pkt_li[14] (net)                              2.5340              0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                             0.0000     0.2179 r
  core/tag_mem_pkt_i[16] (net)                          2.5340              0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                                0.0000     0.2179 r
  core/fe/tag_mem_pkt_i[16] (net)                       2.5340              0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                            0.0000     0.2179 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                   2.5340              0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)                  0.0000     0.2179 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)            2.5340              0.0000     0.2179 r
  core/fe/mem/icache/U1009/IN2 (AND2X1)                           0.0300    0.0000 &   0.2179 r
  core/fe/mem/icache/U1009/Q (AND2X1)                             0.1228    0.1026 @   0.3205 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     3   35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3205 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)         35.7915              0.0000     0.3205 r
  core/fe/mem/icache/tag_mem/icc_place176/INP (NBUFFX16)          0.1229   -0.0316 @   0.2889 r
  core/fe/mem/icache/tag_mem/icc_place176/Z (NBUFFX16)            0.0439    0.0958     0.3847 r
  core/fe/mem/icache/tag_mem/n185 (net)         2      34.1541              0.0000     0.3847 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[13] (saed90_248x64_1P_bit)   0.0439   0.0023 *   0.3869 r d 
  data arrival time                                                                    0.3869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0407


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2     153.3175              0.0000     0.1000 r
  U3383/IN5 (AO222X1)                                             0.1334    0.0203 @   0.1203 r
  U3383/Q (AO222X1)                                               0.0990    0.1216     0.2419 r
  mem_resp_li[84] (net)                         1      25.2339              0.0000     0.2419 r
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2419 r
  uce_0__uce/mem_resp_i[84] (net)                      25.2339              0.0000     0.2419 r
  uce_0__uce/U182/IN2 (AND2X1)                                    0.0990   -0.0231 &   0.2188 r
  uce_0__uce/U182/Q (AND2X1)                                      0.0671    0.0831     0.3019 r
  uce_0__uce/data_mem_pkt_o[28] (net)           3      15.0201              0.0000     0.3019 r
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3019 r
  data_mem_pkt_li[27] (net)                            15.0201              0.0000     0.3019 r
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3019 r
  core/data_mem_pkt_i[28] (net)                        15.0201              0.0000     0.3019 r
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3019 r
  core/fe/data_mem_pkt_i[28] (net)                     15.0201              0.0000     0.3019 r
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3019 r
  core/fe/mem/data_mem_pkt_i[28] (net)                 15.0201              0.0000     0.3019 r
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3019 r
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          15.0201              0.0000     0.3019 r
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.0671    0.0003 &   0.3022 r
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0345    0.0783     0.3804 r
  core/fe/mem/icache/n520 (net)                 1       2.6091              0.0000     0.3804 r
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0345   -0.0002 &   0.3803 r
  data arrival time                                                                    0.3803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0253     0.3394
  data required time                                                                   0.3394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3394
  data arrival time                                                                   -0.3803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0408


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2      73.7455              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0342    0.0141 @   0.1141 r
  U3271/Q (AO222X1)                                               0.0474    0.0731     0.1872 r
  mem_resp_li[691] (net)                        1       7.4864              0.0000     0.1872 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1872 r
  uce_1__uce/mem_resp_i[121] (net)                      7.4864              0.0000     0.1872 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0474   -0.0049 &   0.1823 r
  uce_1__uce/U170/Q (AND2X1)                                      0.0910    0.0896     0.2718 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      24.2323              0.0000     0.2718 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2718 r
  data_mem_pkt_li[587] (net)                           24.2323              0.0000     0.2718 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2718 r
  core/data_mem_pkt_i[588] (net)                       24.2323              0.0000     0.2718 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2718 r
  core/be/data_mem_pkt_i[65] (net)                     24.2323              0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              24.2323              0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       24.2323              0.0000     0.2718 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0910   -0.0074 &   0.2645 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0347    0.0833     0.3477 r
  core/be/be_mem/dcache/n2254 (net)             1       2.4672              0.0000     0.3477 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0347    0.0000 &   0.3478 r
  data arrival time                                                                    0.3478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3323 r
  library hold time                                                        -0.0255     0.3068
  data required time                                                                   0.3068
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3068
  data arrival time                                                                   -0.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2     148.2509              0.0000     0.1000 r
  U3353/IN5 (AO222X1)                                             0.1409    0.0114 @   0.1114 r
  U3353/Q (AO222X1)                                               0.0665    0.1042     0.2155 r
  mem_resp_li[59] (net)                         1      12.7723              0.0000     0.2155 r
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2155 r
  uce_0__uce/mem_resp_i[59] (net)                      12.7723              0.0000     0.2155 r
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0665   -0.0076 &   0.2079 r
  uce_0__uce/U154/Q (AND2X1)                                      0.0923    0.0925     0.3005 r
  uce_0__uce/data_mem_pkt_o[3] (net)            3      24.5949              0.0000     0.3005 r
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3005 r
  data_mem_pkt_li[2] (net)                             24.5949              0.0000     0.3005 r
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3005 r
  core/data_mem_pkt_i[3] (net)                         24.5949              0.0000     0.3005 r
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3005 r
  core/fe/data_mem_pkt_i[3] (net)                      24.5949              0.0000     0.3005 r
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3005 r
  core/fe/mem/data_mem_pkt_i[3] (net)                  24.5949              0.0000     0.3005 r
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3005 r
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           24.5949              0.0000     0.3005 r
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.0923   -0.0117 &   0.2888 r
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0375    0.0852     0.3740 r
  core/fe/mem/icache/n495 (net)                 1       3.3025              0.0000     0.3740 r
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0375   -0.0004 &   0.3736 r
  data arrival time                                                                    0.3736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                        -0.0264     0.3327
  data required time                                                                   0.3327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3327
  data arrival time                                                                   -0.3736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2     126.0364              0.0000     0.1000 f
  U3397/IN1 (AO222X1)                                             0.0937    0.0092 @   0.1092 f
  U3397/Q (AO222X1)                                               0.0762    0.1467     0.2559 f
  mem_resp_li[96] (net)                         1      17.4463              0.0000     0.2559 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2559 f
  uce_0__uce/mem_resp_i[96] (net)                      17.4463              0.0000     0.2559 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.0762   -0.0056 &   0.2503 f
  uce_0__uce/U195/Q (AND2X1)                                      0.0732    0.0919     0.3422 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3      18.1222              0.0000     0.3422 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.3422 f
  data_mem_pkt_li[39] (net)                            18.1222              0.0000     0.3422 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.3422 f
  core/data_mem_pkt_i[40] (net)                        18.1222              0.0000     0.3422 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.3422 f
  core/fe/data_mem_pkt_i[40] (net)                     18.1222              0.0000     0.3422 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.3422 f
  core/fe/mem/data_mem_pkt_i[40] (net)                 18.1222              0.0000     0.3422 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.3422 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)          18.1222              0.0000     0.3422 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.0732    0.0008 &   0.3430 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0364    0.0719     0.4148 f
  core/fe/mem/icache/n532 (net)                 1       2.5003              0.0000     0.4148 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0364   -0.0004 &   0.4145 f
  data arrival time                                                                    0.4145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0152     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0411


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      75.9232              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0386    0.0145 @   0.1145 r
  U3216/Q (AO222X1)                                               0.0329    0.0644     0.1789 r
  mem_resp_li[641] (net)                        1       2.5734              0.0000     0.1789 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.1789 r
  uce_1__uce/mem_resp_i[71] (net)                       2.5734              0.0000     0.1789 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0329    0.0000 &   0.1789 r
  uce_1__uce/U116/Q (AND2X1)                                      0.1282    0.1055 @   0.2844 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      37.7642              0.0000     0.2844 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2844 r
  data_mem_pkt_li[537] (net)                           37.7642              0.0000     0.2844 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2844 r
  core/data_mem_pkt_i[538] (net)                       37.7642              0.0000     0.2844 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2844 r
  core/be/data_mem_pkt_i[15] (net)                     37.7642              0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              37.7642              0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       37.7642              0.0000     0.2844 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1283   -0.0311 @   0.2533 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0366    0.0922     0.3456 r
  core/be/be_mem/dcache/n2304 (net)             1       2.8172              0.0000     0.3456 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0366    0.0000 &   0.3456 r
  data arrival time                                                                    0.3456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                        -0.0262     0.3042
  data required time                                                                   0.3042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3042
  data arrival time                                                                   -0.3456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0414


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U40/IN1 (AND2X1)                                 0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U40/Q (AND2X1)                                   0.0426    0.0733     0.3133 f
  core/be/be_mem/n69 (net)                      3       7.8320              0.0000     0.3133 f
  core/be/be_mem/U90/IN1 (AND3X1)                                 0.0426    0.0001 &   0.3134 f
  core/be/be_mem/U90/Q (AND3X1)                                   0.0344    0.0694     0.3828 f
  core/be/be_mem/n40 (net)                      1       2.4593              0.0000     0.3828 f
  core/be/be_mem/store_page_fault_mem3_reg/D (DFFX1)              0.0344    0.0000 &   0.3828 f
  data arrival time                                                                    0.3828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3272     0.3272
  clock reconvergence pessimism                                             0.0000     0.3272
  core/be/be_mem/store_page_fault_mem3_reg/CLK (DFFX1)                      0.0000     0.3272 r
  library hold time                                                         0.0142     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/reset_i (bp_core_minimal_02_0)                                       0.0000     0.1000 r
  core/reset_i (net)                                  352.9071              0.0000     0.1000 r
  core/be/reset_i (bp_be_top_02_0)                                          0.0000     0.1000 r
  core/be/reset_i (net)                               352.9071              0.0000     0.1000 r
  core/be/be_mem/IN17 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN17 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/U39/IN2 (NOR2X0)                                 0.1515    0.0550 @   0.1550 r
  core/be/be_mem/U39/QN (NOR2X0)                                  0.0987    0.0850     0.2399 f
  core/be/be_mem/n65 (net)                      5       9.5980              0.0000     0.2399 f
  core/be/be_mem/U40/IN1 (AND2X1)                                 0.0987    0.0001 &   0.2400 f
  core/be/be_mem/U40/Q (AND2X1)                                   0.0426    0.0733     0.3133 f
  core/be/be_mem/n69 (net)                      3       7.8320              0.0000     0.3133 f
  core/be/be_mem/U74/INP (INVX0)                                  0.0426    0.0001 &   0.3134 f
  core/be/be_mem/U74/ZN (INVX0)                                   0.0415    0.0262     0.3396 r
  core/be/be_mem/n17 (net)                      1       3.4607              0.0000     0.3396 r
  core/be/be_mem/U76/IN2 (NOR4X0)                                 0.0415    0.0000 &   0.3396 r
  core/be/be_mem/U76/QN (NOR4X0)                                  0.0450    0.0493     0.3889 f
  core/be/be_mem/n42 (net)                      1       2.6977              0.0000     0.3889 f
  core/be/be_mem/load_page_fault_mem3_reg/D (DFFX1)               0.0450    0.0000 &   0.3889 f
  data arrival time                                                                    0.3889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  clock reconvergence pessimism                                             0.0000     0.3349
  core/be/be_mem/load_page_fault_mem3_reg/CLK (DFFX1)                       0.0000     0.3349 r
  library hold time                                                         0.0123     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.3889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      12.7284              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0009    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.0787    0.0831     0.1834 r
  mem_resp_li[589] (net)                        1      18.6551              0.0000     0.1834 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.1834 r
  uce_1__uce/mem_resp_i[19] (net)                      18.6551              0.0000     0.1834 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.0787    0.0013 &   0.1847 r
  uce_1__uce/U793/Q (AND2X1)                                      0.0431    0.0672     0.2519 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2       6.6430              0.0000     0.2519 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2519 r
  tag_mem_pkt_li[45] (net)                              6.6430              0.0000     0.2519 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2519 r
  core/tag_mem_pkt_i[49] (net)                          6.6430              0.0000     0.2519 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2519 r
  core/be/tag_mem_pkt_i[6] (net)                        6.6430              0.0000     0.2519 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2519 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                 6.6430              0.0000     0.2519 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2519 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)          6.6430              0.0000     0.2519 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.0431    0.0000 &   0.2520 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0621    0.0736     0.3256 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  13.8172             0.0000     0.3256 r
  core/be/be_mem/dcache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3256 r
  core/be/be_mem/dcache/tag_mem/data_i[96] (net)       13.8172              0.0000     0.3256 r
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX2)        0.0621   -0.0062 &   0.3194 r
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX2)          0.0309    0.0594     0.3789 r
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       7.1851              0.0000     0.3789 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)   0.0309   0.0001 *   0.3790 r d 
  data arrival time                                                                    0.3790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                             0.0000     0.2872
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.2872 r
  library hold time                                                         0.0500     0.3372
  data required time                                                                   0.3372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3372
  data arrival time                                                                   -0.3790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0418


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/mem/itlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN44 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN44 (net)                                     206.7623              0.0000     0.3072 f
  core/fe/IN10 (bp_fe_top_02_0)                                             0.0000     0.3072 f
  core/fe/IN10 (net)                                  206.7623              0.0000     0.3072 f
  core/fe/mem/IN5 (bp_fe_mem_02_0)                                          0.0000     0.3072 f
  core/fe/mem/IN5 (net)                               206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/reset_i (bp_tlb_02_8_2)                                  0.0000     0.3072 f
  core/fe/mem/itlb/reset_i (net)                      206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_20)              0.0000     0.3072 f
  core/fe/mem/itlb/r_v_reg/reset_i (net)              206.7623              0.0000     0.3072 f
  core/fe/mem/itlb/r_v_reg/U4/IN2 (NOR2X0)                        0.3180    0.0032 @   0.3103 f
  core/fe/mem/itlb/r_v_reg/U4/QN (NOR2X0)                         0.0865    0.0659     0.3762 r
  core/fe/mem/itlb/r_v_reg/n3 (net)             1       7.3242              0.0000     0.3762 r
  core/fe/mem/itlb/r_v_reg/data_r_reg_0_/D (DFFX1)                0.0865    0.0002 &   0.3764 r
  data arrival time                                                                    0.3764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/fe/mem/itlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                        0.0000     0.3732 r
  library hold time                                                        -0.0387     0.3345
  data required time                                                                   0.3345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3345
  data arrival time                                                                   -0.3764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0419


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[103] (net)                         2     112.8484              0.0000     0.1000 r
  U3406/IN5 (AO222X1)                                             0.0808    0.0282 @   0.1282 r
  U3406/Q (AO222X1)                                               0.0687    0.0956     0.2238 r
  mem_resp_li[103] (net)                        1      14.7476              0.0000     0.2238 r
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2238 r
  uce_0__uce/mem_resp_i[103] (net)                     14.7476              0.0000     0.2238 r
  uce_0__uce/U203/IN2 (AND2X1)                                    0.0687   -0.0110 &   0.2128 r
  uce_0__uce/U203/Q (AND2X1)                                      0.0742    0.0834     0.2962 r
  uce_0__uce/data_mem_pkt_o[47] (net)           3      17.9806              0.0000     0.2962 r
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.2962 r
  data_mem_pkt_li[46] (net)                            17.9806              0.0000     0.2962 r
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.2962 r
  core/data_mem_pkt_i[47] (net)                        17.9806              0.0000     0.2962 r
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.2962 r
  core/fe/data_mem_pkt_i[47] (net)                     17.9806              0.0000     0.2962 r
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.2962 r
  core/fe/mem/data_mem_pkt_i[47] (net)                 17.9806              0.0000     0.2962 r
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.2962 r
  core/fe/mem/icache/data_mem_pkt_i[47] (net)          17.9806              0.0000     0.2962 r
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.0742   -0.0021 &   0.2941 r
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0367    0.0811     0.3751 r
  core/fe/mem/icache/n539 (net)                 1       3.2248              0.0000     0.3751 r
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0367   -0.0013 &   0.3739 r
  data arrival time                                                                    0.3739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.3579 r
  library hold time                                                        -0.0262     0.3318
  data required time                                                                   0.3318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3318
  data arrival time                                                                   -0.3739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0421


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2     108.2111              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0773    0.0225 @   0.1225 f
  U3238/Q (AO222X1)                                               0.0424    0.1024     0.2248 f
  mem_resp_li[660] (net)                        1       4.1597              0.0000     0.2248 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2248 f
  uce_1__uce/mem_resp_i[90] (net)                       4.1597              0.0000     0.2248 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0424   -0.0012 &   0.2237 f
  uce_1__uce/U136/Q (AND2X1)                                      0.1257    0.1141 @   0.3377 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      36.4491              0.0000     0.3377 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3377 f
  data_mem_pkt_li[556] (net)                           36.4491              0.0000     0.3377 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3377 f
  core/data_mem_pkt_i[557] (net)                       36.4491              0.0000     0.3377 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3377 f
  core/be/data_mem_pkt_i[34] (net)                     36.4491              0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              36.4491              0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       36.4491              0.0000     0.3377 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.1258   -0.0298 @   0.3079 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0366    0.0801     0.3880 f
  core/be/be_mem/dcache/n2285 (net)             1       2.5676              0.0000     0.3880 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0366    0.0000 &   0.3881 f
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                             0.0000     0.3301
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3301 r
  library hold time                                                         0.0156     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U32/IN2 (AND2X1)                 0.1503    0.0021 @   0.3241 f
  core/be/be_mem/csr/pmpcfg0_reg/U32/Q (AND2X1)                   0.0250    0.0741     0.3982 f
  core/be/be_mem/csr/pmpcfg0_reg/n12 (net)      1       2.0592              0.0000     0.3982 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_5_/D (DFFX1)          0.0250    0.0000 &   0.3982 f
  data arrival time                                                                    0.3982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3379     0.3379
  clock reconvergence pessimism                                             0.0000     0.3379
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_5_/CLK (DFFX1)                  0.0000     0.3379 r
  library hold time                                                         0.0177     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.3982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      93.1462              0.0000     0.1000 r
  U3367/IN5 (AO222X1)                                             0.0587    0.0243 @   0.1243 r
  U3367/Q (AO222X1)                                               0.0834    0.0990     0.2233 r
  mem_resp_li[71] (net)                         1      20.3746              0.0000     0.2233 r
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2233 r
  uce_0__uce/mem_resp_i[71] (net)                      20.3746              0.0000     0.2233 r
  uce_0__uce/U167/IN2 (AND2X1)                                    0.0834   -0.0034 &   0.2198 r
  uce_0__uce/U167/Q (AND2X1)                                      0.0636    0.0794     0.2992 r
  uce_0__uce/data_mem_pkt_o[15] (net)           3      13.9468              0.0000     0.2992 r
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.2992 r
  data_mem_pkt_li[14] (net)                            13.9468              0.0000     0.2992 r
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.2992 r
  core/data_mem_pkt_i[15] (net)                        13.9468              0.0000     0.2992 r
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.2992 r
  core/fe/data_mem_pkt_i[15] (net)                     13.9468              0.0000     0.2992 r
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.2992 r
  core/fe/mem/data_mem_pkt_i[15] (net)                 13.9468              0.0000     0.2992 r
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.2992 r
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          13.9468              0.0000     0.2992 r
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.0636   -0.0011 &   0.2981 r
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0339    0.0772     0.3753 r
  core/fe/mem/icache/n507 (net)                 1       2.4573              0.0000     0.3753 r
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0339    0.0000 &   0.3753 r
  data arrival time                                                                    0.3753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3580     0.3580
  clock reconvergence pessimism                                             0.0000     0.3580
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.3580 r
  library hold time                                                        -0.0253     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.3753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2     175.2807              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.1746    0.0261 @   0.1261 f
  U3235/Q (AO222X1)                                               0.0648    0.1054     0.2315 f
  mem_resp_li[657] (net)                        1      11.7938              0.0000     0.2315 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2315 f
  uce_1__uce/mem_resp_i[87] (net)                      11.7938              0.0000     0.2315 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0648   -0.0108 &   0.2207 f
  uce_1__uce/U133/Q (AND2X1)                                      0.1314    0.1204 @   0.3411 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      37.1492              0.0000     0.3411 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3411 f
  data_mem_pkt_li[553] (net)                           37.1492              0.0000     0.3411 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3411 f
  core/data_mem_pkt_i[554] (net)                       37.1492              0.0000     0.3411 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3411 f
  core/be/data_mem_pkt_i[31] (net)                     37.1492              0.0000     0.3411 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3411 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              37.1492              0.0000     0.3411 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3411 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       37.1492              0.0000     0.3411 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.1314   -0.0273 @   0.3138 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0373    0.0812     0.3950 f
  core/be/be_mem/dcache/n2288 (net)             1       2.7105              0.0000     0.3950 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0373   -0.0014 &   0.3935 f
  data arrival time                                                                    0.3935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  clock reconvergence pessimism                                             0.0000     0.3354
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3354 r
  library hold time                                                         0.0154     0.3508
  data required time                                                                   0.3508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3508
  data arrival time                                                                   -0.3935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2     101.0845              0.0000     0.1000 r
  U3366/IN5 (AO222X1)                                             0.0668    0.0276 @   0.1276 r
  U3366/Q (AO222X1)                                               0.0457    0.0796     0.2072 r
  mem_resp_li[70] (net)                         1       6.8140              0.0000     0.2072 r
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2072 r
  uce_0__uce/mem_resp_i[70] (net)                       6.8140              0.0000     0.2072 r
  uce_0__uce/U166/IN2 (AND2X1)                                    0.0457   -0.0020 &   0.2052 r
  uce_0__uce/U166/Q (AND2X1)                                      0.0903    0.0890     0.2942 r
  uce_0__uce/data_mem_pkt_o[14] (net)           3      23.9889              0.0000     0.2942 r
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.2942 r
  data_mem_pkt_li[13] (net)                            23.9889              0.0000     0.2942 r
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.2942 r
  core/data_mem_pkt_i[14] (net)                        23.9889              0.0000     0.2942 r
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.2942 r
  core/fe/data_mem_pkt_i[14] (net)                     23.9889              0.0000     0.2942 r
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.2942 r
  core/fe/mem/data_mem_pkt_i[14] (net)                 23.9889              0.0000     0.2942 r
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.2942 r
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          23.9889              0.0000     0.2942 r
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.0903   -0.0019 &   0.2923 r
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0346    0.0833     0.3756 r
  core/fe/mem/icache/n506 (net)                 1       2.5414              0.0000     0.3756 r
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0346    0.0000 &   0.3756 r
  data arrival time                                                                    0.3756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  clock reconvergence pessimism                                             0.0000     0.3583
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.3583 r
  library hold time                                                        -0.0256     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.3756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0428


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2      91.4957              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0550    0.0226 @   0.1226 f
  U3241/Q (AO222X1)                                               0.0370    0.0949     0.2175 f
  mem_resp_li[663] (net)                        1       2.5638              0.0000     0.2175 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2175 f
  uce_1__uce/mem_resp_i[93] (net)                       2.5638              0.0000     0.2175 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0370    0.0000 &   0.2175 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1012    0.0995     0.3170 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      27.9288              0.0000     0.3170 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3170 f
  data_mem_pkt_li[559] (net)                           27.9288              0.0000     0.3170 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3170 f
  core/data_mem_pkt_i[560] (net)                       27.9288              0.0000     0.3170 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3170 f
  core/be/data_mem_pkt_i[37] (net)                     27.9288              0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              27.9288              0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       27.9288              0.0000     0.3170 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1012    0.0002 &   0.3172 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0368    0.0764     0.3936 f
  core/be/be_mem/dcache/n2282 (net)             1       2.5773              0.0000     0.3936 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0368    0.0000 &   0.3936 f
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3352     0.3352
  clock reconvergence pessimism                                             0.0000     0.3352
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3352 r
  library hold time                                                         0.0156     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0429


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2     113.8019              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0842    0.0344 @   0.1344 f
  U3230/Q (AO222X1)                                               0.0344    0.0727     0.2071 f
  mem_resp_li[654] (net)                        1       2.3208              0.0000     0.2071 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2071 f
  uce_1__uce/mem_resp_i[84] (net)                       2.3208              0.0000     0.2071 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0344   -0.0006 &   0.2065 f
  uce_1__uce/U130/Q (AND2X1)                                      0.1398    0.1184 @   0.3249 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      40.2020              0.0000     0.3249 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3249 f
  data_mem_pkt_li[550] (net)                           40.2020              0.0000     0.3249 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3249 f
  core/data_mem_pkt_i[551] (net)                       40.2020              0.0000     0.3249 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3249 f
  core/be/data_mem_pkt_i[28] (net)                     40.2020              0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              40.2020              0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       40.2020              0.0000     0.3249 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.1398   -0.0126 @   0.3123 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0361    0.0810     0.3933 f
  core/be/be_mem/dcache/n2291 (net)             1       2.2510              0.0000     0.3933 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0361    0.0000 &   0.3933 f
  data arrival time                                                                    0.3933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  clock reconvergence pessimism                                             0.0000     0.3347
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3347 r
  library hold time                                                         0.0157     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.3933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0429


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U19/IN2 (AND2X1)                 0.1503    0.0011 @   0.3231 f
  core/be/be_mem/csr/pmpcfg0_reg/U19/Q (AND2X1)                   0.0261    0.0750     0.3981 f
  core/be/be_mem/csr/pmpcfg0_reg/n36 (net)      1       2.4690              0.0000     0.3981 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_17_/D (DFFX1)         0.0261    0.0000 &   0.3981 f
  data arrival time                                                                    0.3981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  clock reconvergence pessimism                                             0.0000     0.3377
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_17_/CLK (DFFX1)                 0.0000     0.3377 r
  library hold time                                                         0.0175     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.3981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0429


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2     126.3164              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0941    0.0093 @   0.1093 r
  U3245/Q (AO222X1)                                               0.0347    0.0766     0.1859 r
  mem_resp_li[666] (net)                        1       2.4709              0.0000     0.1859 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1859 r
  uce_1__uce/mem_resp_i[96] (net)                       2.4709              0.0000     0.1859 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0347   -0.0009 &   0.1850 r
  uce_1__uce/U143/Q (AND2X1)                                      0.1047    0.0946     0.2796 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      29.0992              0.0000     0.2796 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2796 r
  data_mem_pkt_li[562] (net)                           29.0992              0.0000     0.2796 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2796 r
  core/data_mem_pkt_i[563] (net)                       29.0992              0.0000     0.2796 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2796 r
  core/be/data_mem_pkt_i[40] (net)                     29.0992              0.0000     0.2796 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2796 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              29.0992              0.0000     0.2796 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2796 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       29.0992              0.0000     0.2796 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.1047   -0.0153 &   0.2643 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0344    0.0863     0.3505 r
  core/be/be_mem/dcache/n2279 (net)             1       2.4512              0.0000     0.3505 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0344    0.0000 &   0.3505 r
  data arrival time                                                                    0.3505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  clock reconvergence pessimism                                             0.0000     0.3331
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3331 r
  library hold time                                                        -0.0256     0.3076
  data required time                                                                   0.3076
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3076
  data arrival time                                                                   -0.3505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2     102.9334              0.0000     0.1000 r
  U3362/IN5 (AO222X1)                                             0.0698    0.0249 @   0.1249 r
  U3362/Q (AO222X1)                                               0.0944    0.1071     0.2320 r
  mem_resp_li[66] (net)                         1      24.2509              0.0000     0.2320 r
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2320 r
  uce_0__uce/mem_resp_i[66] (net)                      24.2509              0.0000     0.2320 r
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0944   -0.0165 &   0.2155 r
  uce_0__uce/U162/Q (AND2X1)                                      0.0665    0.0823     0.2978 r
  uce_0__uce/data_mem_pkt_o[10] (net)           3      14.8855              0.0000     0.2978 r
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.2978 r
  data_mem_pkt_li[9] (net)                             14.8855              0.0000     0.2978 r
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.2978 r
  core/data_mem_pkt_i[10] (net)                        14.8855              0.0000     0.2978 r
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.2978 r
  core/fe/data_mem_pkt_i[10] (net)                     14.8855              0.0000     0.2978 r
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.2978 r
  core/fe/mem/data_mem_pkt_i[10] (net)                 14.8855              0.0000     0.2978 r
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.2978 r
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          14.8855              0.0000     0.2978 r
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.0665   -0.0010 &   0.2968 r
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0349    0.0785     0.3752 r
  core/fe/mem/icache/n502 (net)                 1       2.7671              0.0000     0.3752 r
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0349    0.0000 &   0.3752 r
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                             0.0000     0.3579
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3579 r
  library hold time                                                        -0.0256     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U23/IN2 (AND2X1)                 0.1503    0.0008 @   0.3228 f
  core/be/be_mem/csr/pmpcfg0_reg/U23/Q (AND2X1)                   0.0266    0.0753     0.3981 f
  core/be/be_mem/csr/pmpcfg0_reg/n30 (net)      1       2.6192              0.0000     0.3981 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_14_/D (DFFX1)         0.0266    0.0000 &   0.3981 f
  data arrival time                                                                    0.3981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  clock reconvergence pessimism                                             0.0000     0.3377
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_14_/CLK (DFFX1)                 0.0000     0.3377 r
  library hold time                                                         0.0174     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.3981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN5 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (bsg_dff_reset_width_p38_7)       0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (net)        93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpaddr1_reg/U20/IN2 (AND2X1)                0.1503    0.0017 @   0.3238 f
  core/be/be_mem/csr/pmpaddr1_reg/U20/Q (AND2X1)                  0.0261    0.0750     0.3987 f
  core/be/be_mem/csr/pmpaddr1_reg/n37 (net)     1       2.4625              0.0000     0.3987 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_22_/D (DFFX1)        0.0261    0.0000 &   0.3987 f
  data arrival time                                                                    0.3987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3379     0.3379
  clock reconvergence pessimism                                             0.0000     0.3379
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_22_/CLK (DFFX1)                0.0000     0.3379 r
  library hold time                                                         0.0175     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.3987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0434


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U14/IN2 (AND2X1)                 0.1503    0.0016 @   0.3236 f
  core/be/be_mem/csr/pmpcfg0_reg/U14/Q (AND2X1)                   0.0261    0.0749     0.3985 f
  core/be/be_mem/csr/pmpcfg0_reg/n46 (net)      1       2.4464              0.0000     0.3985 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_22_/D (DFFX1)         0.0261    0.0000 &   0.3986 f
  data arrival time                                                                    0.3986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  clock reconvergence pessimism                                             0.0000     0.3377
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_22_/CLK (DFFX1)                 0.0000     0.3377 r
  library hold time                                                         0.0175     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.3986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0434


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U50/IN2 (AND2X1)             0.1503    0.0034 @   0.3254 f
  core/be/be_mem/ptw/dcache_data_reg/U50/Q (AND2X1)               0.0425    0.0823     0.4077 f
  core/be/be_mem/ptw/dcache_data_reg/n60 (net)     1    5.9318              0.0000     0.4077 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_29_/D (DFFX1)     0.0425    0.0001 &   0.4078 f
  data arrival time                                                                    0.4078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_29_/CLK (DFFX1)             0.0000     0.3517 r
  library hold time                                                         0.0125     0.3642
  data required time                                                                   0.3642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3642
  data arrival time                                                                   -0.4078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      86.5341              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0490    0.0159 @   0.1159 f
  U3229/Q (AO222X1)                                               0.0461    0.0758     0.1917 f
  mem_resp_li[653] (net)                        1       6.6431              0.0000     0.1917 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1917 f
  uce_1__uce/mem_resp_i[83] (net)                       6.6431              0.0000     0.1917 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0461   -0.0008 &   0.1909 f
  uce_1__uce/U129/Q (AND2X1)                                      0.1908    0.1469 @   0.3377 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      56.4059              0.0000     0.3377 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3377 f
  data_mem_pkt_li[549] (net)                           56.4059              0.0000     0.3377 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3377 f
  core/data_mem_pkt_i[550] (net)                       56.4059              0.0000     0.3377 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3377 f
  core/be/data_mem_pkt_i[27] (net)                     56.4059              0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              56.4059              0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       56.4059              0.0000     0.3377 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1908   -0.0368 @   0.3009 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0382    0.0886     0.3895 f
  core/be/be_mem/dcache/n2292 (net)             1       3.0800              0.0000     0.3895 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0382   -0.0002 &   0.3892 f
  data arrival time                                                                    0.3892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0152     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.3892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0437


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[33] (net)                           2      32.9436              0.0000     0.1000 f
  U3323/IN1 (AO222X1)                                             0.0070    0.0029 @   0.1029 f
  U3323/Q (AO222X1)                                               0.0372    0.0988     0.2017 f
  mem_resp_li[33] (net)                         1       2.4127              0.0000     0.2017 f
  uce_0__uce/mem_resp_i[33] (bp_uce_02_2)                                   0.0000     0.2017 f
  uce_0__uce/mem_resp_i[33] (net)                       2.4127              0.0000     0.2017 f
  uce_0__uce/U747/IN2 (AND2X1)                                    0.0372    0.0000 &   0.2017 f
  uce_0__uce/U747/Q (AND2X1)                                      0.0264    0.0542     0.2560 f
  uce_0__uce/tag_mem_pkt_o[20] (net)            1       2.1523              0.0000     0.2560 f
  uce_0__uce/tag_mem_pkt_o[20] (bp_uce_02_2)                                0.0000     0.2560 f
  tag_mem_pkt_li[18] (net)                              2.1523              0.0000     0.2560 f
  core/tag_mem_pkt_i[20] (bp_core_minimal_02_0)                             0.0000     0.2560 f
  core/tag_mem_pkt_i[20] (net)                          2.1523              0.0000     0.2560 f
  core/fe/tag_mem_pkt_i[20] (bp_fe_top_02_0)                                0.0000     0.2560 f
  core/fe/tag_mem_pkt_i[20] (net)                       2.1523              0.0000     0.2560 f
  core/fe/mem/tag_mem_pkt_i[20] (bp_fe_mem_02_0)                            0.0000     0.2560 f
  core/fe/mem/tag_mem_pkt_i[20] (net)                   2.1523              0.0000     0.2560 f
  core/fe/mem/icache/tag_mem_pkt_i[20] (bp_fe_icache_02_0)                  0.0000     0.2560 f
  core/fe/mem/icache/tag_mem_pkt_i[20] (net)            2.1523              0.0000     0.2560 f
  core/fe/mem/icache/U1013/IN2 (AND2X2)                           0.0264    0.0000 &   0.2560 f
  core/fe/mem/icache/U1013/Q (AND2X2)                             0.0747    0.0941 @   0.3501 f
  core/fe/mem/icache/tag_mem_data_li[17] (net)     3   36.5587              0.0000     0.3501 f
  core/fe/mem/icache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3501 f
  core/fe/mem/icache/tag_mem/data_i[141] (net)         36.5587              0.0000     0.3501 f
  core/fe/mem/icache/tag_mem/icc_place132/INP (NBUFFX2)           0.0748   -0.0163 @   0.3338 f
  core/fe/mem/icache/tag_mem/icc_place132/Z (NBUFFX2)             0.0258    0.0563     0.3901 f
  core/fe/mem/icache/tag_mem/n140 (net)         1       4.8731              0.0000     0.3901 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[234] (saed90_248x64_1P_bit)   0.0258   0.0001 *   0.3901 f d 
  data arrival time                                                                    0.3901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  icc_place1765/INP (INVX0)                                       0.0657    0.0011 @   0.2550 f
  icc_place1765/ZN (INVX0)                                        0.1128    0.0649     0.3199 r
  n2386 (net)                                   6      15.2446              0.0000     0.3199 r
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3199 r
  uce_1__uce/IN2 (net)                                 15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (net)               15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/U15/IN3 (OA21X1)                       0.1128   -0.0024 &   0.3175 r
  uce_1__uce/index_counter/U15/Q (OA21X1)                         0.0340    0.0743     0.3918 r
  uce_1__uce/index_counter/n22 (net)            1       2.6492              0.0000     0.3918 r
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)                 0.0340    0.0000 &   0.3918 r
  data arrival time                                                                    0.3918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                         0.0000     0.3744 r
  library hold time                                                        -0.0265     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.3918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0440


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2     157.8348              0.0000     0.1000 f
  U3368/IN1 (AO222X1)                                             0.1594    0.0550 @   0.1550 f
  U3368/Q (AO222X1)                                               0.0413    0.1263     0.2813 f
  mem_resp_li[72] (net)                         1       4.6366              0.0000     0.2813 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2813 f
  uce_0__uce/mem_resp_i[72] (net)                       4.6366              0.0000     0.2813 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.0413   -0.0017 &   0.2797 f
  uce_0__uce/U168/Q (AND2X1)                                      0.0568    0.0753     0.3550 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      12.7712              0.0000     0.3550 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.3550 f
  data_mem_pkt_li[15] (net)                            12.7712              0.0000     0.3550 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.3550 f
  core/data_mem_pkt_i[16] (net)                        12.7712              0.0000     0.3550 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.3550 f
  core/fe/data_mem_pkt_i[16] (net)                     12.7712              0.0000     0.3550 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.3550 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 12.7712              0.0000     0.3550 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.3550 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          12.7712              0.0000     0.3550 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.0568   -0.0009 &   0.3541 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0355    0.0688     0.4229 f
  core/fe/mem/icache/n508 (net)                 1       2.4507              0.0000     0.4229 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0355    0.0000 &   0.4229 f
  data arrival time                                                                    0.4229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3645     0.3645
  clock reconvergence pessimism                                             0.0000     0.3645
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.3645 r
  library hold time                                                         0.0144     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.4229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0440


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2     169.5556              0.0000     0.1000 f
  U3360/IN1 (AO222X1)                                             0.1900    0.0525 @   0.1525 f
  U3360/Q (AO222X1)                                               0.0456    0.1314     0.2839 f
  mem_resp_li[64] (net)                         1       5.5616              0.0000     0.2839 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2839 f
  uce_0__uce/mem_resp_i[64] (net)                       5.5616              0.0000     0.2839 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0456    0.0001 &   0.2840 f
  uce_0__uce/U159/Q (AND2X1)                                      0.0504    0.0724     0.3564 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      10.4871              0.0000     0.3564 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.3564 f
  data_mem_pkt_li[7] (net)                             10.4871              0.0000     0.3564 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.3564 f
  core/data_mem_pkt_i[8] (net)                         10.4871              0.0000     0.3564 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.3564 f
  core/fe/data_mem_pkt_i[8] (net)                      10.4871              0.0000     0.3564 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.3564 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  10.4871              0.0000     0.3564 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.3564 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           10.4871              0.0000     0.3564 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.0504   -0.0007 &   0.3557 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0353    0.0675     0.4231 f
  core/fe/mem/icache/n500 (net)                 1       2.4571              0.0000     0.4231 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0353    0.0000 &   0.4232 f
  data arrival time                                                                    0.4232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.3646 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U51/IN2 (AND2X1)             0.1503    0.0034 @   0.3254 f
  core/be/be_mem/ptw/dcache_data_reg/U51/Q (AND2X1)               0.0431    0.0827     0.4081 f
  core/be/be_mem/ptw/dcache_data_reg/n58 (net)     1    6.1469              0.0000     0.4081 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_28_/D (DFFX1)     0.0431    0.0001 &   0.4083 f
  data arrival time                                                                    0.4083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_28_/CLK (DFFX1)             0.0000     0.3517 r
  library hold time                                                         0.0124     0.3641
  data required time                                                                   0.3641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3641
  data arrival time                                                                   -0.4083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0442


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2     228.0885              0.0000     0.1000 f
  U3407/IN5 (AO222X1)                                             0.3096    0.0709 @   0.1709 f
  U3407/Q (AO222X1)                                               0.0384    0.0980     0.2690 f
  mem_resp_li[104] (net)                        1       2.0401              0.0000     0.2690 f
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                                  0.0000     0.2690 f
  uce_0__uce/mem_resp_i[104] (net)                      2.0401              0.0000     0.2690 f
  uce_0__uce/U204/IN2 (AND2X1)                                    0.0384    0.0000 &   0.2690 f
  uce_0__uce/U204/Q (AND2X1)                                      0.0672    0.0809     0.3498 f
  uce_0__uce/data_mem_pkt_o[48] (net)           3      16.4052              0.0000     0.3498 f
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                               0.0000     0.3498 f
  data_mem_pkt_li[47] (net)                            16.4052              0.0000     0.3498 f
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                            0.0000     0.3498 f
  core/data_mem_pkt_i[48] (net)                        16.4052              0.0000     0.3498 f
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                               0.0000     0.3498 f
  core/fe/data_mem_pkt_i[48] (net)                     16.4052              0.0000     0.3498 f
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                           0.0000     0.3498 f
  core/fe/mem/data_mem_pkt_i[48] (net)                 16.4052              0.0000     0.3498 f
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)                 0.0000     0.3498 f
  core/fe/mem/icache/data_mem_pkt_i[48] (net)          16.4052              0.0000     0.3498 f
  core/fe/mem/icache/U1513/IN1 (MUX21X1)                          0.0672   -0.0016 &   0.3482 f
  core/fe/mem/icache/U1513/Q (MUX21X1)                            0.0354    0.0704     0.4187 f
  core/fe/mem/icache/n540 (net)                 1       2.2829              0.0000     0.4187 f
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)       0.0354    0.0000 &   0.4187 f
  data arrival time                                                                    0.4187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0445


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3220 f
  core/be/be_mem/csr/IN4 (net)                         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.7018              0.0000     0.3220 f
  core/be/be_mem/csr/pmpcfg0_reg/U10/IN2 (AND2X1)                 0.1503    0.0021 @   0.3241 f
  core/be/be_mem/csr/pmpcfg0_reg/U10/Q (AND2X1)                   0.0260    0.0748     0.3989 f
  core/be/be_mem/csr/pmpcfg0_reg/n54 (net)      1       2.4063              0.0000     0.3989 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_26_/D (DFFX1)         0.0260    0.0000 &   0.3989 f
  data arrival time                                                                    0.3989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                             0.0000     0.3369
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_26_/CLK (DFFX1)                 0.0000     0.3369 r
  library hold time                                                         0.0175     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.3989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0446


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2     134.0900              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.1159    0.0391 @   0.1391 f
  U3261/Q (AO222X1)                                               0.0349    0.1038     0.2430 f
  mem_resp_li[681] (net)                        1       2.4582              0.0000     0.2430 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2430 f
  uce_1__uce/mem_resp_i[111] (net)                      2.4582              0.0000     0.2430 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0349    0.0000 &   0.2430 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0784    0.0863     0.3293 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      20.2117              0.0000     0.3293 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3293 f
  data_mem_pkt_li[577] (net)                           20.2117              0.0000     0.3293 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3293 f
  core/data_mem_pkt_i[578] (net)                       20.2117              0.0000     0.3293 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3293 f
  core/be/data_mem_pkt_i[55] (net)                     20.2117              0.0000     0.3293 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3293 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              20.2117              0.0000     0.3293 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3293 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       20.2117              0.0000     0.3293 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0784   -0.0114 &   0.3179 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0351    0.0740     0.3919 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0914              0.0000     0.3919 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0351   -0.0009 &   0.3911 f
  data arrival time                                                                    0.3911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                             0.0000     0.3313
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3313 r
  library hold time                                                         0.0150     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.3911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  icc_place1765/INP (INVX0)                                       0.0657    0.0011 @   0.2550 f
  icc_place1765/ZN (INVX0)                                        0.1128    0.0649     0.3199 r
  n2386 (net)                                   6      15.2446              0.0000     0.3199 r
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3199 r
  uce_1__uce/IN2 (net)                                 15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (net)               15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/U17/IN3 (OA21X1)                       0.1128   -0.0023 &   0.3176 r
  uce_1__uce/index_counter/U17/Q (OA21X1)                         0.0335    0.0739     0.3915 r
  uce_1__uce/index_counter/n24 (net)            1       2.4642              0.0000     0.3915 r
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)                 0.0335    0.0000 &   0.3915 r
  data arrival time                                                                    0.3915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                         0.0000     0.3731 r
  library hold time                                                        -0.0264     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.3915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2     129.6974              0.0000     0.1000 f
  U3387/IN1 (AO222X1)                                             0.0962    0.0100 @   0.1100 f
  U3387/Q (AO222X1)                                               0.0891    0.1559     0.2659 f
  mem_resp_li[86] (net)                         1      22.1700              0.0000     0.2659 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2659 f
  uce_0__uce/mem_resp_i[86] (net)                      22.1700              0.0000     0.2659 f
  uce_0__uce/U184/IN2 (AND2X1)                                    0.0891   -0.0169 &   0.2491 f
  uce_0__uce/U184/Q (AND2X1)                                      0.0866    0.1016     0.3506 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3      22.5928              0.0000     0.3506 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.3506 f
  data_mem_pkt_li[29] (net)                            22.5928              0.0000     0.3506 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.3506 f
  core/data_mem_pkt_i[30] (net)                        22.5928              0.0000     0.3506 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.3506 f
  core/fe/data_mem_pkt_i[30] (net)                     22.5928              0.0000     0.3506 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.3506 f
  core/fe/mem/data_mem_pkt_i[30] (net)                 22.5928              0.0000     0.3506 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.3506 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)          22.5928              0.0000     0.3506 f
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.0866   -0.0020 &   0.3486 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0390    0.0753     0.4240 f
  core/fe/mem/icache/n522 (net)                 1       3.1074              0.0000     0.4240 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0390   -0.0007 &   0.4233 f
  data arrival time                                                                    0.4233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                         0.0135     0.3784
  data required time                                                                   0.3784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3784
  data arrival time                                                                   -0.4233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      84.6999              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0388    0.0134 @   0.1134 f
  U3227/Q (AO222X1)                                               0.0355    0.0676     0.1810 f
  mem_resp_li[651] (net)                        1       2.7362              0.0000     0.1810 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.1810 f
  uce_1__uce/mem_resp_i[81] (net)                       2.7362              0.0000     0.1810 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.0355   -0.0004 &   0.1806 f
  uce_1__uce/U126/Q (AND2X1)                                      0.1607    0.1292 @   0.3097 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      46.8362              0.0000     0.3097 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3097 f
  data_mem_pkt_li[547] (net)                           46.8362              0.0000     0.3097 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3097 f
  core/data_mem_pkt_i[548] (net)                       46.8362              0.0000     0.3097 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3097 f
  core/be/data_mem_pkt_i[25] (net)                     46.8362              0.0000     0.3097 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3097 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              46.8362              0.0000     0.3097 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3097 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       46.8362              0.0000     0.3097 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.1607    0.0002 @   0.3099 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0370    0.0839     0.3938 f
  core/be/be_mem/dcache/n2294 (net)             1       2.5024              0.0000     0.3938 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0370    0.0000 &   0.3938 f
  data arrival time                                                                    0.3938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3326 r
  library hold time                                                         0.0155     0.3481
  data required time                                                                   0.3481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3481
  data arrival time                                                                   -0.3938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0457


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2     172.0873              0.0000     0.1000 f
  U3365/IN1 (AO222X1)                                             0.1717    0.0567 @   0.1567 f
  U3365/Q (AO222X1)                                               0.0466    0.1284     0.2851 f
  mem_resp_li[69] (net)                         1       5.0398              0.0000     0.2851 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2851 f
  uce_0__uce/mem_resp_i[69] (net)                       5.0398              0.0000     0.2851 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0466   -0.0014 &   0.2837 f
  uce_0__uce/U165/Q (AND2X1)                                      0.0500    0.0724     0.3561 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      10.3638              0.0000     0.3561 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3561 f
  data_mem_pkt_li[12] (net)                            10.3638              0.0000     0.3561 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3561 f
  core/data_mem_pkt_i[13] (net)                        10.3638              0.0000     0.3561 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3561 f
  core/fe/data_mem_pkt_i[13] (net)                     10.3638              0.0000     0.3561 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3561 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 10.3638              0.0000     0.3561 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3561 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          10.3638              0.0000     0.3561 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.0500    0.0001 &   0.3562 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0368    0.0686     0.4248 f
  core/fe/mem/icache/n505 (net)                 1       2.9614              0.0000     0.4248 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0368   -0.0002 &   0.4245 f
  data arrival time                                                                    0.4245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0140     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.4245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[33] (net)                           2      32.9436              0.0000     0.1000 f
  U3323/IN1 (AO222X1)                                             0.0070    0.0029 @   0.1029 f
  U3323/Q (AO222X1)                                               0.0372    0.0988     0.2017 f
  mem_resp_li[33] (net)                         1       2.4127              0.0000     0.2017 f
  uce_0__uce/mem_resp_i[33] (bp_uce_02_2)                                   0.0000     0.2017 f
  uce_0__uce/mem_resp_i[33] (net)                       2.4127              0.0000     0.2017 f
  uce_0__uce/U747/IN2 (AND2X1)                                    0.0372    0.0000 &   0.2017 f
  uce_0__uce/U747/Q (AND2X1)                                      0.0264    0.0542     0.2560 f
  uce_0__uce/tag_mem_pkt_o[20] (net)            1       2.1523              0.0000     0.2560 f
  uce_0__uce/tag_mem_pkt_o[20] (bp_uce_02_2)                                0.0000     0.2560 f
  tag_mem_pkt_li[18] (net)                              2.1523              0.0000     0.2560 f
  core/tag_mem_pkt_i[20] (bp_core_minimal_02_0)                             0.0000     0.2560 f
  core/tag_mem_pkt_i[20] (net)                          2.1523              0.0000     0.2560 f
  core/fe/tag_mem_pkt_i[20] (bp_fe_top_02_0)                                0.0000     0.2560 f
  core/fe/tag_mem_pkt_i[20] (net)                       2.1523              0.0000     0.2560 f
  core/fe/mem/tag_mem_pkt_i[20] (bp_fe_mem_02_0)                            0.0000     0.2560 f
  core/fe/mem/tag_mem_pkt_i[20] (net)                   2.1523              0.0000     0.2560 f
  core/fe/mem/icache/tag_mem_pkt_i[20] (bp_fe_icache_02_0)                  0.0000     0.2560 f
  core/fe/mem/icache/tag_mem_pkt_i[20] (net)            2.1523              0.0000     0.2560 f
  core/fe/mem/icache/U1013/IN2 (AND2X2)                           0.0264    0.0000 &   0.2560 f
  core/fe/mem/icache/U1013/Q (AND2X2)                             0.0747    0.0941 @   0.3501 f
  core/fe/mem/icache/tag_mem_data_li[17] (net)     3   36.5587              0.0000     0.3501 f
  core/fe/mem/icache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3501 f
  core/fe/mem/icache/tag_mem/data_i[141] (net)         36.5587              0.0000     0.3501 f
  core/fe/mem/icache/tag_mem/icc_place16/INP (NBUFFX2)            0.0748   -0.0163 @   0.3338 f
  core/fe/mem/icache/tag_mem/icc_place16/Z (NBUFFX2)              0.0282    0.0582     0.3920 f
  core/fe/mem/icache/tag_mem/n17 (net)          2       6.7340              0.0000     0.3920 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[203] (saed90_248x64_1P_bit)   0.0282   0.0000 &   0.3920 f d 
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[23] (net)                          2      78.9217              0.0000     0.1000 f
  U3311/IN5 (AO222X1)                                             0.0429    0.0156 @   0.1156 f
  U3311/Q (AO222X1)                                               0.0355    0.0662     0.1819 f
  mem_resp_li[23] (net)                         1       3.0718              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[23] (net)                       3.0718              0.0000     0.1819 f
  uce_0__uce/U737/IN2 (AND2X1)                                    0.0355    0.0000 &   0.1819 f
  uce_0__uce/U737/Q (AND2X1)                                      0.0327    0.0584     0.2403 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1       4.4054              0.0000     0.2403 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.2403 f
  tag_mem_pkt_li[8] (net)                               4.4054              0.0000     0.2403 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.2403 f
  core/tag_mem_pkt_i[10] (net)                          4.4054              0.0000     0.2403 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.2403 f
  core/fe/tag_mem_pkt_i[10] (net)                       4.4054              0.0000     0.2403 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.2403 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                   4.4054              0.0000     0.2403 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.2403 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)            4.4054              0.0000     0.2403 f
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0327    0.0001 &   0.2404 f
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0969    0.0962     0.3366 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    26.4965              0.0000     0.3366 f
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3366 f
  core/fe/mem/icache/tag_mem/data_i[131] (net)         26.4965              0.0000     0.3366 f
  core/fe/mem/icache/tag_mem/icc_place121/INP (NBUFFX2)           0.0969   -0.0130 &   0.3235 f
  core/fe/mem/icache/tag_mem/icc_place121/Z (NBUFFX2)             0.0379    0.0681     0.3916 f
  core/fe/mem/icache/tag_mem/n129 (net)         1      13.1227              0.0000     0.3916 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[224] (saed90_248x64_1P_bit)   0.0379   0.0004 *   0.3920 f d 
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U15/IN2 (AND2X1)                 0.1585    0.0023 @   0.3178 r
  core/be/be_mem/csr/pmpcfg0_reg/U15/Q (AND2X1)                   0.0301    0.0683     0.3861 r
  core/be/be_mem/csr/pmpcfg0_reg/n44 (net)      1       2.6108              0.0000     0.3861 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_/D (DFFX1)         0.0301    0.0000 &   0.3861 r
  data arrival time                                                                    0.3861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.3646 r
  library hold time                                                        -0.0246     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.3861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0460


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  icc_place1765/INP (INVX0)                                       0.0657    0.0011 @   0.2550 f
  icc_place1765/ZN (INVX0)                                        0.1128    0.0649     0.3199 r
  n2386 (net)                                   6      15.2446              0.0000     0.3199 r
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3199 r
  uce_1__uce/IN2 (net)                                 15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (net)               15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/U23/IN3 (OA21X1)                       0.1128   -0.0022 &   0.3177 r
  uce_1__uce/index_counter/U23/Q (OA21X1)                         0.0349    0.0749     0.3926 r
  uce_1__uce/index_counter/n26 (net)            1       2.9528              0.0000     0.3926 r
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)                 0.0349    0.0000 &   0.3926 r
  data arrival time                                                                    0.3926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3730     0.3730
  clock reconvergence pessimism                                             0.0000     0.3730
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                         0.0000     0.3730 r
  library hold time                                                        -0.0267     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.3926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0463


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[60] (net)                          2     110.9303              0.0000     0.1000 r
  U3354/IN3 (AO222X1)                                             0.0769    0.0260 @   0.1260 r
  U3354/Q (AO222X1)                                               0.0380    0.1050     0.2310 r
  mem_resp_li[60] (net)                         1       3.8380              0.0000     0.2310 r
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2310 r
  uce_0__uce/mem_resp_i[60] (net)                       3.8380              0.0000     0.2310 r
  uce_0__uce/U155/IN2 (AND2X1)                                    0.0380   -0.0013 &   0.2297 r
  uce_0__uce/U155/Q (AND2X1)                                      0.0640    0.0745     0.3042 r
  uce_0__uce/data_mem_pkt_o[4] (net)            3      14.5143              0.0000     0.3042 r
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.3042 r
  data_mem_pkt_li[3] (net)                             14.5143              0.0000     0.3042 r
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.3042 r
  core/data_mem_pkt_i[4] (net)                         14.5143              0.0000     0.3042 r
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.3042 r
  core/fe/data_mem_pkt_i[4] (net)                      14.5143              0.0000     0.3042 r
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.3042 r
  core/fe/mem/data_mem_pkt_i[4] (net)                  14.5143              0.0000     0.3042 r
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.3042 r
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           14.5143              0.0000     0.3042 r
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.0640   -0.0035 &   0.3006 r
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0365    0.0790     0.3797 r
  core/fe/mem/icache/n496 (net)                 1       3.3403              0.0000     0.3797 r
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0365   -0.0003 &   0.3793 r
  data arrival time                                                                    0.3793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                        -0.0261     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.3793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0463


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[23] (net)                          2      79.1814              0.0000     0.1000 r
  U3311/IN5 (AO222X1)                                             0.0432    0.0157 @   0.1157 r
  U3311/Q (AO222X1)                                               0.0345    0.0665     0.1823 r
  mem_resp_li[23] (net)                         1       3.0767              0.0000     0.1823 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.1823 r
  uce_0__uce/mem_resp_i[23] (net)                       3.0767              0.0000     0.1823 r
  uce_0__uce/U737/IN2 (AND2X1)                                    0.0345    0.0000 &   0.1823 r
  uce_0__uce/U737/Q (AND2X1)                                      0.0354    0.0573     0.2396 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1       4.4102              0.0000     0.2396 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.2396 r
  tag_mem_pkt_li[8] (net)                               4.4102              0.0000     0.2396 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.2396 r
  core/tag_mem_pkt_i[10] (net)                          4.4102              0.0000     0.2396 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.2396 r
  core/fe/tag_mem_pkt_i[10] (net)                       4.4102              0.0000     0.2396 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.2396 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                   4.4102              0.0000     0.2396 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.2396 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)            4.4102              0.0000     0.2396 r
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0354    0.0001 &   0.2397 r
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0992    0.0921     0.3318 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    27.1691              0.0000     0.3318 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3318 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)         27.1691              0.0000     0.3318 r
  core/fe/mem/icache/tag_mem/icc_place121/INP (NBUFFX2)           0.0992   -0.0122 &   0.3196 r
  core/fe/mem/icache/tag_mem/icc_place121/Z (NBUFFX2)             0.0417    0.0727     0.3923 r
  core/fe/mem/icache/tag_mem/n129 (net)         1      13.1227              0.0000     0.3923 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[224] (saed90_248x64_1P_bit)   0.0417   0.0004 *   0.3927 r d 
  data arrival time                                                                    0.3927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U38/IN2 (AND2X1)                  0.1585    0.0036 @   0.3191 r
  core/be/be_mem/csr/mcycle_reg/U38/Q (AND2X1)                    0.0294    0.0678     0.3869 r
  core/be/be_mem/csr/mcycle_reg/n32 (net)       1       2.3544              0.0000     0.3869 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_15_/D (DFFX1)          0.0294    0.0000 &   0.3869 r
  data arrival time                                                                    0.3869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_15_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                        -0.0244     0.3403
  data required time                                                                   0.3403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3403
  data arrival time                                                                   -0.3869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0467


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2     113.9912              0.0000     0.1000 r
  U3393/IN3 (AO222X1)                                             0.0792    0.0270 @   0.1270 r
  U3393/Q (AO222X1)                                               0.0399    0.1073     0.2343 r
  mem_resp_li[92] (net)                         1       4.6128              0.0000     0.2343 r
  uce_0__uce/mem_resp_i[92] (bp_uce_02_2)                                   0.0000     0.2343 r
  uce_0__uce/mem_resp_i[92] (net)                       4.6128              0.0000     0.2343 r
  uce_0__uce/U191/IN2 (AND2X1)                                    0.0399   -0.0003 &   0.2340 r
  uce_0__uce/U191/Q (AND2X1)                                      0.0745    0.0802     0.3142 r
  uce_0__uce/data_mem_pkt_o[36] (net)           3      18.3012              0.0000     0.3142 r
  uce_0__uce/data_mem_pkt_o[36] (bp_uce_02_2)                               0.0000     0.3142 r
  data_mem_pkt_li[35] (net)                            18.3012              0.0000     0.3142 r
  core/data_mem_pkt_i[36] (bp_core_minimal_02_0)                            0.0000     0.3142 r
  core/data_mem_pkt_i[36] (net)                        18.3012              0.0000     0.3142 r
  core/fe/data_mem_pkt_i[36] (bp_fe_top_02_0)                               0.0000     0.3142 r
  core/fe/data_mem_pkt_i[36] (net)                     18.3012              0.0000     0.3142 r
  core/fe/mem/data_mem_pkt_i[36] (bp_fe_mem_02_0)                           0.0000     0.3142 r
  core/fe/mem/data_mem_pkt_i[36] (net)                 18.3012              0.0000     0.3142 r
  core/fe/mem/icache/data_mem_pkt_i[36] (bp_fe_icache_02_0)                 0.0000     0.3142 r
  core/fe/mem/icache/data_mem_pkt_i[36] (net)          18.3012              0.0000     0.3142 r
  core/fe/mem/icache/U957/IN1 (MUX21X1)                           0.0745   -0.0075 &   0.3067 r
  core/fe/mem/icache/U957/Q (MUX21X1)                             0.0343    0.0795     0.3862 r
  core/fe/mem/icache/n528 (net)                 1       2.3992              0.0000     0.3862 r
  core/fe/mem/icache/uncached_load_data_r_reg_34_/D (DFFX1)       0.0343    0.0000 &   0.3862 r
  data arrival time                                                                    0.3862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_34_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0252     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.3862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0467


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2     132.0020              0.0000     0.1000 f
  U3353/IN1 (AO222X1)                                             0.1042    0.0279 @   0.1279 f
  U3353/Q (AO222X1)                                               0.0662    0.1389     0.2668 f
  mem_resp_li[59] (net)                         1      12.7674              0.0000     0.2668 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2668 f
  uce_0__uce/mem_resp_i[59] (net)                      12.7674              0.0000     0.2668 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0662   -0.0079 &   0.2589 f
  uce_0__uce/U154/Q (AND2X1)                                      0.0890    0.0993     0.3581 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      23.6934              0.0000     0.3581 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3581 f
  data_mem_pkt_li[2] (net)                             23.6934              0.0000     0.3581 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3581 f
  core/data_mem_pkt_i[3] (net)                         23.6934              0.0000     0.3581 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3581 f
  core/fe/data_mem_pkt_i[3] (net)                      23.6934              0.0000     0.3581 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3581 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  23.6934              0.0000     0.3581 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3581 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           23.6934              0.0000     0.3581 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.0890   -0.0124 &   0.3457 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0364    0.0758     0.4215 f
  core/fe/mem/icache/n495 (net)                 1       3.1301              0.0000     0.4215 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0364   -0.0003 &   0.4211 f
  data arrival time                                                                    0.4211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.3591 r
  library hold time                                                         0.0152     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.4211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0468


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U36/IN2 (AND2X1)                  0.1585    0.0035 @   0.3191 r
  core/be/be_mem/csr/mcycle_reg/U36/Q (AND2X1)                    0.0300    0.0682     0.3872 r
  core/be/be_mem/csr/mcycle_reg/n36 (net)       1       2.5409              0.0000     0.3872 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_17_/D (DFFX1)          0.0300    0.0000 &   0.3872 r
  data arrival time                                                                    0.3872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_17_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                        -0.0246     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.3872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0471


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2     157.7044              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.1460    0.0545 @   0.1545 f
  U3252/Q (AO222X1)                                               0.0387    0.0834     0.2379 f
  mem_resp_li[673] (net)                        1       2.8255              0.0000     0.2379 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2379 f
  uce_1__uce/mem_resp_i[103] (net)                      2.8255              0.0000     0.2379 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0387    0.0000 &   0.2379 f
  uce_1__uce/U150/Q (AND2X1)                                      0.0901    0.0938     0.3317 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      24.1872              0.0000     0.3317 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3317 f
  data_mem_pkt_li[569] (net)                           24.1872              0.0000     0.3317 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3317 f
  core/data_mem_pkt_i[570] (net)                       24.1872              0.0000     0.3317 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3317 f
  core/be/data_mem_pkt_i[47] (net)                     24.1872              0.0000     0.3317 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3317 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              24.1872              0.0000     0.3317 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3317 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       24.1872              0.0000     0.3317 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.0901   -0.0125 &   0.3191 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0371    0.0751     0.3942 f
  core/be/be_mem/dcache/n2272 (net)             1       2.7496              0.0000     0.3942 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0371    0.0000 &   0.3942 f
  data arrival time                                                                    0.3942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3326 r
  library hold time                                                         0.0145     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U18/IN2 (AND2X1)                 0.1585    0.0037 @   0.3192 r
  core/be/be_mem/csr/pmpcfg0_reg/U18/Q (AND2X1)                   0.0298    0.0681     0.3873 r
  core/be/be_mem/csr/pmpcfg0_reg/n38 (net)      1       2.4875              0.0000     0.3873 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_/D (DFFX1)         0.0298    0.0000 &   0.3873 r
  data arrival time                                                                    0.3873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_18_/CLK (DFFX1)                 0.0000     0.3646 r
  library hold time                                                        -0.0245     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.3873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U21/IN2 (AND2X1)                 0.1585    0.0037 @   0.3192 r
  core/be/be_mem/csr/pmpcfg0_reg/U21/Q (AND2X1)                   0.0296    0.0679     0.3872 r
  core/be/be_mem/csr/pmpcfg0_reg/n32 (net)      1       2.4194              0.0000     0.3872 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_/D (DFFX1)         0.0296    0.0000 &   0.3872 r
  data arrival time                                                                    0.3872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3644     0.3644
  clock reconvergence pessimism                                             0.0000     0.3644
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_15_/CLK (DFFX1)                 0.0000     0.3644 r
  library hold time                                                        -0.0245     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.3872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2     124.6593              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0817    0.0144 @   0.1144 f
  U3251/Q (AO222X1)                                               0.0734    0.1264     0.2408 f
  mem_resp_li[672] (net)                        1      14.9329              0.0000     0.2408 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2408 f
  uce_1__uce/mem_resp_i[102] (net)                     14.9329              0.0000     0.2408 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0734   -0.0130 &   0.2277 f
  uce_1__uce/U149/Q (AND2X1)                                      0.1219    0.1185 @   0.3462 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      35.0213              0.0000     0.3462 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3462 f
  data_mem_pkt_li[568] (net)                           35.0213              0.0000     0.3462 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3462 f
  core/data_mem_pkt_i[569] (net)                       35.0213              0.0000     0.3462 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3462 f
  core/be/data_mem_pkt_i[46] (net)                     35.0213              0.0000     0.3462 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3462 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              35.0213              0.0000     0.3462 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3462 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       35.0213              0.0000     0.3462 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1220   -0.0322 @   0.3141 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0365    0.0794     0.3935 f
  core/be/be_mem/dcache/n2273 (net)             1       2.5092              0.0000     0.3935 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0365    0.0000 &   0.3935 f
  data arrival time                                                                    0.3935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                             0.0000     0.3307
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3307 r
  library hold time                                                         0.0156     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[19] (net)                           2      12.4484              0.0000     0.1000 f
  U3160/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3160/Q (AO222X1)                                               0.0797    0.0879     0.1883 f
  mem_resp_li[589] (net)                        1      18.6503              0.0000     0.1883 f
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.1883 f
  uce_1__uce/mem_resp_i[19] (net)                      18.6503              0.0000     0.1883 f
  uce_1__uce/U793/IN2 (AND2X1)                                    0.0797    0.0013 &   0.1896 f
  uce_1__uce/U793/Q (AND2X1)                                      0.0408    0.0725     0.2621 f
  uce_1__uce/tag_mem_pkt_o[6] (net)             2       6.5924              0.0000     0.2621 f
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2621 f
  tag_mem_pkt_li[45] (net)                              6.5924              0.0000     0.2621 f
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2621 f
  core/tag_mem_pkt_i[49] (net)                          6.5924              0.0000     0.2621 f
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2621 f
  core/be/tag_mem_pkt_i[6] (net)                        6.5924              0.0000     0.2621 f
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2621 f
  core/be/be_mem/tag_mem_pkt_i[6] (net)                 6.5924              0.0000     0.2621 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2621 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)          6.5924              0.0000     0.2621 f
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.0408    0.0000 &   0.2621 f
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0585    0.0728     0.3349 f
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  13.5773             0.0000     0.3349 f
  core/be/be_mem/dcache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3349 f
  core/be/be_mem/dcache/tag_mem/data_i[96] (net)       13.5773              0.0000     0.3349 f
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX2)        0.0585   -0.0064 &   0.3286 f
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX2)          0.0278    0.0558     0.3843 f
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       7.1851              0.0000     0.3843 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)   0.0278   0.0001 *   0.3845 f d 
  data arrival time                                                                    0.3845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                             0.0000     0.2872
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.2872 r
  library hold time                                                         0.0500     0.3372
  data required time                                                                   0.3372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3372
  data arrival time                                                                   -0.3845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2     165.2635              0.0000     0.1000 f
  U3407/IN1 (AO222X1)                                             0.1727    0.0514 @   0.1514 f
  U3407/Q (AO222X1)                                               0.0384    0.1206     0.2719 f
  mem_resp_li[104] (net)                        1       2.0401              0.0000     0.2719 f
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                                  0.0000     0.2719 f
  uce_0__uce/mem_resp_i[104] (net)                      2.0401              0.0000     0.2719 f
  uce_0__uce/U204/IN2 (AND2X1)                                    0.0384    0.0000 &   0.2720 f
  uce_0__uce/U204/Q (AND2X1)                                      0.0672    0.0809     0.3528 f
  uce_0__uce/data_mem_pkt_o[48] (net)           3      16.4052              0.0000     0.3528 f
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                               0.0000     0.3528 f
  data_mem_pkt_li[47] (net)                            16.4052              0.0000     0.3528 f
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                            0.0000     0.3528 f
  core/data_mem_pkt_i[48] (net)                        16.4052              0.0000     0.3528 f
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                               0.0000     0.3528 f
  core/fe/data_mem_pkt_i[48] (net)                     16.4052              0.0000     0.3528 f
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                           0.0000     0.3528 f
  core/fe/mem/data_mem_pkt_i[48] (net)                 16.4052              0.0000     0.3528 f
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)                 0.0000     0.3528 f
  core/fe/mem/icache/data_mem_pkt_i[48] (net)          16.4052              0.0000     0.3528 f
  core/fe/mem/icache/U1513/IN1 (MUX21X1)                          0.0672   -0.0016 &   0.3512 f
  core/fe/mem/icache/U1513/Q (MUX21X1)                            0.0354    0.0704     0.4217 f
  core/fe/mem/icache/n540 (net)                 1       2.2829              0.0000     0.4217 f
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)       0.0354    0.0000 &   0.4217 f
  data arrival time                                                                    0.4217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0155     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U30/IN2 (AND2X1)                 0.1585    0.0037 @   0.3192 r
  core/be/be_mem/csr/pmpcfg0_reg/U30/Q (AND2X1)                   0.0302    0.0684     0.3876 r
  core/be/be_mem/csr/pmpcfg0_reg/n16 (net)      1       2.6344              0.0000     0.3876 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_/D (DFFX1)          0.0302    0.0000 &   0.3876 r
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_7_/CLK (DFFX1)                  0.0000     0.3646 r
  library hold time                                                        -0.0246     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  icc_place1765/INP (INVX0)                                       0.0657    0.0011 @   0.2550 f
  icc_place1765/ZN (INVX0)                                        0.1128    0.0649     0.3199 r
  n2386 (net)                                   6      15.2446              0.0000     0.3199 r
  uce_1__uce/IN2 (bp_uce_02_3)                                              0.0000     0.3199 r
  uce_1__uce/IN2 (net)                                 15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)        0.0000     0.3199 r
  uce_1__uce/index_counter/reset_i (net)               15.2446              0.0000     0.3199 r
  uce_1__uce/index_counter/U20/IN5 (OA221X1)                      0.1128   -0.0023 &   0.3176 r
  uce_1__uce/index_counter/U20/Q (OA221X1)                        0.0387    0.0771     0.3947 r
  uce_1__uce/index_counter/n25 (net)            1       3.4973              0.0000     0.3947 r
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)                 0.0387   -0.0004 &   0.3943 r
  data arrival time                                                                    0.3943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                         0.0000     0.3744 r
  library hold time                                                        -0.0277     0.3466
  data required time                                                                   0.3466
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3466
  data arrival time                                                                   -0.3943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0476


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U32/IN2 (AND2X1)                  0.1585    0.0036 @   0.3192 r
  core/be/be_mem/csr/mcycle_reg/U32/Q (AND2X1)                    0.0304    0.0685     0.3876 r
  core/be/be_mem/csr/mcycle_reg/n44 (net)       1       2.6902              0.0000     0.3876 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_21_/D (DFFX1)          0.0304    0.0000 &   0.3876 r
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_21_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                        -0.0246     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0476


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2     146.3595              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.1388    0.0284 @   0.1284 f
  U3268/Q (AO222X1)                                               0.0412    0.1099     0.2383 f
  mem_resp_li[688] (net)                        1       3.7208              0.0000     0.2383 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2383 f
  uce_1__uce/mem_resp_i[118] (net)                      3.7208              0.0000     0.2383 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0412   -0.0017 &   0.2366 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0839    0.0908     0.3275 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      22.0572              0.0000     0.3275 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3275 f
  data_mem_pkt_li[584] (net)                           22.0572              0.0000     0.3275 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3275 f
  core/data_mem_pkt_i[585] (net)                       22.0572              0.0000     0.3275 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3275 f
  core/be/data_mem_pkt_i[62] (net)                     22.0572              0.0000     0.3275 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3275 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              22.0572              0.0000     0.3275 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3275 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       22.0572              0.0000     0.3275 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0839   -0.0063 &   0.3212 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0333    0.0734     0.3946 f
  core/be/be_mem/dcache/n2257 (net)             1       2.4598              0.0000     0.3946 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0333    0.0000 &   0.3946 f
  data arrival time                                                                    0.3946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0154     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0476


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U12/IN2 (AND2X1)                 0.1585    0.0031 @   0.3186 r
  core/be/be_mem/csr/pmpcfg0_reg/U12/Q (AND2X1)                   0.0311    0.0690     0.3876 r
  core/be/be_mem/csr/pmpcfg0_reg/n50 (net)      1       2.9415              0.0000     0.3876 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_/D (DFFX1)         0.0311    0.0000 &   0.3876 r
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_24_/CLK (DFFX1)                 0.0000     0.3647 r
  library hold time                                                        -0.0248     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0477


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2      82.6785              0.0000     0.1000 r
  U3359/IN1 (AO222X1)                                             0.0425    0.0175 @   0.1175 r
  U3359/Q (AO222X1)                                               0.0450    0.1199     0.2374 r
  mem_resp_li[63] (net)                         1       6.6737              0.0000     0.2374 r
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2374 r
  uce_0__uce/mem_resp_i[63] (net)                       6.6737              0.0000     0.2374 r
  uce_0__uce/U158/IN2 (AND2X1)                                    0.0450   -0.0041 &   0.2333 r
  uce_0__uce/U158/Q (AND2X1)                                      0.0592    0.0727     0.3060 r
  uce_0__uce/data_mem_pkt_o[7] (net)            3      12.7572              0.0000     0.3060 r
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3060 r
  data_mem_pkt_li[6] (net)                             12.7572              0.0000     0.3060 r
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3060 r
  core/data_mem_pkt_i[7] (net)                         12.7572              0.0000     0.3060 r
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3060 r
  core/fe/data_mem_pkt_i[7] (net)                      12.7572              0.0000     0.3060 r
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3060 r
  core/fe/mem/data_mem_pkt_i[7] (net)                  12.7572              0.0000     0.3060 r
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3060 r
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           12.7572              0.0000     0.3060 r
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.0592   -0.0014 &   0.3047 r
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0344    0.0765     0.3811 r
  core/fe/mem/icache/n499 (net)                 1       2.6280              0.0000     0.3811 r
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0344   -0.0002 &   0.3810 r
  data arrival time                                                                    0.3810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                        -0.0255     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0477


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U30/IN2 (AND2X1)                  0.1587    0.0032 @   0.3187 r
  core/be/be_mem/csr/mcycle_reg/U30/Q (AND2X1)                    0.0325    0.0699     0.3886 r
  core/be/be_mem/csr/mcycle_reg/n48 (net)       1       3.4215              0.0000     0.3886 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_23_/D (DFFX1)          0.0325   -0.0011 &   0.3875 r
  data arrival time                                                                    0.3875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/be/be_mem/csr/mcycle_reg/data_r_reg_23_/CLK (DFFX1)                  0.0000     0.3647 r
  library hold time                                                        -0.0252     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.3875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0480


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2     172.7255              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.1756    0.0172 @   0.1172 f
  U3271/Q (AO222X1)                                               0.0486    0.1233     0.2405 f
  mem_resp_li[691] (net)                        1       7.4815              0.0000     0.2405 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2405 f
  uce_1__uce/mem_resp_i[121] (net)                      7.4815              0.0000     0.2405 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0486   -0.0053 &   0.2353 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0877    0.0947     0.3299 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      23.3309              0.0000     0.3299 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3299 f
  data_mem_pkt_li[587] (net)                           23.3309              0.0000     0.3299 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3299 f
  core/data_mem_pkt_i[588] (net)                       23.3309              0.0000     0.3299 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3299 f
  core/be/data_mem_pkt_i[65] (net)                     23.3309              0.0000     0.3299 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3299 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              23.3309              0.0000     0.3299 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3299 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       23.3309              0.0000     0.3299 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0877   -0.0078 &   0.3221 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0329    0.0736     0.3958 f
  core/be/be_mem/dcache/n2254 (net)             1       2.2948              0.0000     0.3958 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0329    0.0000 &   0.3958 f
  data arrival time                                                                    0.3958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3323 r
  library hold time                                                         0.0155     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.3958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0480


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U47/IN2 (AND2X1)             0.1503    0.0026 @   0.3246 f
  core/be/be_mem/ptw/dcache_data_reg/U47/Q (AND2X1)               0.0331    0.0773     0.4020 f
  core/be/be_mem/ptw/dcache_data_reg/n66 (net)     1    3.5857              0.0000     0.4020 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_32_/D (DFFX1)     0.0331   -0.0008 &   0.4012 f
  data arrival time                                                                    0.4012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                             0.0000     0.3372
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_32_/CLK (DFFX1)             0.0000     0.3372 r
  library hold time                                                         0.0159     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.4012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0481


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2     121.7960              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0862    0.0238 @   0.1238 r
  U3261/Q (AO222X1)                                               0.0341    0.0750     0.1988 r
  mem_resp_li[681] (net)                        1       2.4630              0.0000     0.1988 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1988 r
  uce_1__uce/mem_resp_i[111] (net)                      2.4630              0.0000     0.1988 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0341    0.0000 &   0.1988 r
  uce_1__uce/U159/Q (AND2X1)                                      0.0822    0.0834     0.2822 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      21.1132              0.0000     0.2822 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2822 r
  data_mem_pkt_li[577] (net)                           21.1132              0.0000     0.2822 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2822 r
  core/data_mem_pkt_i[578] (net)                       21.1132              0.0000     0.2822 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2822 r
  core/be/data_mem_pkt_i[55] (net)                     21.1132              0.0000     0.2822 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2822 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              21.1132              0.0000     0.2822 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2822 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       21.1132              0.0000     0.2822 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0822   -0.0109 &   0.2714 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0368    0.0829     0.3543 r
  core/be/be_mem/dcache/n2264 (net)             1       3.2638              0.0000     0.3543 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0368   -0.0009 &   0.3534 r
  data arrival time                                                                    0.3534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                             0.0000     0.3313
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3313 r
  library hold time                                                        -0.0261     0.3052
  data required time                                                                   0.3052
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3052
  data arrival time                                                                   -0.3534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0482


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2     112.5993              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0782    0.0177 @   0.1177 f
  U3235/Q (AO222X1)                                               0.0648    0.1195     0.2372 f
  mem_resp_li[657] (net)                        1      11.7938              0.0000     0.2372 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2372 f
  uce_1__uce/mem_resp_i[87] (net)                      11.7938              0.0000     0.2372 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0648   -0.0108 &   0.2264 f
  uce_1__uce/U133/Q (AND2X1)                                      0.1314    0.1204 @   0.3468 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      37.1492              0.0000     0.3468 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3468 f
  data_mem_pkt_li[553] (net)                           37.1492              0.0000     0.3468 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3468 f
  core/data_mem_pkt_i[554] (net)                       37.1492              0.0000     0.3468 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3468 f
  core/be/data_mem_pkt_i[31] (net)                     37.1492              0.0000     0.3468 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3468 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              37.1492              0.0000     0.3468 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3468 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       37.1492              0.0000     0.3468 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.1314   -0.0273 @   0.3195 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0373    0.0812     0.4007 f
  core/be/be_mem/dcache/n2288 (net)             1       2.7105              0.0000     0.4007 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0373   -0.0014 &   0.3992 f
  data arrival time                                                                    0.3992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  clock reconvergence pessimism                                             0.0000     0.3354
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3354 r
  library hold time                                                         0.0154     0.3508
  data required time                                                                   0.3508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3508
  data arrival time                                                                   -0.3992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0484


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2     168.0400              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.1688    0.0413 @   0.1413 f
  U3236/Q (AO222X1)                                               0.0372    0.0840     0.2254 f
  mem_resp_li[658] (net)                        1       2.0008              0.0000     0.2254 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2254 f
  uce_1__uce/mem_resp_i[88] (net)                       2.0008              0.0000     0.2254 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0372   -0.0008 &   0.2245 f
  uce_1__uce/U134/Q (AND2X1)                                      0.1347    0.1160 @   0.3405 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      38.3446              0.0000     0.3405 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3405 f
  data_mem_pkt_li[554] (net)                           38.3446              0.0000     0.3405 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3405 f
  core/data_mem_pkt_i[555] (net)                       38.3446              0.0000     0.3405 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3405 f
  core/be/data_mem_pkt_i[32] (net)                     38.3446              0.0000     0.3405 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3405 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              38.3446              0.0000     0.3405 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3405 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       38.3446              0.0000     0.3405 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.1347   -0.0222 @   0.3183 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0369    0.0812     0.3995 f
  core/be/be_mem/dcache/n2287 (net)             1       2.5728              0.0000     0.3995 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0369    0.0000 &   0.3996 f
  data arrival time                                                                    0.3996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3355     0.3355
  clock reconvergence pessimism                                             0.0000     0.3355
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3355 r
  library hold time                                                         0.0155     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.3996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1756/INP (NBUFFX8)                                     0.1346    0.0328 @   0.1328 f
  icc_place1756/Z (NBUFFX8)                                       0.0892    0.1174 @   0.2503 f
  n2377 (net)                                  21     143.8603              0.0000     0.2503 f
  clint/IN0 (bp_clint_slice_buffered_02_0)                                  0.0000     0.2503 f
  clint/IN0 (net)                                     143.8603              0.0000     0.2503 f
  clint/icc_place2/INP (INVX0)                                    0.0892    0.0132 @   0.2635 f
  clint/icc_place2/ZN (INVX0)                                     0.1722    0.0964     0.3599 r
  clint/n5 (net)                               11      24.7098              0.0000     0.3599 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.3599 r
  clint/resp_buffer/reset_i (net)                      24.7098              0.0000     0.3599 r
  clint/resp_buffer/U9/IN1 (NAND2X0)                              0.1722    0.0008 &   0.3607 r
  clint/resp_buffer/U9/QN (NAND2X0)                               0.0463    0.0515     0.4122 f
  clint/resp_buffer/n16 (net)                   1       2.4811              0.0000     0.4122 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                         0.0463    0.0000 &   0.4122 f
  data arrival time                                                                    0.4122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                             0.0000     0.3495
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                                 0.0000     0.3495 r
  library hold time                                                         0.0141     0.3636
  data required time                                                                   0.3636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3636
  data arrival time                                                                   -0.4122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/director/npc/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1759/INP (NBUFFX2)                                     0.1503    0.0532 @   0.1532 r
  icc_place1759/Z (NBUFFX2)                                       0.1149    0.1172 @   0.2704 r
  n2380 (net)                                  15      62.7614              0.0000     0.2704 r
  core/IN30 (bp_core_minimal_02_0)                                          0.0000     0.2704 r
  core/IN30 (net)                                      62.7614              0.0000     0.2704 r
  core/be/IN21 (bp_be_top_02_0)                                             0.0000     0.2704 r
  core/be/IN21 (net)                                   62.7614              0.0000     0.2704 r
  core/be/be_checker/IN21 (bp_be_checker_top_02_0)                          0.0000     0.2704 r
  core/be/be_checker/IN21 (net)                        62.7614              0.0000     0.2704 r
  core/be/be_checker/director/IN1 (bp_be_director_02_0)                     0.0000     0.2704 r
  core/be/be_checker/director/IN1 (net)                62.7614              0.0000     0.2704 r
  core/be/be_checker/director/npc/reset_i (bsg_dff_reset_en_39_80000000_0)   0.0000    0.2704 r
  core/be/be_checker/director/npc/reset_i (net)        62.7614              0.0000     0.2704 r
  core/be/be_checker/director/npc/U51/IN5 (AO221X1)               0.1150    0.0026 @   0.2730 r
  core/be/be_checker/director/npc/U51/Q (AO221X1)                 0.0374    0.0846     0.3576 r
  core/be/be_checker/director/npc/n1 (net)      1       3.0634              0.0000     0.3576 r
  core/be/be_checker/director/npc/data_r_reg_31_/D (DFFX1)        0.0374    0.0000 &   0.3576 r
  data arrival time                                                                    0.3576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3352     0.3352
  clock reconvergence pessimism                                             0.0000     0.3352
  core/be/be_checker/director/npc/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3352 r
  library hold time                                                        -0.0263     0.3090
  data required time                                                                   0.3090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3090
  data arrival time                                                                   -0.3576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0487


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2     128.9836              0.0000     0.1000 f
  U3404/IN1 (AO222X1)                                             0.0963    0.0359 @   0.1359 f
  U3404/Q (AO222X1)                                               0.0576    0.1332     0.2690 f
  mem_resp_li[101] (net)                        1      10.5938              0.0000     0.2690 f
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                                  0.0000     0.2690 f
  uce_0__uce/mem_resp_i[101] (net)                     10.5938              0.0000     0.2690 f
  uce_0__uce/U200/IN2 (AND2X1)                                    0.0576   -0.0002 &   0.2688 f
  uce_0__uce/U200/Q (AND2X1)                                      0.0804    0.0926     0.3614 f
  uce_0__uce/data_mem_pkt_o[45] (net)           3      20.8021              0.0000     0.3614 f
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                               0.0000     0.3614 f
  data_mem_pkt_li[44] (net)                            20.8021              0.0000     0.3614 f
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                            0.0000     0.3614 f
  core/data_mem_pkt_i[45] (net)                        20.8021              0.0000     0.3614 f
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                               0.0000     0.3614 f
  core/fe/data_mem_pkt_i[45] (net)                     20.8021              0.0000     0.3614 f
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                           0.0000     0.3614 f
  core/fe/mem/data_mem_pkt_i[45] (net)                 20.8021              0.0000     0.3614 f
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)                 0.0000     0.3614 f
  core/fe/mem/icache/data_mem_pkt_i[45] (net)          20.8021              0.0000     0.3614 f
  core/fe/mem/icache/U1516/IN1 (MUX21X1)                          0.0804   -0.0059 &   0.3555 f
  core/fe/mem/icache/U1516/Q (MUX21X1)                            0.0353    0.0723     0.4278 f
  core/fe/mem/icache/n537 (net)                 1       2.2192              0.0000     0.4278 f
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)       0.0353    0.0000 &   0.4278 f
  data arrival time                                                                    0.4278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0487


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2      91.7173              0.0000     0.1000 r
  U3394/IN3 (AO222X1)                                             0.0552    0.0227 @   0.1227 r
  U3394/Q (AO222X1)                                               0.0524    0.1111     0.2338 r
  mem_resp_li[93] (net)                         1       9.2336              0.0000     0.2338 r
  uce_0__uce/mem_resp_i[93] (bp_uce_02_2)                                   0.0000     0.2338 r
  uce_0__uce/mem_resp_i[93] (net)                       9.2336              0.0000     0.2338 r
  uce_0__uce/U192/IN2 (AND2X1)                                    0.0524   -0.0059 &   0.2278 r
  uce_0__uce/U192/Q (AND2X1)                                      0.0926    0.0910     0.3188 r
  uce_0__uce/data_mem_pkt_o[37] (net)           3      24.7721              0.0000     0.3188 r
  uce_0__uce/data_mem_pkt_o[37] (bp_uce_02_2)                               0.0000     0.3188 r
  data_mem_pkt_li[36] (net)                            24.7721              0.0000     0.3188 r
  core/data_mem_pkt_i[37] (bp_core_minimal_02_0)                            0.0000     0.3188 r
  core/data_mem_pkt_i[37] (net)                        24.7721              0.0000     0.3188 r
  core/fe/data_mem_pkt_i[37] (bp_fe_top_02_0)                               0.0000     0.3188 r
  core/fe/data_mem_pkt_i[37] (net)                     24.7721              0.0000     0.3188 r
  core/fe/mem/data_mem_pkt_i[37] (bp_fe_mem_02_0)                           0.0000     0.3188 r
  core/fe/mem/data_mem_pkt_i[37] (net)                 24.7721              0.0000     0.3188 r
  core/fe/mem/icache/data_mem_pkt_i[37] (bp_fe_icache_02_0)                 0.0000     0.3188 r
  core/fe/mem/icache/data_mem_pkt_i[37] (net)          24.7721              0.0000     0.3188 r
  core/fe/mem/icache/U958/IN1 (MUX21X1)                           0.0926   -0.0142 &   0.3046 r
  core/fe/mem/icache/U958/Q (MUX21X1)                             0.0347    0.0837     0.3882 r
  core/fe/mem/icache/n529 (net)                 1       2.4929              0.0000     0.3882 r
  core/fe/mem/icache/uncached_load_data_r_reg_35_/D (DFFX1)       0.0347    0.0000 &   0.3883 r
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_35_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                        -0.0253     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0487


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/load_reserved_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1764/INP (NBUFFX2)                                     0.1500    0.0639 @   0.1639 f
  icc_place1764/Z (NBUFFX2)                                       0.0655    0.0900 @   0.2539 f
  n2385 (net)                                   8      31.0167              0.0000     0.2539 f
  icc_place1765/INP (INVX0)                                       0.0657    0.0011 @   0.2550 f
  icc_place1765/ZN (INVX0)                                        0.1128    0.0649     0.3199 r
  n2386 (net)                                   6      15.2446              0.0000     0.3199 r
  core/IN13 (bp_core_minimal_02_0)                                          0.0000     0.3199 r
  core/IN13 (net)                                      15.2446              0.0000     0.3199 r
  core/be/IN11 (bp_be_top_02_0)                                             0.0000     0.3199 r
  core/be/IN11 (net)                                   15.2446              0.0000     0.3199 r
  core/be/be_mem/IN21 (bp_be_mem_top_02_0)                                  0.0000     0.3199 r
  core/be/be_mem/IN21 (net)                            15.2446              0.0000     0.3199 r
  core/be/be_mem/dcache/IN12 (bp_be_dcache_02_0_0)                          0.0000     0.3199 r
  core/be/be_mem/dcache/IN12 (net)                     15.2446              0.0000     0.3199 r
  core/be/be_mem/dcache/U496/IN3 (NAND4X0)                        0.1128   -0.0022 &   0.3177 r
  core/be/be_mem/dcache/U496/QN (NAND4X0)                         0.0489    0.0393     0.3570 f
  core/be/be_mem/dcache/n375 (net)              1       2.0707              0.0000     0.3570 f
  core/be/be_mem/dcache/U499/IN1 (NAND2X0)                        0.0489   -0.0011 &   0.3559 f
  core/be/be_mem/dcache/U499/QN (NAND2X0)                         0.0546    0.0342     0.3901 r
  core/be/be_mem/dcache/n1734 (net)             1       2.6313              0.0000     0.3901 r
  core/be/be_mem/dcache/load_reserved_v_r_reg/D (DFFX1)           0.0546    0.0000 &   0.3901 r
  data arrival time                                                                    0.3901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/dcache/load_reserved_v_r_reg/CLK (DFFX1)                   0.0000     0.3731 r
  library hold time                                                        -0.0318     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0489


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U37/IN2 (AND2X1)                  0.1585    0.0036 @   0.3191 r
  core/be/be_mem/csr/mcycle_reg/U37/Q (AND2X1)                    0.0315    0.0692     0.3884 r
  core/be/be_mem/csr/mcycle_reg/n34 (net)       1       3.0846              0.0000     0.3884 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_16_/D (DFFX1)          0.0315    0.0000 &   0.3884 r
  data arrival time                                                                    0.3884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3642     0.3642
  clock reconvergence pessimism                                             0.0000     0.3642
  core/be/be_mem/csr/mcycle_reg/data_r_reg_16_/CLK (DFFX1)                  0.0000     0.3642 r
  library hold time                                                        -0.0249     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0491


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN8 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN7 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN18 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (net)                      31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/icc_place3/INP (INVX0)                    0.0697    0.0007 &   0.2631 r
  core/be/be_mem/dcache/icc_place3/ZN (INVX0)                     0.1418    0.0915     0.3546 f
  core/be/be_mem/dcache/n380 (net)              8      24.4726              0.0000     0.3546 f
  core/be/be_mem/dcache/U2050/IN4 (AO22X1)                        0.1418    0.0005 &   0.3551 f
  core/be/be_mem/dcache/U2050/Q (AO22X1)                          0.0315    0.0892     0.4443 f
  core/be/be_mem/dcache/n2434 (net)             1       2.3919              0.0000     0.4443 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_7_/D (DFFX1)         0.0315    0.0000 &   0.4444 f
  data arrival time                                                                    0.4444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/page_offset_tl_r_reg_7_/CLK (DFFX1)                 0.0000     0.3734 r
  library hold time                                                         0.0218     0.3952
  data required time                                                                   0.3952
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3952
  data arrival time                                                                   -0.4444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0492


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2     154.3240              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.1586    0.0531 @   0.1531 f
  U3268/Q (AO222X1)                                               0.0412    0.0868     0.2399 f
  mem_resp_li[688] (net)                        1       3.7208              0.0000     0.2399 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2399 f
  uce_1__uce/mem_resp_i[118] (net)                      3.7208              0.0000     0.2399 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0412   -0.0017 &   0.2382 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0839    0.0908     0.3290 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      22.0572              0.0000     0.3290 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3290 f
  data_mem_pkt_li[584] (net)                           22.0572              0.0000     0.3290 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3290 f
  core/data_mem_pkt_i[585] (net)                       22.0572              0.0000     0.3290 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3290 f
  core/be/data_mem_pkt_i[62] (net)                     22.0572              0.0000     0.3290 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3290 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              22.0572              0.0000     0.3290 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3290 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       22.0572              0.0000     0.3290 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0839   -0.0063 &   0.3228 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0333    0.0734     0.3962 f
  core/be/be_mem/dcache/n2257 (net)             1       2.4598              0.0000     0.3962 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0333    0.0000 &   0.3962 f
  data arrival time                                                                    0.3962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0154     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.3962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0492


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2     205.7669              0.0000     0.1000 r
  U3365/IN5 (AO222X1)                                             0.2599    0.0344 @   0.1344 r
  U3365/Q (AO222X1)                                               0.0450    0.1085     0.2429 r
  mem_resp_li[69] (net)                         1       5.0447              0.0000     0.2429 r
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2429 r
  uce_0__uce/mem_resp_i[69] (net)                       5.0447              0.0000     0.2429 r
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0450   -0.0014 &   0.2415 r
  uce_0__uce/U165/Q (AND2X1)                                      0.0550    0.0704     0.3119 r
  uce_0__uce/data_mem_pkt_o[13] (net)           3      11.2653              0.0000     0.3119 r
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3119 r
  data_mem_pkt_li[12] (net)                            11.2653              0.0000     0.3119 r
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3119 r
  core/data_mem_pkt_i[13] (net)                        11.2653              0.0000     0.3119 r
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3119 r
  core/fe/data_mem_pkt_i[13] (net)                     11.2653              0.0000     0.3119 r
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3119 r
  core/fe/mem/data_mem_pkt_i[13] (net)                 11.2653              0.0000     0.3119 r
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3119 r
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          11.2653              0.0000     0.3119 r
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.0550    0.0001 &   0.3120 r
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0359    0.0765     0.3885 r
  core/fe/mem/icache/n505 (net)                 1       3.1338              0.0000     0.3885 r
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0359   -0.0002 &   0.3883 r
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0257     0.3390
  data required time                                                                   0.3390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3390
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0493


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN8 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN7 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN18 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (net)                      31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/icc_place3/INP (INVX0)                    0.0697    0.0007 &   0.2631 r
  core/be/be_mem/dcache/icc_place3/ZN (INVX0)                     0.1418    0.0915     0.3546 f
  core/be/be_mem/dcache/n380 (net)              8      24.4726              0.0000     0.3546 f
  core/be/be_mem/dcache/U2047/IN4 (AO22X1)                        0.1418    0.0005 &   0.3552 f
  core/be/be_mem/dcache/U2047/Q (AO22X1)                          0.0318    0.0894     0.4446 f
  core/be/be_mem/dcache/n2437 (net)             1       2.4580              0.0000     0.4446 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_10_/D (DFFX1)        0.0318    0.0000 &   0.4446 f
  data arrival time                                                                    0.4446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/dcache/page_offset_tl_r_reg_10_/CLK (DFFX1)                0.0000     0.3734 r
  library hold time                                                         0.0217     0.3951
  data required time                                                                   0.3951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3951
  data arrival time                                                                   -0.4446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0494


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2     110.5067              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0716    0.0289 @   0.1289 f
  U3239/Q (AO222X1)                                               0.0352    0.0971     0.2260 f
  mem_resp_li[661] (net)                        1       2.3883              0.0000     0.2260 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2260 f
  uce_1__uce/mem_resp_i[91] (net)                       2.3883              0.0000     0.2260 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0352    0.0000 &   0.2260 f
  uce_1__uce/U137/Q (AND2X1)                                      0.1228    0.1108 @   0.3368 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      35.4412              0.0000     0.3368 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3368 f
  data_mem_pkt_li[557] (net)                           35.4412              0.0000     0.3368 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3368 f
  core/data_mem_pkt_i[558] (net)                       35.4412              0.0000     0.3368 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3368 f
  core/be/data_mem_pkt_i[35] (net)                     35.4412              0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              35.4412              0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       35.4412              0.0000     0.3368 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.1228   -0.0189 @   0.3180 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0366    0.0795     0.3975 f
  core/be/be_mem/dcache/n2284 (net)             1       2.4889              0.0000     0.3975 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0366    0.0000 &   0.3975 f
  data arrival time                                                                    0.3975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                             0.0000     0.3324
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3324 r
  library hold time                                                         0.0156     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.3975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0494


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[118] (net)                         2     146.6192              0.0000     0.1000 r
  U3422/IN5 (AO222X1)                                             0.1393    0.0285 @   0.1285 r
  U3422/Q (AO222X1)                                               0.0699    0.1061     0.2346 r
  mem_resp_li[118] (net)                        1      14.0846              0.0000     0.2346 r
  uce_0__uce/mem_resp_i[118] (bp_uce_02_2)                                  0.0000     0.2346 r
  uce_0__uce/mem_resp_i[118] (net)                     14.0846              0.0000     0.2346 r
  uce_0__uce/U219/IN2 (AND2X1)                                    0.0699   -0.0065 &   0.2281 r
  uce_0__uce/U219/Q (AND2X1)                                      0.0647    0.0786     0.3068 r
  uce_0__uce/data_mem_pkt_o[62] (net)           3      14.5313              0.0000     0.3068 r
  uce_0__uce/data_mem_pkt_o[62] (bp_uce_02_2)                               0.0000     0.3068 r
  data_mem_pkt_li[61] (net)                            14.5313              0.0000     0.3068 r
  core/data_mem_pkt_i[62] (bp_core_minimal_02_0)                            0.0000     0.3068 r
  core/data_mem_pkt_i[62] (net)                        14.5313              0.0000     0.3068 r
  core/fe/data_mem_pkt_i[62] (bp_fe_top_02_0)                               0.0000     0.3068 r
  core/fe/data_mem_pkt_i[62] (net)                     14.5313              0.0000     0.3068 r
  core/fe/mem/data_mem_pkt_i[62] (bp_fe_mem_02_0)                           0.0000     0.3068 r
  core/fe/mem/data_mem_pkt_i[62] (net)                 14.5313              0.0000     0.3068 r
  core/fe/mem/icache/data_mem_pkt_i[62] (bp_fe_icache_02_0)                 0.0000     0.3068 r
  core/fe/mem/icache/data_mem_pkt_i[62] (net)          14.5313              0.0000     0.3068 r
  core/fe/mem/icache/U1498/IN1 (MUX21X1)                          0.0647   -0.0018 &   0.3050 r
  core/fe/mem/icache/U1498/Q (MUX21X1)                            0.0352    0.0783     0.3833 r
  core/fe/mem/icache/n554 (net)                 1       2.8897              0.0000     0.3833 r
  core/fe/mem/icache/uncached_load_data_r_reg_60_/D (DFFX1)       0.0352   -0.0007 &   0.3826 r
  data arrival time                                                                    0.3826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_60_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                        -0.0257     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.3826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0496


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1756/INP (NBUFFX8)                                     0.1346    0.0328 @   0.1328 f
  icc_place1756/Z (NBUFFX8)                                       0.0892    0.1174 @   0.2503 f
  n2377 (net)                                  21     143.8603              0.0000     0.2503 f
  clint/IN0 (bp_clint_slice_buffered_02_0)                                  0.0000     0.2503 f
  clint/IN0 (net)                                     143.8603              0.0000     0.2503 f
  clint/icc_place2/INP (INVX0)                                    0.0892    0.0132 @   0.2635 f
  clint/icc_place2/ZN (INVX0)                                     0.1722    0.0964     0.3599 r
  clint/n5 (net)                               11      24.7098              0.0000     0.3599 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.3599 r
  clint/cmd_buffer/reset_i (net)                       24.7098              0.0000     0.3599 r
  clint/cmd_buffer/U11/IN1 (NAND2X0)                              0.1722    0.0007 &   0.3606 r
  clint/cmd_buffer/U11/QN (NAND2X0)                               0.0478    0.0524     0.4129 f
  clint/cmd_buffer/n5 (net)                     1       2.6113              0.0000     0.4129 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                          0.0478    0.0000 &   0.4130 f
  data arrival time                                                                    0.4130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3495     0.3495
  clock reconvergence pessimism                                             0.0000     0.3495
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                                  0.0000     0.3495 r
  library hold time                                                         0.0138     0.3632
  data required time                                                                   0.3632
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3632
  data arrival time                                                                   -0.4130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0497


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2     163.4223              0.0000     0.1000 f
  U3401/IN5 (AO222X1)                                             0.1756    0.0581 @   0.1581 f
  U3401/Q (AO222X1)                                               0.0566    0.1008     0.2589 f
  mem_resp_li[98] (net)                         1       9.2793              0.0000     0.2589 f
  uce_0__uce/mem_resp_i[98] (bp_uce_02_2)                                   0.0000     0.2589 f
  uce_0__uce/mem_resp_i[98] (net)                       9.2793              0.0000     0.2589 f
  uce_0__uce/U197/IN2 (AND2X1)                                    0.0566   -0.0028 &   0.2561 f
  uce_0__uce/U197/Q (AND2X1)                                      0.0900    0.0978     0.3539 f
  uce_0__uce/data_mem_pkt_o[42] (net)           3      24.0863              0.0000     0.3539 f
  uce_0__uce/data_mem_pkt_o[42] (bp_uce_02_2)                               0.0000     0.3539 f
  data_mem_pkt_li[41] (net)                            24.0863              0.0000     0.3539 f
  core/data_mem_pkt_i[42] (bp_core_minimal_02_0)                            0.0000     0.3539 f
  core/data_mem_pkt_i[42] (net)                        24.0863              0.0000     0.3539 f
  core/fe/data_mem_pkt_i[42] (bp_fe_top_02_0)                               0.0000     0.3539 f
  core/fe/data_mem_pkt_i[42] (net)                     24.0863              0.0000     0.3539 f
  core/fe/mem/data_mem_pkt_i[42] (bp_fe_mem_02_0)                           0.0000     0.3539 f
  core/fe/mem/data_mem_pkt_i[42] (net)                 24.0863              0.0000     0.3539 f
  core/fe/mem/icache/data_mem_pkt_i[42] (bp_fe_icache_02_0)                 0.0000     0.3539 f
  core/fe/mem/icache/data_mem_pkt_i[42] (net)          24.0863              0.0000     0.3539 f
  core/fe/mem/icache/U1520/IN1 (MUX21X1)                          0.0900   -0.0004 &   0.3535 f
  core/fe/mem/icache/U1520/Q (MUX21X1)                            0.0372    0.0749     0.4284 f
  core/fe/mem/icache/n534 (net)                 1       2.7027              0.0000     0.4284 f
  core/fe/mem/icache/uncached_load_data_r_reg_40_/D (DFFX1)       0.0372    0.0000 &   0.4284 f
  data arrival time                                                                    0.4284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_40_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0140     0.3786
  data required time                                                                   0.3786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3786
  data arrival time                                                                   -0.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0498


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2     180.7012              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.1842    0.0255 @   0.1255 f
  U3246/Q (AO222X1)                                               0.0406    0.0880     0.2135 f
  mem_resp_li[667] (net)                        1       2.9615              0.0000     0.2135 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2135 f
  uce_1__uce/mem_resp_i[97] (net)                       2.9615              0.0000     0.2135 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0406   -0.0010 &   0.2125 f
  uce_1__uce/U144/Q (AND2X1)                                      0.1152    0.1080 @   0.3205 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      32.8888              0.0000     0.3205 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3205 f
  data_mem_pkt_li[563] (net)                           32.8888              0.0000     0.3205 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3205 f
  core/data_mem_pkt_i[564] (net)                       32.8888              0.0000     0.3205 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3205 f
  core/be/data_mem_pkt_i[41] (net)                     32.8888              0.0000     0.3205 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3205 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              32.8888              0.0000     0.3205 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3205 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       32.8888              0.0000     0.3205 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.1153    0.0010 @   0.3215 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0360    0.0780     0.3995 f
  core/be/be_mem/dcache/n2278 (net)             1       2.3495              0.0000     0.3995 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0360    0.0000 &   0.3995 f
  data arrival time                                                                    0.3995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                             0.0000     0.3339
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3339 r
  library hold time                                                         0.0157     0.3496
  data required time                                                                   0.3496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3496
  data arrival time                                                                   -0.3995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0499


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      86.0987              0.0000     0.1000 r
  U3424/IN3 (AO222X1)                                             0.0454    0.0187 @   0.1187 r
  U3424/Q (AO222X1)                                               0.0762    0.1230     0.2417 r
  mem_resp_li[120] (net)                        1      17.7117              0.0000     0.2417 r
  uce_0__uce/mem_resp_i[120] (bp_uce_02_2)                                  0.0000     0.2417 r
  uce_0__uce/mem_resp_i[120] (net)                     17.7117              0.0000     0.2417 r
  uce_0__uce/U221/IN2 (AND2X1)                                    0.0762   -0.0118 &   0.2298 r
  uce_0__uce/U221/Q (AND2X1)                                      0.0591    0.0762     0.3060 r
  uce_0__uce/data_mem_pkt_o[64] (net)           3      12.4299              0.0000     0.3060 r
  uce_0__uce/data_mem_pkt_o[64] (bp_uce_02_2)                               0.0000     0.3060 r
  data_mem_pkt_li[63] (net)                            12.4299              0.0000     0.3060 r
  core/data_mem_pkt_i[64] (bp_core_minimal_02_0)                            0.0000     0.3060 r
  core/data_mem_pkt_i[64] (net)                        12.4299              0.0000     0.3060 r
  core/fe/data_mem_pkt_i[64] (bp_fe_top_02_0)                               0.0000     0.3060 r
  core/fe/data_mem_pkt_i[64] (net)                     12.4299              0.0000     0.3060 r
  core/fe/mem/data_mem_pkt_i[64] (bp_fe_mem_02_0)                           0.0000     0.3060 r
  core/fe/mem/data_mem_pkt_i[64] (net)                 12.4299              0.0000     0.3060 r
  core/fe/mem/icache/data_mem_pkt_i[64] (bp_fe_icache_02_0)                 0.0000     0.3060 r
  core/fe/mem/icache/data_mem_pkt_i[64] (net)          12.4299              0.0000     0.3060 r
  core/fe/mem/icache/U1496/IN1 (MUX21X1)                          0.0591   -0.0017 &   0.3043 r
  core/fe/mem/icache/U1496/Q (MUX21X1)                            0.0379    0.0788     0.3832 r
  core/fe/mem/icache/n556 (net)                 1       3.8079              0.0000     0.3832 r
  core/fe/mem/icache/uncached_load_data_r_reg_62_/D (DFFX1)       0.0379   -0.0011 &   0.3821 r
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_62_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                        -0.0266     0.3321
  data required time                                                                   0.3321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3321
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0499


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      33.2067              0.0000     0.1000 r
  U3323/IN1 (AO222X1)                                             0.0071    0.0029 @   0.1029 r
  U3323/Q (AO222X1)                                               0.0356    0.1026     0.2055 r
  mem_resp_li[33] (net)                         1       2.4176              0.0000     0.2055 r
  uce_0__uce/mem_resp_i[33] (bp_uce_02_2)                                   0.0000     0.2055 r
  uce_0__uce/mem_resp_i[33] (net)                       2.4176              0.0000     0.2055 r
  uce_0__uce/U747/IN2 (AND2X1)                                    0.0356    0.0000 &   0.2055 r
  uce_0__uce/U747/Q (AND2X1)                                      0.0289    0.0532     0.2587 r
  uce_0__uce/tag_mem_pkt_o[20] (net)            1       2.1348              0.0000     0.2587 r
  uce_0__uce/tag_mem_pkt_o[20] (bp_uce_02_2)                                0.0000     0.2587 r
  tag_mem_pkt_li[18] (net)                              2.1348              0.0000     0.2587 r
  core/tag_mem_pkt_i[20] (bp_core_minimal_02_0)                             0.0000     0.2587 r
  core/tag_mem_pkt_i[20] (net)                          2.1348              0.0000     0.2587 r
  core/fe/tag_mem_pkt_i[20] (bp_fe_top_02_0)                                0.0000     0.2587 r
  core/fe/tag_mem_pkt_i[20] (net)                       2.1348              0.0000     0.2587 r
  core/fe/mem/tag_mem_pkt_i[20] (bp_fe_mem_02_0)                            0.0000     0.2587 r
  core/fe/mem/tag_mem_pkt_i[20] (net)                   2.1348              0.0000     0.2587 r
  core/fe/mem/icache/tag_mem_pkt_i[20] (bp_fe_icache_02_0)                  0.0000     0.2587 r
  core/fe/mem/icache/tag_mem_pkt_i[20] (net)            2.1348              0.0000     0.2587 r
  core/fe/mem/icache/U1013/IN2 (AND2X2)                           0.0289    0.0000 &   0.2587 r
  core/fe/mem/icache/U1013/Q (AND2X2)                             0.0789    0.0933 @   0.3520 r
  core/fe/mem/icache/tag_mem_data_li[17] (net)     3   37.0737              0.0000     0.3520 r
  core/fe/mem/icache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3520 r
  core/fe/mem/icache/tag_mem/data_i[141] (net)         37.0737              0.0000     0.3520 r
  core/fe/mem/icache/tag_mem/icc_place132/INP (NBUFFX2)           0.0790   -0.0164 @   0.3356 r
  core/fe/mem/icache/tag_mem/icc_place132/Z (NBUFFX2)             0.0289    0.0606     0.3962 r
  core/fe/mem/icache/tag_mem/n140 (net)         1       4.8731              0.0000     0.3962 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[234] (saed90_248x64_1P_bit)   0.0289   0.0001 *   0.3963 r d 
  data arrival time                                                                    0.3963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2     107.7224              0.0000     0.1000 r
  U3373/IN5 (AO222X1)                                             0.0737    0.0303 @   0.1303 r
  U3373/Q (AO222X1)                                               0.0863    0.1036     0.2339 r
  mem_resp_li[76] (net)                         1      21.2574              0.0000     0.2339 r
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2339 r
  uce_0__uce/mem_resp_i[76] (net)                      21.2574              0.0000     0.2339 r
  uce_0__uce/U172/IN2 (AND2X1)                                    0.0863   -0.0119 &   0.2220 r
  uce_0__uce/U172/Q (AND2X1)                                      0.0945    0.0958     0.3178 r
  uce_0__uce/data_mem_pkt_o[20] (net)           3      25.1171              0.0000     0.3178 r
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.3178 r
  data_mem_pkt_li[19] (net)                            25.1171              0.0000     0.3178 r
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.3178 r
  core/data_mem_pkt_i[20] (net)                        25.1171              0.0000     0.3178 r
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.3178 r
  core/fe/data_mem_pkt_i[20] (net)                     25.1171              0.0000     0.3178 r
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.3178 r
  core/fe/mem/data_mem_pkt_i[20] (net)                 25.1171              0.0000     0.3178 r
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.3178 r
  core/fe/mem/icache/data_mem_pkt_i[20] (net)          25.1171              0.0000     0.3178 r
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.0945   -0.0180 &   0.2998 r
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0342    0.0839     0.3837 r
  core/fe/mem/icache/n512 (net)                 1       2.3902              0.0000     0.3837 r
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0342    0.0000 &   0.3837 r
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                        -0.0254     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2     113.8019              0.0000     0.1000 f
  U3383/IN1 (AO222X1)                                             0.0842    0.0344 @   0.1344 f
  U3383/Q (AO222X1)                                               0.0994    0.1599     0.2943 f
  mem_resp_li[84] (net)                         1      25.2291              0.0000     0.2943 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2943 f
  uce_0__uce/mem_resp_i[84] (net)                      25.2291              0.0000     0.2943 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.0994   -0.0244 &   0.2699 f
  uce_0__uce/U182/Q (AND2X1)                                      0.0627    0.0894     0.3593 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      14.1186              0.0000     0.3593 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3593 f
  data_mem_pkt_li[27] (net)                            14.1186              0.0000     0.3593 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3593 f
  core/data_mem_pkt_i[28] (net)                        14.1186              0.0000     0.3593 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3593 f
  core/fe/data_mem_pkt_i[28] (net)                     14.1186              0.0000     0.3593 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3593 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 14.1186              0.0000     0.3593 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3593 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          14.1186              0.0000     0.3593 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.0627    0.0003 &   0.3596 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0356    0.0700     0.4296 f
  core/fe/mem/icache/n520 (net)                 1       2.4367              0.0000     0.4296 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0356   -0.0002 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0143     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2     165.2635              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.1726    0.0514 @   0.1514 f
  U3253/Q (AO222X1)                                               0.0489    0.0937     0.2451 f
  mem_resp_li[674] (net)                        1       6.0247              0.0000     0.2451 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2451 f
  uce_1__uce/mem_resp_i[104] (net)                      6.0247              0.0000     0.2451 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0489   -0.0035 &   0.2416 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1023    0.1028     0.3443 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      28.2498              0.0000     0.3443 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3443 f
  data_mem_pkt_li[570] (net)                           28.2498              0.0000     0.3443 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3443 f
  core/data_mem_pkt_i[571] (net)                       28.2498              0.0000     0.3443 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3443 f
  core/be/data_mem_pkt_i[48] (net)                     28.2498              0.0000     0.3443 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3443 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              28.2498              0.0000     0.3443 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3443 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       28.2498              0.0000     0.3443 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1023   -0.0243 &   0.3201 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0375    0.0773     0.3974 f
  core/be/be_mem/dcache/n2271 (net)             1       2.9034              0.0000     0.3974 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0375    0.0000 &   0.3974 f
  data arrival time                                                                    0.3974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                             0.0000     0.3324
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3324 r
  library hold time                                                         0.0144     0.3468
  data required time                                                                   0.3468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3468
  data arrival time                                                                   -0.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0506


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2      68.9065              0.0000     0.1000 r
  U3364/IN3 (AO222X1)                                             0.0319    0.0118 @   0.1118 r
  U3364/Q (AO222X1)                                               0.0578    0.1089     0.2206 r
  mem_resp_li[68] (net)                         1      10.9771              0.0000     0.2206 r
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2206 r
  uce_0__uce/mem_resp_i[68] (net)                      10.9771              0.0000     0.2206 r
  uce_0__uce/U164/IN2 (AND2X1)                                    0.0578    0.0004 &   0.2211 r
  uce_0__uce/U164/Q (AND2X1)                                      0.0752    0.0827     0.3037 r
  uce_0__uce/data_mem_pkt_o[12] (net)           3      18.4317              0.0000     0.3037 r
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.3037 r
  data_mem_pkt_li[11] (net)                            18.4317              0.0000     0.3037 r
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.3037 r
  core/data_mem_pkt_i[12] (net)                        18.4317              0.0000     0.3037 r
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.3037 r
  core/fe/data_mem_pkt_i[12] (net)                     18.4317              0.0000     0.3037 r
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.3037 r
  core/fe/mem/data_mem_pkt_i[12] (net)                 18.4317              0.0000     0.3037 r
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.3037 r
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          18.4317              0.0000     0.3037 r
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.0752    0.0003 &   0.3040 r
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0341    0.0795     0.3836 r
  core/fe/mem/icache/n504 (net)                 1       2.3537              0.0000     0.3836 r
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0341    0.0000 &   0.3836 r
  data arrival time                                                                    0.3836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                             0.0000     0.3582
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.3582 r
  library hold time                                                        -0.0254     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.3836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[111] (net)                         2     134.3497              0.0000     0.1000 r
  U3415/IN5 (AO222X1)                                             0.1164    0.0393 @   0.1393 r
  U3415/Q (AO222X1)                                               0.0626    0.0981     0.2374 r
  mem_resp_li[111] (net)                        1      11.7799              0.0000     0.2374 r
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2374 r
  uce_0__uce/mem_resp_i[111] (net)                     11.7799              0.0000     0.2374 r
  uce_0__uce/U211/IN2 (AND2X1)                                    0.0626   -0.0040 &   0.2334 r
  uce_0__uce/U211/Q (AND2X1)                                      0.0724    0.0818     0.3152 r
  uce_0__uce/data_mem_pkt_o[55] (net)           3      17.4045              0.0000     0.3152 r
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.3152 r
  data_mem_pkt_li[54] (net)                            17.4045              0.0000     0.3152 r
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.3152 r
  core/data_mem_pkt_i[55] (net)                        17.4045              0.0000     0.3152 r
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.3152 r
  core/fe/data_mem_pkt_i[55] (net)                     17.4045              0.0000     0.3152 r
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.3152 r
  core/fe/mem/data_mem_pkt_i[55] (net)                 17.4045              0.0000     0.3152 r
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.3152 r
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          17.4045              0.0000     0.3152 r
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.0724   -0.0018 &   0.3134 r
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0355    0.0800     0.3934 r
  core/fe/mem/icache/n547 (net)                 1       2.8633              0.0000     0.3934 r
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0355    0.0000 &   0.3934 r
  data arrival time                                                                    0.3934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.3689 r
  library hold time                                                        -0.0262     0.3426
  data required time                                                                   0.3426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3426
  data arrival time                                                                   -0.3934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2     130.9932              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0931    0.0349 @   0.1349 f
  U3269/Q (AO222X1)                                               0.0531    0.1117     0.2467 f
  mem_resp_li[689] (net)                        1       6.9734              0.0000     0.2467 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2467 f
  uce_1__uce/mem_resp_i[119] (net)                      6.9734              0.0000     0.2467 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0531   -0.0073 &   0.2394 f
  uce_1__uce/U168/Q (AND2X1)                                      0.0907    0.0974     0.3368 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      24.3542              0.0000     0.3368 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3368 f
  data_mem_pkt_li[585] (net)                           24.3542              0.0000     0.3368 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3368 f
  core/data_mem_pkt_i[586] (net)                       24.3542              0.0000     0.3368 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3368 f
  core/be/data_mem_pkt_i[63] (net)                     24.3542              0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              24.3542              0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       24.3542              0.0000     0.3368 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.0907   -0.0159 &   0.3208 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0357    0.0765     0.3973 f
  core/be/be_mem/dcache/n2256 (net)             1       3.3269              0.0000     0.3973 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0357    0.0000 &   0.3974 f
  data arrival time                                                                    0.3974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3315 r
  library hold time                                                         0.0148     0.3463
  data required time                                                                   0.3463
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3463
  data arrival time                                                                   -0.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0511


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[16] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[16] (net)                           2      38.9027              0.0000     0.1000 f
  U3303/IN1 (AO222X1)                                             0.0092    0.0038 @   0.1038 f
  U3303/Q (AO222X1)                                               0.0346    0.0997     0.2035 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.2035 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.2035 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.2035 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.2035 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2632 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2632 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2632 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2632 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2632 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2632 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2632 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2632 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2632 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2632 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2632 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2632 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2572 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.3439 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.3439 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3439 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.3439 f
  core/fe/mem/icache/tag_mem/icc_place18/INP (NBUFFX2)            0.0599   -0.0020 @   0.3418 f
  core/fe/mem/icache/tag_mem/icc_place18/Z (NBUFFX2)              0.0281    0.0563     0.3981 f
  core/fe/mem/icache/tag_mem/n19 (net)          2       7.4125              0.0000     0.3981 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)   0.0281  -0.0008 &   0.3973 f d 
  data arrival time                                                                    0.3973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0511


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      99.1790              0.0000     0.1000 r
  U3387/IN5 (AO222X1)                                             0.0627    0.0258 @   0.1258 r
  U3387/Q (AO222X1)                                               0.0884    0.1026     0.2284 r
  mem_resp_li[86] (net)                         1      22.1748              0.0000     0.2284 r
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2284 r
  uce_0__uce/mem_resp_i[86] (net)                      22.1748              0.0000     0.2284 r
  uce_0__uce/U184/IN2 (AND2X1)                                    0.0884   -0.0158 &   0.2126 r
  uce_0__uce/U184/Q (AND2X1)                                      0.0901    0.0938     0.3064 r
  uce_0__uce/data_mem_pkt_o[30] (net)           3      23.4942              0.0000     0.3064 r
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.3064 r
  data_mem_pkt_li[29] (net)                            23.4942              0.0000     0.3064 r
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.3064 r
  core/data_mem_pkt_i[30] (net)                        23.4942              0.0000     0.3064 r
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.3064 r
  core/fe/data_mem_pkt_i[30] (net)                     23.4942              0.0000     0.3064 r
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.3064 r
  core/fe/mem/data_mem_pkt_i[30] (net)                 23.4942              0.0000     0.3064 r
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.3064 r
  core/fe/mem/icache/data_mem_pkt_i[30] (net)          23.4942              0.0000     0.3064 r
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.0901   -0.0004 &   0.3060 r
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0376    0.0847     0.3907 r
  core/fe/mem/icache/n522 (net)                 1       3.2798              0.0000     0.3907 r
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0376   -0.0006 &   0.3901 r
  data arrival time                                                                    0.3901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                        -0.0263     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.3901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0516


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[19] (net)                           2      12.4484              0.0000     0.1000 f
  U3306/IN1 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3306/Q (AO222X1)                                               0.0397    0.0996     0.1999 f
  mem_resp_li[19] (net)                         1       3.1631              0.0000     0.1999 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                                   0.0000     0.1999 f
  uce_0__uce/mem_resp_i[19] (net)                       3.1631              0.0000     0.1999 f
  uce_0__uce/U733/IN2 (AND2X1)                                    0.0397    0.0000 &   0.2000 f
  uce_0__uce/U733/Q (AND2X1)                                      0.0263    0.0547     0.2547 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1       2.0996              0.0000     0.2547 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                                 0.0000     0.2547 f
  tag_mem_pkt_li[4] (net)                               2.0996              0.0000     0.2547 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                              0.0000     0.2547 f
  core/tag_mem_pkt_i[6] (net)                           2.0996              0.0000     0.2547 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                                 0.0000     0.2547 f
  core/fe/tag_mem_pkt_i[6] (net)                        2.0996              0.0000     0.2547 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                             0.0000     0.2547 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                    2.0996              0.0000     0.2547 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)                   0.0000     0.2547 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)             2.0996              0.0000     0.2547 f
  core/fe/mem/icache/U999/IN2 (AND2X2)                            0.0263    0.0000 &   0.2547 f
  core/fe/mem/icache/U999/Q (AND2X2)                              0.0835    0.0951 @   0.3498 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     3    38.3194              0.0000     0.3498 f
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3498 f
  core/fe/mem/icache/tag_mem/data_i[127] (net)         38.3194              0.0000     0.3498 f
  core/fe/mem/icache/tag_mem/icc_place119/INP (NBUFFX2)           0.0838   -0.0089 @   0.3409 f
  core/fe/mem/icache/tag_mem/icc_place119/Z (NBUFFX2)             0.0256    0.0570     0.3978 f
  core/fe/mem/icache/tag_mem/n126 (net)         1       4.2197              0.0000     0.3978 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)   0.0256   0.0000 *   0.3979 f d 
  data arrival time                                                                    0.3979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0517


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      33.2067              0.0000     0.1000 r
  U3323/IN1 (AO222X1)                                             0.0071    0.0029 @   0.1029 r
  U3323/Q (AO222X1)                                               0.0356    0.1026     0.2055 r
  mem_resp_li[33] (net)                         1       2.4176              0.0000     0.2055 r
  uce_0__uce/mem_resp_i[33] (bp_uce_02_2)                                   0.0000     0.2055 r
  uce_0__uce/mem_resp_i[33] (net)                       2.4176              0.0000     0.2055 r
  uce_0__uce/U747/IN2 (AND2X1)                                    0.0356    0.0000 &   0.2055 r
  uce_0__uce/U747/Q (AND2X1)                                      0.0289    0.0532     0.2587 r
  uce_0__uce/tag_mem_pkt_o[20] (net)            1       2.1348              0.0000     0.2587 r
  uce_0__uce/tag_mem_pkt_o[20] (bp_uce_02_2)                                0.0000     0.2587 r
  tag_mem_pkt_li[18] (net)                              2.1348              0.0000     0.2587 r
  core/tag_mem_pkt_i[20] (bp_core_minimal_02_0)                             0.0000     0.2587 r
  core/tag_mem_pkt_i[20] (net)                          2.1348              0.0000     0.2587 r
  core/fe/tag_mem_pkt_i[20] (bp_fe_top_02_0)                                0.0000     0.2587 r
  core/fe/tag_mem_pkt_i[20] (net)                       2.1348              0.0000     0.2587 r
  core/fe/mem/tag_mem_pkt_i[20] (bp_fe_mem_02_0)                            0.0000     0.2587 r
  core/fe/mem/tag_mem_pkt_i[20] (net)                   2.1348              0.0000     0.2587 r
  core/fe/mem/icache/tag_mem_pkt_i[20] (bp_fe_icache_02_0)                  0.0000     0.2587 r
  core/fe/mem/icache/tag_mem_pkt_i[20] (net)            2.1348              0.0000     0.2587 r
  core/fe/mem/icache/U1013/IN2 (AND2X2)                           0.0289    0.0000 &   0.2587 r
  core/fe/mem/icache/U1013/Q (AND2X2)                             0.0789    0.0933 @   0.3520 r
  core/fe/mem/icache/tag_mem_data_li[17] (net)     3   37.0737              0.0000     0.3520 r
  core/fe/mem/icache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3520 r
  core/fe/mem/icache/tag_mem/data_i[141] (net)         37.0737              0.0000     0.3520 r
  core/fe/mem/icache/tag_mem/icc_place16/INP (NBUFFX2)            0.0790   -0.0164 @   0.3356 r
  core/fe/mem/icache/tag_mem/icc_place16/Z (NBUFFX2)              0.0318    0.0627     0.3983 r
  core/fe/mem/icache/tag_mem/n17 (net)          2       7.0091              0.0000     0.3983 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[203] (saed90_248x64_1P_bit)   0.0318   0.0000 &   0.3983 r d 
  data arrival time                                                                    0.3983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0521


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/cptr/reset_i (net)               206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3180    0.0230 @   0.3302 f
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0484    0.0498     0.3800 r
  core/fe_queue_fifo/cptr/n11 (net)             1       2.5005              0.0000     0.3800 r
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0484    0.0000 &   0.3800 r
  data arrival time                                                                    0.3800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                             0.0000     0.3573
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3573 r
  library hold time                                                        -0.0299     0.3274
  data required time                                                                   0.3274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3274
  data arrival time                                                                   -0.3800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0526


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2      78.5731              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0363    0.0083 @   0.1083 r
  U3210/Q (AO222X1)                                               0.0319    0.0632     0.1714 r
  mem_resp_li[636] (net)                        1       2.2319              0.0000     0.1714 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1714 r
  uce_1__uce/mem_resp_i[66] (net)                       2.2319              0.0000     0.1714 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0319    0.0000 &   0.1714 r
  uce_1__uce/U110/Q (AND2X1)                                      0.1355    0.1073 @   0.2788 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      39.0270              0.0000     0.2788 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2788 r
  data_mem_pkt_li[532] (net)                           39.0270              0.0000     0.2788 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2788 r
  core/data_mem_pkt_i[533] (net)                       39.0270              0.0000     0.2788 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2788 r
  core/be/data_mem_pkt_i[10] (net)                     39.0270              0.0000     0.2788 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2788 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              39.0270              0.0000     0.2788 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2788 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       39.0270              0.0000     0.2788 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1355   -0.0173 @   0.2615 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0352    0.0927     0.3542 r
  core/be/be_mem/dcache/n2309 (net)             1       2.4729              0.0000     0.3542 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0352    0.0000 &   0.3542 r
  data arrival time                                                                    0.3542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3271 r
  library hold time                                                        -0.0256     0.3015
  data required time                                                                   0.3015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3015
  data arrival time                                                                   -0.3542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2     140.1859              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.1165    0.0251 @   0.1251 r
  U3249/Q (AO222X1)                                               0.0349    0.0808     0.2058 r
  mem_resp_li[670] (net)                        1       2.2720              0.0000     0.2058 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2058 r
  uce_1__uce/mem_resp_i[100] (net)                      2.2720              0.0000     0.2058 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0349    0.0000 &   0.2058 r
  uce_1__uce/U147/Q (AND2X1)                                      0.0868    0.0858     0.2917 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      22.7409              0.0000     0.2917 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2917 r
  data_mem_pkt_li[566] (net)                           22.7409              0.0000     0.2917 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2917 r
  core/data_mem_pkt_i[567] (net)                       22.7409              0.0000     0.2917 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2917 r
  core/be/data_mem_pkt_i[44] (net)                     22.7409              0.0000     0.2917 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2917 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              22.7409              0.0000     0.2917 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2917 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       22.7409              0.0000     0.2917 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0868   -0.0164 &   0.2753 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0347    0.0825     0.3578 r
  core/be/be_mem/dcache/n2275 (net)             1       2.5530              0.0000     0.3578 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0347    0.0000 &   0.3578 r
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3307     0.3307
  clock reconvergence pessimism                                             0.0000     0.3307
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3307 r
  library hold time                                                        -0.0256     0.3050
  data required time                                                                   0.3050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3050
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0528


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U46/IN2 (AND2X1)             0.1503    0.0027 @   0.3247 f
  core/be/be_mem/ptw/dcache_data_reg/U46/Q (AND2X1)               0.0380    0.0812     0.4059 f
  core/be/be_mem/ptw/dcache_data_reg/n68 (net)     1    5.4237              0.0000     0.4059 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_33_/D (DFFX1)     0.0380   -0.0014 &   0.4046 f
  data arrival time                                                                    0.4046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3371     0.3371
  clock reconvergence pessimism                                             0.0000     0.3371
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_33_/CLK (DFFX1)             0.0000     0.3371 r
  library hold time                                                         0.0147     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.4046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0528


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2     136.5208              0.0000     0.1000 f
  U3409/IN3 (AO222X1)                                             0.1215    0.0264 @   0.1264 f
  U3409/Q (AO222X1)                                               0.1154    0.1534 @   0.2798 f
  mem_resp_li[106] (net)                        1      30.1761              0.0000     0.2798 f
  uce_0__uce/mem_resp_i[106] (bp_uce_02_2)                                  0.0000     0.2798 f
  uce_0__uce/mem_resp_i[106] (net)                     30.1761              0.0000     0.2798 f
  uce_0__uce/U206/IN2 (AND2X1)                                    0.1156   -0.0145 @   0.2653 f
  uce_0__uce/U206/Q (AND2X1)                                      0.0738    0.0985     0.3637 f
  uce_0__uce/data_mem_pkt_o[50] (net)           3      17.8012              0.0000     0.3637 f
  uce_0__uce/data_mem_pkt_o[50] (bp_uce_02_2)                               0.0000     0.3637 f
  data_mem_pkt_li[49] (net)                            17.8012              0.0000     0.3637 f
  core/data_mem_pkt_i[50] (bp_core_minimal_02_0)                            0.0000     0.3637 f
  core/data_mem_pkt_i[50] (net)                        17.8012              0.0000     0.3637 f
  core/fe/data_mem_pkt_i[50] (bp_fe_top_02_0)                               0.0000     0.3637 f
  core/fe/data_mem_pkt_i[50] (net)                     17.8012              0.0000     0.3637 f
  core/fe/mem/data_mem_pkt_i[50] (bp_fe_mem_02_0)                           0.0000     0.3637 f
  core/fe/mem/data_mem_pkt_i[50] (net)                 17.8012              0.0000     0.3637 f
  core/fe/mem/icache/data_mem_pkt_i[50] (bp_fe_icache_02_0)                 0.0000     0.3637 f
  core/fe/mem/icache/data_mem_pkt_i[50] (net)          17.8012              0.0000     0.3637 f
  core/fe/mem/icache/U1511/IN1 (MUX21X1)                          0.0738   -0.0084 &   0.3553 f
  core/fe/mem/icache/U1511/Q (MUX21X1)                            0.0348    0.0721     0.4274 f
  core/fe/mem/icache/n542 (net)                 1       2.5429              0.0000     0.4274 f
  core/fe/mem/icache/uncached_load_data_r_reg_48_/D (DFFX1)       0.0348    0.0000 &   0.4274 f
  data arrival time                                                                    0.4274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  clock reconvergence pessimism                                             0.0000     0.3589
  core/fe/mem/icache/uncached_load_data_r_reg_48_/CLK (DFFX1)               0.0000     0.3589 r
  library hold time                                                         0.0156     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0529


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2     138.7283              0.0000     0.1000 r
  U3395/IN5 (AO222X1)                                             0.1222    0.0343 @   0.1343 r
  U3395/Q (AO222X1)                                               0.0522    0.0932     0.2276 r
  mem_resp_li[94] (net)                         1       8.0368              0.0000     0.2276 r
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2276 r
  uce_0__uce/mem_resp_i[94] (net)                       8.0368              0.0000     0.2276 r
  uce_0__uce/U193/IN2 (AND2X1)                                    0.0522   -0.0032 &   0.2243 r
  uce_0__uce/U193/Q (AND2X1)                                      0.0886    0.0889     0.3133 r
  uce_0__uce/data_mem_pkt_o[38] (net)           3      23.3460              0.0000     0.3133 r
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.3133 r
  data_mem_pkt_li[37] (net)                            23.3460              0.0000     0.3133 r
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.3133 r
  core/data_mem_pkt_i[38] (net)                        23.3460              0.0000     0.3133 r
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.3133 r
  core/fe/data_mem_pkt_i[38] (net)                     23.3460              0.0000     0.3133 r
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.3133 r
  core/fe/mem/data_mem_pkt_i[38] (net)                 23.3460              0.0000     0.3133 r
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.3133 r
  core/fe/mem/icache/data_mem_pkt_i[38] (net)          23.3460              0.0000     0.3133 r
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.0886   -0.0045 &   0.3087 r
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0353    0.0834     0.3921 r
  core/fe/mem/icache/n530 (net)                 1       2.7815              0.0000     0.3921 r
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0353   -0.0001 &   0.3920 r
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                        -0.0256     0.3391
  data required time                                                                   0.3391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3391
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0529


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2     194.9893              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.2156    0.0369 @   0.1369 f
  U3242/Q (AO222X1)                                               0.0364    0.0895     0.2264 f
  mem_resp_li[664] (net)                        1       2.0881              0.0000     0.2264 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2264 f
  uce_1__uce/mem_resp_i[94] (net)                       2.0881              0.0000     0.2264 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0364    0.0000 &   0.2264 f
  uce_1__uce/U141/Q (AND2X1)                                      0.1017    0.0996     0.3260 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      28.0827              0.0000     0.3260 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3260 f
  data_mem_pkt_li[560] (net)                           28.0827              0.0000     0.3260 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3260 f
  core/data_mem_pkt_i[561] (net)                       28.0827              0.0000     0.3260 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3260 f
  core/be/data_mem_pkt_i[38] (net)                     28.0827              0.0000     0.3260 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3260 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              28.0827              0.0000     0.3260 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3260 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       28.0827              0.0000     0.3260 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.1017   -0.0007 &   0.3253 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0362    0.0761     0.4014 f
  core/be/be_mem/dcache/n2281 (net)             1       2.4377              0.0000     0.4014 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0362    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3326 r
  library hold time                                                         0.0157     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0531


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      98.9193              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0624    0.0257 @   0.1257 f
  U3233/Q (AO222X1)                                               0.0358    0.0962     0.2219 f
  mem_resp_li[656] (net)                        1       2.5859              0.0000     0.2219 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2219 f
  uce_1__uce/mem_resp_i[86] (net)                       2.5859              0.0000     0.2219 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0358   -0.0005 &   0.2214 f
  uce_1__uce/U132/Q (AND2X1)                                      0.1449    0.1214 @   0.3428 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      41.8873              0.0000     0.3428 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3428 f
  data_mem_pkt_li[552] (net)                           41.8873              0.0000     0.3428 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3428 f
  core/data_mem_pkt_i[553] (net)                       41.8873              0.0000     0.3428 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3428 f
  core/be/data_mem_pkt_i[30] (net)                     41.8873              0.0000     0.3428 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3428 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              41.8873              0.0000     0.3428 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3428 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       41.8873              0.0000     0.3428 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1449   -0.0208 @   0.3220 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0364    0.0819     0.4040 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4048              0.0000     0.4040 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0364    0.0000 &   0.4040 f
  data arrival time                                                                    0.4040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  clock reconvergence pessimism                                             0.0000     0.3349
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3349 r
  library hold time                                                         0.0157     0.3505
  data required time                                                                   0.3505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3505
  data arrival time                                                                   -0.4040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0534


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[34] (net)                           2      90.0039              0.0000     0.1000 f
  U3325/IN1 (AO222X1)                                             0.0438    0.0037 @   0.1037 f
  U3325/Q (AO222X1)                                               0.0408    0.1086     0.2123 f
  mem_resp_li[34] (net)                         1       3.5756              0.0000     0.2123 f
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2123 f
  uce_0__uce/mem_resp_i[34] (net)                       3.5756              0.0000     0.2123 f
  uce_0__uce/U748/IN2 (AND2X1)                                    0.0408    0.0000 &   0.2124 f
  uce_0__uce/U748/Q (AND2X1)                                      0.0270    0.0554     0.2678 f
  uce_0__uce/tag_mem_pkt_o[21] (net)            1       2.3118              0.0000     0.2678 f
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.2678 f
  tag_mem_pkt_li[19] (net)                              2.3118              0.0000     0.2678 f
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.2678 f
  core/tag_mem_pkt_i[21] (net)                          2.3118              0.0000     0.2678 f
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.2678 f
  core/fe/tag_mem_pkt_i[21] (net)                       2.3118              0.0000     0.2678 f
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.2678 f
  core/fe/mem/tag_mem_pkt_i[21] (net)                   2.3118              0.0000     0.2678 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.2678 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)            2.3118              0.0000     0.2678 f
  core/fe/mem/icache/U1014/IN2 (AND2X2)                           0.0270    0.0000 &   0.2678 f
  core/fe/mem/icache/U1014/Q (AND2X2)                             0.0744    0.0940 @   0.3618 f
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   36.2903              0.0000     0.3618 f
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3618 f
  core/fe/mem/icache/tag_mem/data_i[142] (net)         36.2903              0.0000     0.3618 f
  core/fe/mem/icache/tag_mem/icc_place143/INP (NBUFFX2)           0.0745   -0.0178 @   0.3440 f
  core/fe/mem/icache/tag_mem/icc_place143/Z (NBUFFX2)             0.0252    0.0558     0.3998 f
  core/fe/mem/icache/tag_mem/n152 (net)         1       4.4482              0.0000     0.3998 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[235] (saed90_248x64_1P_bit)   0.0252   0.0000 *   0.3998 f d 
  data arrival time                                                                    0.3998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0537


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U45/IN2 (AND2X1)             0.1503    0.0030 @   0.3250 f
  core/be/be_mem/ptw/dcache_data_reg/U45/Q (AND2X1)               0.0414    0.0839     0.4089 f
  core/be/be_mem/ptw/dcache_data_reg/n70 (net)     1    6.7074              0.0000     0.4089 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_34_/D (DFFX1)     0.0414   -0.0040 &   0.4049 f
  data arrival time                                                                    0.4049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3371     0.3371
  clock reconvergence pessimism                                             0.0000     0.3371
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_34_/CLK (DFFX1)             0.0000     0.3371 r
  library hold time                                                         0.0139     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.4049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0539


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/cptr/reset_i (net)               206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3180    0.0231 @   0.3303 f
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0494    0.0509     0.3812 r
  core/fe_queue_fifo/cptr/n13 (net)             1       2.6497              0.0000     0.3812 r
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0494    0.0000 &   0.3812 r
  data arrival time                                                                    0.3812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3573     0.3573
  clock reconvergence pessimism                                             0.0000     0.3573
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3573 r
  library hold time                                                        -0.0302     0.3271
  data required time                                                                   0.3271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3271
  data arrival time                                                                   -0.3812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U43/IN2 (AND2X1)             0.1503    0.0029 @   0.3249 f
  core/be/be_mem/ptw/dcache_data_reg/U43/Q (AND2X1)               0.0395    0.0821     0.4070 f
  core/be/be_mem/ptw/dcache_data_reg/n74 (net)     1    5.8428              0.0000     0.4070 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_36_/D (DFFX1)     0.0395   -0.0013 &   0.4056 f
  data arrival time                                                                    0.4056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                             0.0000     0.3372
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_36_/CLK (DFFX1)             0.0000     0.3372 r
  library hold time                                                         0.0144     0.3515
  data required time                                                                   0.3515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3515
  data arrival time                                                                   -0.4056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      64.6239              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0280    0.0097 @   0.1097 f
  U3267/Q (AO222X1)                                               0.0935    0.1308     0.2405 f
  mem_resp_li[687] (net)                        1      22.2912              0.0000     0.2405 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2405 f
  uce_1__uce/mem_resp_i[117] (net)                     22.2912              0.0000     0.2405 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0935   -0.0182 &   0.2223 f
  uce_1__uce/U165/Q (AND2X1)                                      0.1117    0.1163 @   0.3386 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      31.3703              0.0000     0.3386 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3386 f
  data_mem_pkt_li[583] (net)                           31.3703              0.0000     0.3386 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3386 f
  core/data_mem_pkt_i[584] (net)                       31.3703              0.0000     0.3386 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3386 f
  core/be/data_mem_pkt_i[61] (net)                     31.3703              0.0000     0.3386 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3386 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              31.3703              0.0000     0.3386 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3386 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       31.3703              0.0000     0.3386 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1118   -0.0158 @   0.3229 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0356    0.0797     0.4025 f
  core/be/be_mem/dcache/n2258 (net)             1       3.2842              0.0000     0.4025 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0356   -0.0021 &   0.4004 f
  data arrival time                                                                    0.4004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                             0.0000     0.3314
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3314 r
  library hold time                                                         0.0148     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0542


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[34] (net)                           2      90.0039              0.0000     0.1000 f
  U3325/IN1 (AO222X1)                                             0.0438    0.0037 @   0.1037 f
  U3325/Q (AO222X1)                                               0.0408    0.1086     0.2123 f
  mem_resp_li[34] (net)                         1       3.5756              0.0000     0.2123 f
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2123 f
  uce_0__uce/mem_resp_i[34] (net)                       3.5756              0.0000     0.2123 f
  uce_0__uce/U748/IN2 (AND2X1)                                    0.0408    0.0000 &   0.2124 f
  uce_0__uce/U748/Q (AND2X1)                                      0.0270    0.0554     0.2678 f
  uce_0__uce/tag_mem_pkt_o[21] (net)            1       2.3118              0.0000     0.2678 f
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.2678 f
  tag_mem_pkt_li[19] (net)                              2.3118              0.0000     0.2678 f
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.2678 f
  core/tag_mem_pkt_i[21] (net)                          2.3118              0.0000     0.2678 f
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.2678 f
  core/fe/tag_mem_pkt_i[21] (net)                       2.3118              0.0000     0.2678 f
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.2678 f
  core/fe/mem/tag_mem_pkt_i[21] (net)                   2.3118              0.0000     0.2678 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.2678 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)            2.3118              0.0000     0.2678 f
  core/fe/mem/icache/U1014/IN2 (AND2X2)                           0.0270    0.0000 &   0.2678 f
  core/fe/mem/icache/U1014/Q (AND2X2)                             0.0744    0.0940 @   0.3618 f
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   36.2903              0.0000     0.3618 f
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3618 f
  core/fe/mem/icache/tag_mem/data_i[142] (net)         36.2903              0.0000     0.3618 f
  core/fe/mem/icache/tag_mem/icc_place4/INP (NBUFFX2)             0.0745   -0.0178 @   0.3440 f
  core/fe/mem/icache/tag_mem/icc_place4/Z (NBUFFX2)               0.0266    0.0569     0.4008 f
  core/fe/mem/icache/tag_mem/n5 (net)           2       5.4742              0.0000     0.4008 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)   0.0266  -0.0005 &   0.4004 f d 
  data arrival time                                                                    0.4004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0542


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2     179.5844              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.1789    0.0210 @   0.1210 f
  U3223/Q (AO222X1)                                               0.0400    0.0923     0.2133 f
  mem_resp_li[647] (net)                        1       2.6115              0.0000     0.2133 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2133 f
  uce_1__uce/mem_resp_i[77] (net)                       2.6115              0.0000     0.2133 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.0400    0.0000 &   0.2133 f
  uce_1__uce/U122/Q (AND2X1)                                      0.1492    0.1234 @   0.3368 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      42.7066              0.0000     0.3368 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3368 f
  data_mem_pkt_li[543] (net)                           42.7066              0.0000     0.3368 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3368 f
  core/data_mem_pkt_i[544] (net)                       42.7066              0.0000     0.3368 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3368 f
  core/be/data_mem_pkt_i[21] (net)                     42.7066              0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3368 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              42.7066              0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3368 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       42.7066              0.0000     0.3368 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.1492   -0.0138 @   0.3230 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0368    0.0821     0.4051 f
  core/be/be_mem/dcache/n2298 (net)             1       2.2813              0.0000     0.4051 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0368    0.0000 &   0.4051 f
  data arrival time                                                                    0.4051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3354     0.3354
  clock reconvergence pessimism                                             0.0000     0.3354
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3354 r
  library hold time                                                         0.0155     0.3509
  data required time                                                                   0.3509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3509
  data arrival time                                                                   -0.4051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0542


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[116] (net)                         2     165.9006              0.0000     0.1000 r
  U3420/IN5 (AO222X1)                                             0.1751    0.0420 @   0.1420 r
  U3420/Q (AO222X1)                                               0.0755    0.1147     0.2567 r
  mem_resp_li[116] (net)                        1      15.9903              0.0000     0.2567 r
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2567 r
  uce_0__uce/mem_resp_i[116] (net)                     15.9903              0.0000     0.2567 r
  uce_0__uce/U217/IN2 (AND2X1)                                    0.0755   -0.0205 &   0.2362 r
  uce_0__uce/U217/Q (AND2X1)                                      0.0628    0.0781     0.3144 r
  uce_0__uce/data_mem_pkt_o[60] (net)           3      13.7550              0.0000     0.3144 r
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.3144 r
  data_mem_pkt_li[59] (net)                            13.7550              0.0000     0.3144 r
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.3144 r
  core/data_mem_pkt_i[60] (net)                        13.7550              0.0000     0.3144 r
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.3144 r
  core/fe/data_mem_pkt_i[60] (net)                     13.7550              0.0000     0.3144 r
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.3144 r
  core/fe/mem/data_mem_pkt_i[60] (net)                 13.7550              0.0000     0.3144 r
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.3144 r
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          13.7550              0.0000     0.3144 r
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.0628   -0.0046 &   0.3098 r
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0346    0.0775     0.3873 r
  core/fe/mem/icache/n552 (net)                 1       2.7032              0.0000     0.3873 r
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0346    0.0000 &   0.3873 r
  data arrival time                                                                    0.3873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0255     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.3873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0542


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2      82.6785              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0425    0.0175 @   0.1175 r
  U3207/Q (AO222X1)                                               0.0410    0.0708     0.1883 r
  mem_resp_li[633] (net)                        1       5.2995              0.0000     0.1883 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1883 r
  uce_1__uce/mem_resp_i[63] (net)                       5.2995              0.0000     0.1883 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0410   -0.0017 &   0.1866 r
  uce_1__uce/U107/Q (AND2X1)                                      0.1045    0.0953     0.2819 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      29.0104              0.0000     0.2819 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2819 r
  data_mem_pkt_li[529] (net)                           29.0104              0.0000     0.2819 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2819 r
  core/data_mem_pkt_i[530] (net)                       29.0104              0.0000     0.2819 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2819 r
  core/be/data_mem_pkt_i[7] (net)                      29.0104              0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               29.0104              0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        29.0104              0.0000     0.2819 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.1045   -0.0095 &   0.2724 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0376    0.0879     0.3603 r
  core/be/be_mem/dcache/n2312 (net)             1       3.2597              0.0000     0.3603 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0376    0.0000 &   0.3603 r
  data arrival time                                                                    0.3603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3323 r
  library hold time                                                        -0.0264     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.3603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3180    0.0228 @   0.3300 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0499    0.0509     0.3809 r
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      2.6456              0.0000     0.3809 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0499    0.0000 &   0.3809 r
  data arrival time                                                                    0.3809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.3565 r
  library hold time                                                        -0.0303     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.3809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0547


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[19] (net)                           2      12.4484              0.0000     0.1000 f
  U3306/IN1 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3306/Q (AO222X1)                                               0.0397    0.0996     0.1999 f
  mem_resp_li[19] (net)                         1       3.1631              0.0000     0.1999 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                                   0.0000     0.1999 f
  uce_0__uce/mem_resp_i[19] (net)                       3.1631              0.0000     0.1999 f
  uce_0__uce/U733/IN2 (AND2X1)                                    0.0397    0.0000 &   0.2000 f
  uce_0__uce/U733/Q (AND2X1)                                      0.0263    0.0547     0.2547 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1       2.0996              0.0000     0.2547 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                                 0.0000     0.2547 f
  tag_mem_pkt_li[4] (net)                               2.0996              0.0000     0.2547 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                              0.0000     0.2547 f
  core/tag_mem_pkt_i[6] (net)                           2.0996              0.0000     0.2547 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                                 0.0000     0.2547 f
  core/fe/tag_mem_pkt_i[6] (net)                        2.0996              0.0000     0.2547 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                             0.0000     0.2547 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                    2.0996              0.0000     0.2547 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)                   0.0000     0.2547 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)             2.0996              0.0000     0.2547 f
  core/fe/mem/icache/U999/IN2 (AND2X2)                            0.0263    0.0000 &   0.2547 f
  core/fe/mem/icache/U999/Q (AND2X2)                              0.0835    0.0951 @   0.3498 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     3    38.3194              0.0000     0.3498 f
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3498 f
  core/fe/mem/icache/tag_mem/data_i[127] (net)         38.3194              0.0000     0.3498 f
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX2)            0.0839   -0.0073 @   0.3424 f
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX2)              0.0277    0.0586     0.4010 f
  core/fe/mem/icache/tag_mem/n31 (net)          2       5.8151              0.0000     0.4010 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)   0.0277   0.0001 &   0.4011 f d 
  data arrival time                                                                    0.4011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0549


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      68.6849              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0317    0.0117 @   0.1117 f
  U3213/Q (AO222X1)                                               0.0351    0.0911     0.2028 f
  mem_resp_li[638] (net)                        1       2.6202              0.0000     0.2028 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2028 f
  uce_1__uce/mem_resp_i[68] (net)                       2.6202              0.0000     0.2028 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0351    0.0000 &   0.2028 f
  uce_1__uce/U112/Q (AND2X1)                                      0.1342    0.1155 @   0.3183 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      38.3117              0.0000     0.3183 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.3183 f
  data_mem_pkt_li[534] (net)                           38.3117              0.0000     0.3183 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.3183 f
  core/data_mem_pkt_i[535] (net)                       38.3117              0.0000     0.3183 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.3183 f
  core/be/data_mem_pkt_i[12] (net)                     38.3117              0.0000     0.3183 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.3183 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              38.3117              0.0000     0.3183 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.3183 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       38.3117              0.0000     0.3183 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1342   -0.0001 @   0.3182 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0388    0.0823     0.4006 f
  core/be/be_mem/dcache/n2307 (net)             1       3.0702              0.0000     0.4006 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0388    0.0000 &   0.4006 f
  data arrival time                                                                    0.4006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3306     0.3306
  clock reconvergence pessimism                                             0.0000     0.3306
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3306 r
  library hold time                                                         0.0150     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.4006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0550


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2     114.0837              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0834    0.0301 @   0.1301 f
  U3263/Q (AO222X1)                                               0.0488    0.1088     0.2389 f
  mem_resp_li[683] (net)                        1       6.3754              0.0000     0.2389 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2389 f
  uce_1__uce/mem_resp_i[113] (net)                      6.3754              0.0000     0.2389 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0488   -0.0046 &   0.2342 f
  uce_1__uce/U161/Q (AND2X1)                                      0.0906    0.0964     0.3306 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      24.3420              0.0000     0.3306 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3306 f
  data_mem_pkt_li[579] (net)                           24.3420              0.0000     0.3306 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3306 f
  core/data_mem_pkt_i[580] (net)                       24.3420              0.0000     0.3306 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3306 f
  core/be/data_mem_pkt_i[57] (net)                     24.3420              0.0000     0.3306 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3306 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              24.3420              0.0000     0.3306 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3306 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       24.3420              0.0000     0.3306 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0906   -0.0024 &   0.3282 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0328    0.0740     0.4022 f
  core/be/be_mem/dcache/n2262 (net)             1       2.2620              0.0000     0.4022 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0328    0.0000 &   0.4022 f
  data arrival time                                                                    0.4022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  clock reconvergence pessimism                                             0.0000     0.3316
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3316 r
  library hold time                                                         0.0155     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.4022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0551


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3072 f
  core/fe_queue_fifo/wptr/reset_i (net)               206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3180    0.0229 @   0.3301 f
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0506    0.0509     0.3810 r
  core/fe_queue_fifo/wptr/n10 (net)             1       2.6492              0.0000     0.3810 r
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0506    0.0000 &   0.3810 r
  data arrival time                                                                    0.3810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3564     0.3564
  clock reconvergence pessimism                                             0.0000     0.3564
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3564 r
  library hold time                                                        -0.0305     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.3810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0552


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[99] (net)                          2     149.7061              0.0000     0.1000 r
  U3402/IN5 (AO222X1)                                             0.1447    0.0354 @   0.1354 r
  U3402/Q (AO222X1)                                               0.0651    0.1048     0.2403 r
  mem_resp_li[99] (net)                         1      12.8002              0.0000     0.2403 r
  uce_0__uce/mem_resp_i[99] (bp_uce_02_2)                                   0.0000     0.2403 r
  uce_0__uce/mem_resp_i[99] (net)                      12.8002              0.0000     0.2403 r
  uce_0__uce/U198/IN2 (AND2X1)                                    0.0651   -0.0089 &   0.2314 r
  uce_0__uce/U198/Q (AND2X1)                                      0.0831    0.0876     0.3190 r
  uce_0__uce/data_mem_pkt_o[43] (net)           3      21.2685              0.0000     0.3190 r
  uce_0__uce/data_mem_pkt_o[43] (bp_uce_02_2)                               0.0000     0.3190 r
  data_mem_pkt_li[42] (net)                            21.2685              0.0000     0.3190 r
  core/data_mem_pkt_i[43] (bp_core_minimal_02_0)                            0.0000     0.3190 r
  core/data_mem_pkt_i[43] (net)                        21.2685              0.0000     0.3190 r
  core/fe/data_mem_pkt_i[43] (bp_fe_top_02_0)                               0.0000     0.3190 r
  core/fe/data_mem_pkt_i[43] (net)                     21.2685              0.0000     0.3190 r
  core/fe/mem/data_mem_pkt_i[43] (bp_fe_mem_02_0)                           0.0000     0.3190 r
  core/fe/mem/data_mem_pkt_i[43] (net)                 21.2685              0.0000     0.3190 r
  core/fe/mem/icache/data_mem_pkt_i[43] (bp_fe_icache_02_0)                 0.0000     0.3190 r
  core/fe/mem/icache/data_mem_pkt_i[43] (net)          21.2685              0.0000     0.3190 r
  core/fe/mem/icache/U1519/IN1 (MUX21X1)                          0.0831   -0.0051 &   0.3139 r
  core/fe/mem/icache/U1519/Q (MUX21X1)                            0.0341    0.0813     0.3952 r
  core/fe/mem/icache/n535 (net)                 1       2.3501              0.0000     0.3952 r
  core/fe/mem/icache/uncached_load_data_r_reg_41_/D (DFFX1)       0.0341    0.0000 &   0.3952 r
  data arrival time                                                                    0.3952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  clock reconvergence pessimism                                             0.0000     0.3648
  core/fe/mem/icache/uncached_load_data_r_reg_41_/CLK (DFFX1)               0.0000     0.3648 r
  library hold time                                                        -0.0252     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.3952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0556


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2     118.9926              0.0000     0.1000 r
  U3377/IN5 (AO222X1)                                             0.0897    0.0259 @   0.1259 r
  U3377/Q (AO222X1)                                               0.0572    0.0903     0.2162 r
  mem_resp_li[80] (net)                         1      10.3679              0.0000     0.2162 r
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2162 r
  uce_0__uce/mem_resp_i[80] (net)                      10.3679              0.0000     0.2162 r
  uce_0__uce/U178/IN2 (AND2X1)                                    0.0572   -0.0013 &   0.2148 r
  uce_0__uce/U178/Q (AND2X1)                                      0.0920    0.0912     0.3061 r
  uce_0__uce/data_mem_pkt_o[24] (net)           3      24.5367              0.0000     0.3061 r
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.3061 r
  data_mem_pkt_li[23] (net)                            24.5367              0.0000     0.3061 r
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.3061 r
  core/data_mem_pkt_i[24] (net)                        24.5367              0.0000     0.3061 r
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.3061 r
  core/fe/data_mem_pkt_i[24] (net)                     24.5367              0.0000     0.3061 r
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.3061 r
  core/fe/mem/data_mem_pkt_i[24] (net)                 24.5367              0.0000     0.3061 r
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.3061 r
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          24.5367              0.0000     0.3061 r
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.0920   -0.0012 &   0.3049 r
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0344    0.0834     0.3883 r
  core/fe/mem/icache/n516 (net)                 1       2.4306              0.0000     0.3883 r
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0344   -0.0002 &   0.3881 r
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                             0.0000     0.3578
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.3578 r
  library hold time                                                        -0.0255     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0557


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3180    0.0228 @   0.3300 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0507    0.0517     0.3817 r
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.7616              0.0000     0.3817 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0507    0.0000 &   0.3817 r
  data arrival time                                                                    0.3817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.3565 r
  library hold time                                                        -0.0306     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.3817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U42/IN2 (AND2X1)             0.1503    0.0030 @   0.3250 f
  core/be/be_mem/ptw/dcache_data_reg/U42/Q (AND2X1)               0.0392    0.0824     0.4074 f
  core/be/be_mem/ptw/dcache_data_reg/n76 (net)     1    5.9795              0.0000     0.4074 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_37_/D (DFFX1)     0.0392    0.0001 &   0.4075 f
  data arrival time                                                                    0.4075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                             0.0000     0.3372
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_37_/CLK (DFFX1)             0.0000     0.3372 r
  library hold time                                                         0.0144     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.4075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[18] (net)                          2      85.7653              0.0000     0.1000 f
  U3305/IN5 (AO222X1)                                             0.0426    0.0153 @   0.1153 f
  U3305/Q (AO222X1)                                               0.0361    0.0666     0.1819 f
  mem_resp_li[18] (net)                         1       3.2663              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (net)                       3.2663              0.0000     0.1819 f
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0361   -0.0006 &   0.1812 f
  uce_0__uce/U732/Q (AND2X1)                                      0.0254    0.0533     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8197              0.0000     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2345 f
  tag_mem_pkt_li[3] (net)                               1.8197              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (net)                           1.8197              0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (net)                        1.8197              0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8197              0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8197              0.0000     0.2345 f
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0254    0.0000 &   0.2345 f
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0623    0.0860 @   0.3206 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/icc_place153/INP (NBUFFX8)           0.0624    0.0003 @   0.3209 f
  core/fe/mem/icache/tag_mem/icc_place153/Z (NBUFFX8)             0.0385    0.0795     0.4004 f
  core/fe/mem/icache/tag_mem/n162 (net)         2      29.8480              0.0000     0.4004 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)   0.0385   0.0016 *   0.4020 f d 
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[18] (net)                          2      85.7653              0.0000     0.1000 f
  U3305/IN5 (AO222X1)                                             0.0426    0.0153 @   0.1153 f
  U3305/Q (AO222X1)                                               0.0361    0.0666     0.1819 f
  mem_resp_li[18] (net)                         1       3.2663              0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1819 f
  uce_0__uce/mem_resp_i[18] (net)                       3.2663              0.0000     0.1819 f
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0361   -0.0006 &   0.1812 f
  uce_0__uce/U732/Q (AND2X1)                                      0.0254    0.0533     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8197              0.0000     0.2345 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2345 f
  tag_mem_pkt_li[3] (net)                               1.8197              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2345 f
  core/tag_mem_pkt_i[5] (net)                           1.8197              0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2345 f
  core/fe/tag_mem_pkt_i[5] (net)                        1.8197              0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2345 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8197              0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2345 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8197              0.0000     0.2345 f
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0254    0.0000 &   0.2345 f
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0623    0.0860 @   0.3206 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3206 f
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.4733              0.0000     0.3206 f
  core/fe/mem/icache/tag_mem/icc_place153/INP (NBUFFX8)           0.0624    0.0003 @   0.3209 f
  core/fe/mem/icache/tag_mem/icc_place153/Z (NBUFFX8)             0.0385    0.0795     0.4004 f
  core/fe/mem/icache/tag_mem/n162 (net)         2      29.8480              0.0000     0.4004 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)   0.0385   0.0018 *   0.4022 f d 
  data arrival time                                                                    0.4022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0560


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      93.0443              0.0000     0.1000 r
  U3352/IN1 (AO222X1)                                             0.0557    0.0173 @   0.1173 r
  U3352/Q (AO222X1)                                               0.0463    0.1237     0.2410 r
  mem_resp_li[58] (net)                         1       7.0377              0.0000     0.2410 r
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2410 r
  uce_0__uce/mem_resp_i[58] (net)                       7.0377              0.0000     0.2410 r
  uce_0__uce/U153/IN2 (AND2X1)                                    0.0463   -0.0024 &   0.2386 r
  uce_0__uce/U153/Q (AND2X1)                                      0.0713    0.0793     0.3179 r
  uce_0__uce/data_mem_pkt_o[2] (net)            3      17.0854              0.0000     0.3179 r
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3179 r
  data_mem_pkt_li[1] (net)                             17.0854              0.0000     0.3179 r
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3179 r
  core/data_mem_pkt_i[2] (net)                         17.0854              0.0000     0.3179 r
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3179 r
  core/fe/data_mem_pkt_i[2] (net)                      17.0854              0.0000     0.3179 r
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3179 r
  core/fe/mem/data_mem_pkt_i[2] (net)                  17.0854              0.0000     0.3179 r
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3179 r
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           17.0854              0.0000     0.3179 r
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.0713   -0.0075 &   0.3104 r
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0343    0.0789     0.3893 r
  core/fe/mem/icache/n494 (net)                 1       2.4834              0.0000     0.3893 r
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0343    0.0000 &   0.3893 r
  data arrival time                                                                    0.3893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3587 r
  library hold time                                                        -0.0255     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0561


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3180    0.0224 @   0.3296 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0490    0.0491     0.3787 r
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.3999              0.0000     0.3787 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0490    0.0000 &   0.3787 r
  data arrival time                                                                    0.3787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.3526 r
  library hold time                                                        -0.0301     0.3226
  data required time                                                                   0.3226
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3226
  data arrival time                                                                   -0.3787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0562


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2      83.1955              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0458    0.0145 @   0.1145 r
  U3258/Q (AO222X1)                                               0.0441    0.0736     0.1882 r
  mem_resp_li[678] (net)                        1       6.3405              0.0000     0.1882 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.1882 r
  uce_1__uce/mem_resp_i[108] (net)                      6.3405              0.0000     0.1882 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0441    0.0001 &   0.1883 r
  uce_1__uce/U156/Q (AND2X1)                                      0.0910    0.0891     0.2774 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      24.2405              0.0000     0.2774 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2774 r
  data_mem_pkt_li[574] (net)                           24.2405              0.0000     0.2774 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2774 r
  core/data_mem_pkt_i[575] (net)                       24.2405              0.0000     0.2774 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2774 r
  core/be/data_mem_pkt_i[52] (net)                     24.2405              0.0000     0.2774 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2774 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              24.2405              0.0000     0.2774 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2774 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       24.2405              0.0000     0.2774 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.0910    0.0009 &   0.2784 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0351    0.0837     0.3621 r
  core/be/be_mem/dcache/n2267 (net)             1       2.6857              0.0000     0.3621 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0351    0.0000 &   0.3621 r
  data arrival time                                                                    0.3621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  clock reconvergence pessimism                                             0.0000     0.3314
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3314 r
  library hold time                                                        -0.0256     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.3621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0562


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2     114.8637              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0863    0.0352 @   0.1352 f
  U3220/Q (AO222X1)                                               0.0363    0.0776     0.2129 f
  mem_resp_li[644] (net)                        1       2.6601              0.0000     0.2129 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2129 f
  uce_1__uce/mem_resp_i[74] (net)                       2.6601              0.0000     0.2129 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.0363   -0.0006 &   0.2122 f
  uce_1__uce/U119/Q (AND2X1)                                      0.1495    0.1237 @   0.3360 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      43.2835              0.0000     0.3360 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3360 f
  data_mem_pkt_li[540] (net)                           43.2835              0.0000     0.3360 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3360 f
  core/data_mem_pkt_i[541] (net)                       43.2835              0.0000     0.3360 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3360 f
  core/be/data_mem_pkt_i[18] (net)                     43.2835              0.0000     0.3360 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3360 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              43.2835              0.0000     0.3360 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3360 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       43.2835              0.0000     0.3360 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.1495   -0.0127 @   0.3232 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0366    0.0825     0.4057 f
  core/be/be_mem/dcache/n2301 (net)             1       2.4205              0.0000     0.4057 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0366    0.0000 &   0.4057 f
  data arrival time                                                                    0.4057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  clock reconvergence pessimism                                             0.0000     0.3339
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3339 r
  library hold time                                                         0.0156     0.3495
  data required time                                                                   0.3495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3495
  data arrival time                                                                   -0.4057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0562


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2     114.8637              0.0000     0.1000 f
  U3371/IN1 (AO222X1)                                             0.0863    0.0352 @   0.1352 f
  U3371/Q (AO222X1)                                               0.0855    0.1517     0.2869 f
  mem_resp_li[74] (net)                         1      20.6828              0.0000     0.2869 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2869 f
  uce_0__uce/mem_resp_i[74] (net)                      20.6828              0.0000     0.2869 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0855   -0.0064 &   0.2805 f
  uce_0__uce/U170/Q (AND2X1)                                      0.0598    0.0855     0.3660 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3      13.3135              0.0000     0.3660 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.3660 f
  data_mem_pkt_li[17] (net)                            13.3135              0.0000     0.3660 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.3660 f
  core/data_mem_pkt_i[18] (net)                        13.3135              0.0000     0.3660 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.3660 f
  core/fe/data_mem_pkt_i[18] (net)                     13.3135              0.0000     0.3660 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.3660 f
  core/fe/mem/data_mem_pkt_i[18] (net)                 13.3135              0.0000     0.3660 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.3660 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)          13.3135              0.0000     0.3660 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.0598    0.0002 &   0.3662 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0357    0.0695     0.4357 f
  core/fe/mem/icache/n510 (net)                 1       2.4965              0.0000     0.4357 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0357    0.0000 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.3650 r
  library hold time                                                         0.0143     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0564


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2     102.6737              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0694    0.0247 @   0.1247 f
  U3210/Q (AO222X1)                                               0.0330    0.0964     0.2211 f
  mem_resp_li[636] (net)                        1       2.2271              0.0000     0.2211 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2211 f
  uce_1__uce/mem_resp_i[66] (net)                       2.2271              0.0000     0.2211 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0330    0.0000 &   0.2211 f
  uce_1__uce/U110/Q (AND2X1)                                      0.1333    0.1147 @   0.3359 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      38.1255              0.0000     0.3359 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3359 f
  data_mem_pkt_li[532] (net)                           38.1255              0.0000     0.3359 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3359 f
  core/data_mem_pkt_i[533] (net)                       38.1255              0.0000     0.3359 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3359 f
  core/be/data_mem_pkt_i[10] (net)                     38.1255              0.0000     0.3359 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3359 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              38.1255              0.0000     0.3359 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3359 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       38.1255              0.0000     0.3359 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1333   -0.0182 @   0.3176 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0366    0.0804     0.3981 f
  core/be/be_mem/dcache/n2309 (net)             1       2.3005              0.0000     0.3981 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0366    0.0000 &   0.3981 f
  data arrival time                                                                    0.3981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3271     0.3271
  clock reconvergence pessimism                                             0.0000     0.3271
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3271 r
  library hold time                                                         0.0145     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2      85.5810              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0480    0.0108 @   0.1108 r
  U3219/Q (AO222X1)                                               0.0420    0.0728     0.1836 r
  mem_resp_li[643] (net)                        1       5.6332              0.0000     0.1836 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1836 r
  uce_1__uce/mem_resp_i[73] (net)                       5.6332              0.0000     0.1836 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0420   -0.0023 &   0.1813 r
  uce_1__uce/U118/Q (AND2X1)                                      0.1329    0.1073 @   0.2886 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      38.0300              0.0000     0.2886 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2886 r
  data_mem_pkt_li[539] (net)                           38.0300              0.0000     0.2886 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2886 r
  core/data_mem_pkt_i[540] (net)                       38.0300              0.0000     0.2886 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2886 r
  core/be/data_mem_pkt_i[17] (net)                     38.0300              0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              38.0300              0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       38.0300              0.0000     0.2886 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1330   -0.0173 @   0.2712 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0351    0.0923     0.3636 r
  core/be/be_mem/dcache/n2302 (net)             1       2.4889              0.0000     0.3636 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0351    0.0000 &   0.3636 r
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3327     0.3327
  clock reconvergence pessimism                                             0.0000     0.3327
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3327 r
  library hold time                                                        -0.0256     0.3071
  data required time                                                                   0.3071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3071
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[16] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[16] (net)                           2      39.1827              0.0000     0.1000 r
  U3303/IN1 (AO222X1)                                             0.0093    0.0038 @   0.1038 r
  U3303/Q (AO222X1)                                               0.0331    0.1035     0.2073 r
  mem_resp_li[16] (net)                         1       2.6143              0.0000     0.2073 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.2073 r
  uce_0__uce/mem_resp_i[16] (net)                       2.6143              0.0000     0.2073 r
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0331    0.0000 &   0.2073 r
  uce_0__uce/U730/Q (AND2X1)                                      0.0373    0.0584     0.2657 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.0857              0.0000     0.2657 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2657 r
  tag_mem_pkt_li[1] (net)                               5.0857              0.0000     0.2657 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2657 r
  core/tag_mem_pkt_i[3] (net)                           5.0857              0.0000     0.2657 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2657 r
  core/fe/tag_mem_pkt_i[3] (net)                        5.0857              0.0000     0.2657 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2657 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.0857              0.0000     0.2657 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2657 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.0857              0.0000     0.2657 r
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0373   -0.0064 &   0.2594 r
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0643    0.0860 @   0.3454 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    26.1301              0.0000     0.3454 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3454 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)         26.1301              0.0000     0.3454 r
  core/fe/mem/icache/tag_mem/icc_place18/INP (NBUFFX2)            0.0643   -0.0022 @   0.3432 r
  core/fe/mem/icache/tag_mem/icc_place18/Z (NBUFFX2)              0.0316    0.0604     0.4036 r
  core/fe/mem/icache/tag_mem/n19 (net)          2       7.6876              0.0000     0.4036 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)   0.0316  -0.0009 &   0.4027 r d 
  data arrival time                                                                    0.4027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2     134.7274              0.0000     0.1000 f
  U3371/IN3 (AO222X1)                                             0.1205    0.0497 @   0.1497 f
  U3371/Q (AO222X1)                                               0.0855    0.1375     0.2872 f
  mem_resp_li[74] (net)                         1      20.6828              0.0000     0.2872 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2872 f
  uce_0__uce/mem_resp_i[74] (net)                      20.6828              0.0000     0.2872 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0855   -0.0064 &   0.2809 f
  uce_0__uce/U170/Q (AND2X1)                                      0.0598    0.0855     0.3663 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3      13.3135              0.0000     0.3663 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.3663 f
  data_mem_pkt_li[17] (net)                            13.3135              0.0000     0.3663 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.3663 f
  core/data_mem_pkt_i[18] (net)                        13.3135              0.0000     0.3663 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.3663 f
  core/fe/data_mem_pkt_i[18] (net)                     13.3135              0.0000     0.3663 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.3663 f
  core/fe/mem/data_mem_pkt_i[18] (net)                 13.3135              0.0000     0.3663 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.3663 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)          13.3135              0.0000     0.3663 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.0598    0.0002 &   0.3665 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0357    0.0695     0.4360 f
  core/fe/mem/icache/n510 (net)                 1       2.4965              0.0000     0.4360 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0357    0.0000 &   0.4361 f
  data arrival time                                                                    0.4361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  clock reconvergence pessimism                                             0.0000     0.3650
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.3650 r
  library hold time                                                         0.0143     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.4361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0568


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      86.5341              0.0000     0.1000 f
  U3382/IN1 (AO222X1)                                             0.0490    0.0159 @   0.1159 f
  U3382/Q (AO222X1)                                               0.0761    0.1399     0.2558 f
  mem_resp_li[83] (net)                         1      17.3634              0.0000     0.2558 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2558 f
  uce_0__uce/mem_resp_i[83] (net)                      17.3634              0.0000     0.2558 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.0761   -0.0007 &   0.2551 f
  uce_0__uce/U181/Q (AND2X1)                                      0.1076    0.1113 @   0.3664 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3      30.1501              0.0000     0.3664 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.3664 f
  data_mem_pkt_li[26] (net)                            30.1501              0.0000     0.3664 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.3664 f
  core/data_mem_pkt_i[27] (net)                        30.1501              0.0000     0.3664 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.3664 f
  core/fe/data_mem_pkt_i[27] (net)                     30.1501              0.0000     0.3664 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.3664 f
  core/fe/mem/data_mem_pkt_i[27] (net)                 30.1501              0.0000     0.3664 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.3664 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)          30.1501              0.0000     0.3664 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.1077   -0.0148 @   0.3515 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0381    0.0782     0.4297 f
  core/fe/mem/icache/n519 (net)                 1       2.9373              0.0000     0.4297 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0381    0.0000 &   0.4298 f
  data arrival time                                                                    0.4298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3581     0.3581
  clock reconvergence pessimism                                             0.0000     0.3581
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.3581 r
  library hold time                                                         0.0148     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0569


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN8 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN7 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN18 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (net)                      31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/U5/IN1 (NOR2X1)                           0.0697    0.0008 &   0.2633 r
  core/be/be_mem/dcache/U5/QN (NOR2X1)                            0.1008    0.0721     0.3354 f
  core/be/be_mem/dcache/n596 (net)              5      18.0810              0.0000     0.3354 f
  core/be/be_mem/dcache/U232/IN1 (NAND3X0)                        0.1008   -0.0043 &   0.3311 f
  core/be/be_mem/dcache/U232/QN (NAND3X0)                         0.0549    0.0379     0.3690 r
  core/be/be_mem/dcache/n169 (net)              1       2.2793              0.0000     0.3690 r
  core/be/be_mem/dcache/U233/IN2 (NAND2X0)                        0.0549    0.0000 &   0.3690 r
  core/be/be_mem/dcache/U233/QN (NAND2X0)                         0.0515    0.0370     0.4060 f
  core/be/be_mem/dcache/n1736 (net)             1       2.6836              0.0000     0.4060 f
  core/be/be_mem/dcache/uncached_load_data_v_r_reg/D (DFFX1)      0.0515    0.0000 &   0.4060 f
  data arrival time                                                                    0.4060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  clock reconvergence pessimism                                             0.0000     0.3373
  core/be/be_mem/dcache/uncached_load_data_v_r_reg/CLK (DFFX1)              0.0000     0.3373 r
  library hold time                                                         0.0115     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.4060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0572


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2     115.6111              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0785    0.0155 @   0.1155 f
  U3217/Q (AO222X1)                                               0.0479    0.1063     0.2218 f
  mem_resp_li[642] (net)                        1       5.6623              0.0000     0.2218 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2218 f
  uce_1__uce/mem_resp_i[72] (net)                       5.6623              0.0000     0.2218 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.0479   -0.0028 &   0.2190 f
  uce_1__uce/U117/Q (AND2X1)                                      0.1418    0.1211 @   0.3400 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      40.1442              0.0000     0.3400 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3400 f
  data_mem_pkt_li[538] (net)                           40.1442              0.0000     0.3400 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3400 f
  core/data_mem_pkt_i[539] (net)                       40.1442              0.0000     0.3400 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3400 f
  core/be/data_mem_pkt_i[16] (net)                     40.1442              0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3400 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              40.1442              0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3400 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       40.1442              0.0000     0.3400 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.1418   -0.0188 @   0.3212 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0373    0.0817     0.4030 f
  core/be/be_mem/dcache/n2303 (net)             1       2.4528              0.0000     0.4030 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0373    0.0000 &   0.4030 f
  data arrival time                                                                    0.4030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3303     0.3303
  clock reconvergence pessimism                                             0.0000     0.3303
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3303 r
  library hold time                                                         0.0154     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.4030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0573


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      12.7284              0.0000     0.1000 r
  U3306/IN1 (AO222X1)                                             0.0009    0.0004 @   0.1004 r
  U3306/Q (AO222X1)                                               0.0389    0.1031     0.2035 r
  mem_resp_li[19] (net)                         1       3.1679              0.0000     0.2035 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                                   0.0000     0.2035 r
  uce_0__uce/mem_resp_i[19] (net)                       3.1679              0.0000     0.2035 r
  uce_0__uce/U733/IN2 (AND2X1)                                    0.0389    0.0000 &   0.2035 r
  uce_0__uce/U733/Q (AND2X1)                                      0.0288    0.0535     0.2570 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1       2.0821              0.0000     0.2570 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                                 0.0000     0.2570 r
  tag_mem_pkt_li[4] (net)                               2.0821              0.0000     0.2570 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                              0.0000     0.2570 r
  core/tag_mem_pkt_i[6] (net)                           2.0821              0.0000     0.2570 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                                 0.0000     0.2570 r
  core/fe/tag_mem_pkt_i[6] (net)                        2.0821              0.0000     0.2570 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                             0.0000     0.2570 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                    2.0821              0.0000     0.2570 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)                   0.0000     0.2570 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)             2.0821              0.0000     0.2570 r
  core/fe/mem/icache/U999/IN2 (AND2X2)                            0.0288    0.0000 &   0.2570 r
  core/fe/mem/icache/U999/Q (AND2X2)                              0.0871    0.0933 @   0.3503 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     3    38.8344              0.0000     0.3503 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3503 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)         38.8344              0.0000     0.3503 r
  core/fe/mem/icache/tag_mem/icc_place119/INP (NBUFFX2)           0.0874   -0.0085 @   0.3418 r
  core/fe/mem/icache/tag_mem/icc_place119/Z (NBUFFX2)             0.0286    0.0616     0.4035 r
  core/fe/mem/icache/tag_mem/n126 (net)         1       4.2197              0.0000     0.4035 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)   0.0286   0.0000 *   0.4035 r d 
  data arrival time                                                                    0.4035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0573


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN37 (net)                                     352.9071              0.0000     0.1000 r
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN28 (net)                                  352.9071              0.0000     0.1000 r
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN33 (net)                           352.9071              0.0000     0.1000 r
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1545    0.0671 @   0.1671 r
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0551    0.0325     0.1996 f
  core/be/be_mem/n80 (net)                      1       2.1256              0.0000     0.1996 f
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0551   -0.0005 &   0.1992 f
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1503    0.1228 @   0.3220 f
  core/be/be_mem/n6 (net)                      36      93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (bp_be_ptw_02_64_3_0)                          0.0000     0.3220 f
  core/be/be_mem/ptw/reset_i (net)                     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)     93.7018              0.0000     0.3220 f
  core/be/be_mem/ptw/dcache_data_reg/U49/IN2 (AND2X1)             0.1503    0.0034 @   0.3254 f
  core/be/be_mem/ptw/dcache_data_reg/U49/Q (AND2X1)               0.0464    0.0852     0.4107 f
  core/be/be_mem/ptw/dcache_data_reg/n62 (net)     1    7.3418              0.0000     0.4107 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_30_/D (DFFX1)     0.0464   -0.0034 &   0.4072 f
  data arrival time                                                                    0.4072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                             0.0000     0.3372
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_30_/CLK (DFFX1)             0.0000     0.3372 r
  library hold time                                                         0.0127     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.4072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0573


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2     149.6185              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.1356    0.0306 @   0.1306 f
  U3204/Q (AO222X1)                                               0.0660    0.1073     0.2380 f
  mem_resp_li[630] (net)                        1      12.5847              0.0000     0.2380 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2380 f
  uce_1__uce/mem_resp_i[60] (net)                      12.5847              0.0000     0.2380 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0660   -0.0132 &   0.2248 f
  uce_1__uce/U104/Q (AND2X1)                                      0.1027    0.1068     0.3316 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      28.3434              0.0000     0.3316 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3316 f
  data_mem_pkt_li[526] (net)                           28.3434              0.0000     0.3316 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3316 f
  core/data_mem_pkt_i[527] (net)                       28.3434              0.0000     0.3316 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3316 f
  core/be/data_mem_pkt_i[4] (net)                      28.3434              0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               28.3434              0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        28.3434              0.0000     0.3316 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.1027   -0.0027 &   0.3288 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0325    0.0756     0.4044 f
  core/be/be_mem/dcache/n2315 (net)             1       2.1525              0.0000     0.4044 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0325    0.0000 &   0.4045 f
  data arrival time                                                                    0.4045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3315 r
  library hold time                                                         0.0156     0.3471
  data required time                                                                   0.3471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3471
  data arrival time                                                                   -0.4045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0574


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2     194.9893              0.0000     0.1000 f
  U3395/IN1 (AO222X1)                                             0.2156    0.0369 @   0.1369 f
  U3395/Q (AO222X1)                                               0.0526    0.1399     0.2768 f
  mem_resp_li[94] (net)                         1       8.0320              0.0000     0.2768 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2768 f
  uce_0__uce/mem_resp_i[94] (net)                       8.0320              0.0000     0.2768 f
  uce_0__uce/U193/IN2 (AND2X1)                                    0.0526   -0.0033 &   0.2735 f
  uce_0__uce/U193/Q (AND2X1)                                      0.0851    0.0941     0.3676 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3      22.4446              0.0000     0.3676 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.3676 f
  data_mem_pkt_li[37] (net)                            22.4446              0.0000     0.3676 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.3676 f
  core/data_mem_pkt_i[38] (net)                        22.4446              0.0000     0.3676 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.3676 f
  core/fe/data_mem_pkt_i[38] (net)                     22.4446              0.0000     0.3676 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.3676 f
  core/fe/mem/data_mem_pkt_i[38] (net)                 22.4446              0.0000     0.3676 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.3676 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)          22.4446              0.0000     0.3676 f
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.0851   -0.0050 &   0.3626 f
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0369    0.0740     0.4365 f
  core/fe/mem/icache/n530 (net)                 1       2.6091              0.0000     0.4365 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0369   -0.0001 &   0.4364 f
  data arrival time                                                                    0.4364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3646     0.3646
  clock reconvergence pessimism                                             0.0000     0.3646
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.3646 r
  library hold time                                                         0.0141     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.4364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0577


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2      85.5810              0.0000     0.1000 r
  U3369/IN1 (AO222X1)                                             0.0480    0.0108 @   0.1108 r
  U3369/Q (AO222X1)                                               0.0756    0.1412     0.2521 r
  mem_resp_li[73] (net)                         1      17.6400              0.0000     0.2521 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2521 r
  uce_0__uce/mem_resp_i[73] (net)                      17.6400              0.0000     0.2521 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.0756   -0.0150 &   0.2371 r
  uce_0__uce/U169/Q (AND2X1)                                      0.0674    0.0807     0.3177 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      15.4317              0.0000     0.3177 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.3177 r
  data_mem_pkt_li[16] (net)                            15.4317              0.0000     0.3177 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.3177 r
  core/data_mem_pkt_i[17] (net)                        15.4317              0.0000     0.3177 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.3177 r
  core/fe/data_mem_pkt_i[17] (net)                     15.4317              0.0000     0.3177 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.3177 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 15.4317              0.0000     0.3177 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.3177 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          15.4317              0.0000     0.3177 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.0674   -0.0048 &   0.3129 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0342    0.0781     0.3911 r
  core/fe/mem/icache/n509 (net)                 1       2.5138              0.0000     0.3911 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0342    0.0000 &   0.3911 r
  data arrival time                                                                    0.3911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3586     0.3586
  clock reconvergence pessimism                                             0.0000     0.3586
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.3586 r
  library hold time                                                        -0.0254     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.3911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0579


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2     175.7081              0.0000     0.1000 f
  U3390/IN1 (AO222X1)                                             0.1781    0.0592 @   0.1592 f
  U3390/Q (AO222X1)                                               0.0352    0.1228     0.2820 f
  mem_resp_li[89] (net)                         1       2.7048              0.0000     0.2820 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2820 f
  uce_0__uce/mem_resp_i[89] (net)                       2.7048              0.0000     0.2820 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.0352   -0.0004 &   0.2816 f
  uce_0__uce/U187/Q (AND2X1)                                      0.0795    0.0870     0.3686 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3      20.5928              0.0000     0.3686 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.3686 f
  data_mem_pkt_li[32] (net)                            20.5928              0.0000     0.3686 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.3686 f
  core/data_mem_pkt_i[33] (net)                        20.5928              0.0000     0.3686 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.3686 f
  core/fe/data_mem_pkt_i[33] (net)                     20.5928              0.0000     0.3686 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.3686 f
  core/fe/mem/data_mem_pkt_i[33] (net)                 20.5928              0.0000     0.3686 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.3686 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)          20.5928              0.0000     0.3686 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.0795   -0.0047 &   0.3639 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0369    0.0729     0.4369 f
  core/fe/mem/icache/n525 (net)                 1       2.5408              0.0000     0.4369 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0369    0.0000 &   0.4369 f
  data arrival time                                                                    0.4369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                         0.0140     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.4369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0579


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2     168.0400              0.0000     0.1000 f
  U3389/IN1 (AO222X1)                                             0.1688    0.0413 @   0.1413 f
  U3389/Q (AO222X1)                                               0.0617    0.1446     0.2859 f
  mem_resp_li[88] (net)                         1      12.1314              0.0000     0.2859 f
  uce_0__uce/mem_resp_i[88] (bp_uce_02_2)                                   0.0000     0.2859 f
  uce_0__uce/mem_resp_i[88] (net)                      12.1314              0.0000     0.2859 f
  uce_0__uce/U186/IN2 (AND2X1)                                    0.0617   -0.0012 &   0.2846 f
  uce_0__uce/U186/Q (AND2X1)                                      0.0615    0.0827     0.3674 f
  uce_0__uce/data_mem_pkt_o[32] (net)           3      14.2559              0.0000     0.3674 f
  uce_0__uce/data_mem_pkt_o[32] (bp_uce_02_2)                               0.0000     0.3674 f
  data_mem_pkt_li[31] (net)                            14.2559              0.0000     0.3674 f
  core/data_mem_pkt_i[32] (bp_core_minimal_02_0)                            0.0000     0.3674 f
  core/data_mem_pkt_i[32] (net)                        14.2559              0.0000     0.3674 f
  core/fe/data_mem_pkt_i[32] (bp_fe_top_02_0)                               0.0000     0.3674 f
  core/fe/data_mem_pkt_i[32] (net)                     14.2559              0.0000     0.3674 f
  core/fe/mem/data_mem_pkt_i[32] (bp_fe_mem_02_0)                           0.0000     0.3674 f
  core/fe/mem/data_mem_pkt_i[32] (net)                 14.2559              0.0000     0.3674 f
  core/fe/mem/icache/data_mem_pkt_i[32] (bp_fe_icache_02_0)                 0.0000     0.3674 f
  core/fe/mem/icache/data_mem_pkt_i[32] (net)          14.2559              0.0000     0.3674 f
  core/fe/mem/icache/U1523/IN1 (MUX21X1)                          0.0615    0.0002 &   0.3675 f
  core/fe/mem/icache/U1523/Q (MUX21X1)                            0.0354    0.0696     0.4372 f
  core/fe/mem/icache/n524 (net)                 1       2.3746              0.0000     0.4372 f
  core/fe/mem/icache/uncached_load_data_r_reg_30_/D (DFFX1)       0.0354    0.0000 &   0.4372 f
  data arrival time                                                                    0.4372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_30_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                         0.0144     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0581


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2     130.8060              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0968    0.0107 @   0.1107 r
  U3239/Q (AO222X1)                                               0.0346    0.0770     0.1877 r
  mem_resp_li[661] (net)                        1       2.3931              0.0000     0.1877 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1877 r
  uce_1__uce/mem_resp_i[91] (net)                       2.3931              0.0000     0.1877 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0346    0.0000 &   0.1877 r
  uce_1__uce/U137/Q (AND2X1)                                      0.1243    0.1039 @   0.2916 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      36.3426              0.0000     0.2916 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2916 r
  data_mem_pkt_li[557] (net)                           36.3426              0.0000     0.2916 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2916 r
  core/data_mem_pkt_i[558] (net)                       36.3426              0.0000     0.2916 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2916 r
  core/be/data_mem_pkt_i[35] (net)                     36.3426              0.0000     0.2916 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2916 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              36.3426              0.0000     0.2916 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2916 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       36.3426              0.0000     0.2916 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.1243   -0.0177 @   0.2739 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0350    0.0910     0.3649 r
  core/be/be_mem/dcache/n2284 (net)             1       2.6613              0.0000     0.3649 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0350    0.0000 &   0.3649 r
  data arrival time                                                                    0.3649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                             0.0000     0.3324
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3324 r
  library hold time                                                        -0.0257     0.3067
  data required time                                                                   0.3067
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3067
  data arrival time                                                                   -0.3649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0582


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2     165.0076              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.1725    0.0434 @   0.1434 f
  U3259/Q (AO222X1)                                               0.0390    0.1114     0.2548 f
  mem_resp_li[679] (net)                        1       2.9381              0.0000     0.2548 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2548 f
  uce_1__uce/mem_resp_i[109] (net)                      2.9381              0.0000     0.2548 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0390   -0.0020 &   0.2528 f
  uce_1__uce/U157/Q (AND2X1)                                      0.0747    0.0852     0.3380 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      18.9452              0.0000     0.3380 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3380 f
  data_mem_pkt_li[575] (net)                           18.9452              0.0000     0.3380 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3380 f
  core/data_mem_pkt_i[576] (net)                       18.9452              0.0000     0.3380 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3380 f
  core/be/data_mem_pkt_i[53] (net)                     18.9452              0.0000     0.3380 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3380 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              18.9452              0.0000     0.3380 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3380 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       18.9452              0.0000     0.3380 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.0747   -0.0052 &   0.3329 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0339    0.0725     0.4053 f
  core/be/be_mem/dcache/n2266 (net)             1       2.6650              0.0000     0.4053 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0339    0.0000 &   0.4054 f
  data arrival time                                                                    0.4054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3317     0.3317
  clock reconvergence pessimism                                             0.0000     0.3317
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3317 r
  library hold time                                                         0.0152     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.4054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0584


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN5 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN5 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (bsg_dff_reset_width_p38_7)       0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (net)        93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/U17/IN2 (AND2X1)                0.1588    0.0034 @   0.3189 r
  core/be/be_mem/csr/pmpaddr1_reg/U17/Q (AND2X1)                  0.0292    0.0676     0.3865 r
  core/be/be_mem/csr/pmpaddr1_reg/n31 (net)     1       2.2583              0.0000     0.3865 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_/D (DFFX1)        0.0292    0.0000 &   0.3865 r
  data arrival time                                                                    0.3865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3518 r
  library hold time                                                        -0.0238     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.3865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      81.6323              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0353    0.0049 @   0.1049 f
  U3229/Q (AO222X1)                                               0.0461    0.1017     0.2066 f
  mem_resp_li[653] (net)                        1       6.6431              0.0000     0.2066 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2066 f
  uce_1__uce/mem_resp_i[83] (net)                       6.6431              0.0000     0.2066 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0461   -0.0008 &   0.2058 f
  uce_1__uce/U129/Q (AND2X1)                                      0.1908    0.1469 @   0.3527 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      56.4059              0.0000     0.3527 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3527 f
  data_mem_pkt_li[549] (net)                           56.4059              0.0000     0.3527 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3527 f
  core/data_mem_pkt_i[550] (net)                       56.4059              0.0000     0.3527 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3527 f
  core/be/data_mem_pkt_i[27] (net)                     56.4059              0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              56.4059              0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       56.4059              0.0000     0.3527 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1908   -0.0368 @   0.3159 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0382    0.0886     0.4044 f
  core/be/be_mem/dcache/n2292 (net)             1       3.0800              0.0000     0.4044 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0382   -0.0002 &   0.4042 f
  data arrival time                                                                    0.4042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0152     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.4042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0587


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2     124.8809              0.0000     0.1000 r
  U3405/IN3 (AO222X1)                                             0.0820    0.0145 @   0.1145 r
  U3405/Q (AO222X1)                                               0.0550    0.1186     0.2331 r
  mem_resp_li[102] (net)                        1       9.9669              0.0000     0.2331 r
  uce_0__uce/mem_resp_i[102] (bp_uce_02_2)                                  0.0000     0.2331 r
  uce_0__uce/mem_resp_i[102] (net)                      9.9669              0.0000     0.2331 r
  uce_0__uce/U202/IN2 (AND2X1)                                    0.0550    0.0003 &   0.2334 r
  uce_0__uce/U202/Q (AND2X1)                                      0.0894    0.0896     0.3231 r
  uce_0__uce/data_mem_pkt_o[46] (net)           3      23.6016              0.0000     0.3231 r
  uce_0__uce/data_mem_pkt_o[46] (bp_uce_02_2)                               0.0000     0.3231 r
  data_mem_pkt_li[45] (net)                            23.6016              0.0000     0.3231 r
  core/data_mem_pkt_i[46] (bp_core_minimal_02_0)                            0.0000     0.3231 r
  core/data_mem_pkt_i[46] (net)                        23.6016              0.0000     0.3231 r
  core/fe/data_mem_pkt_i[46] (bp_fe_top_02_0)                               0.0000     0.3231 r
  core/fe/data_mem_pkt_i[46] (net)                     23.6016              0.0000     0.3231 r
  core/fe/mem/data_mem_pkt_i[46] (bp_fe_mem_02_0)                           0.0000     0.3231 r
  core/fe/mem/data_mem_pkt_i[46] (net)                 23.6016              0.0000     0.3231 r
  core/fe/mem/icache/data_mem_pkt_i[46] (bp_fe_icache_02_0)                 0.0000     0.3231 r
  core/fe/mem/icache/data_mem_pkt_i[46] (net)          23.6016              0.0000     0.3231 r
  core/fe/mem/icache/U1515/IN1 (MUX21X1)                          0.0894   -0.0083 &   0.3148 r
  core/fe/mem/icache/U1515/Q (MUX21X1)                            0.0349    0.0832     0.3980 r
  core/fe/mem/icache/n538 (net)                 1       2.6110              0.0000     0.3980 r
  core/fe/mem/icache/uncached_load_data_r_reg_44_/D (DFFX1)       0.0349    0.0000 &   0.3980 r
  data arrival time                                                                    0.3980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_44_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0254     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.3980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0587


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2     112.6677              0.0000     0.1000 r
  U3396/IN5 (AO222X1)                                             0.0851    0.0350 @   0.1350 r
  U3396/Q (AO222X1)                                               0.0592    0.0907     0.2257 r
  mem_resp_li[95] (net)                         1      11.2108              0.0000     0.2257 r
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2257 r
  uce_0__uce/mem_resp_i[95] (net)                      11.2108              0.0000     0.2257 r
  uce_0__uce/U194/IN2 (AND2X1)                                    0.0592    0.0004 &   0.2261 r
  uce_0__uce/U194/Q (AND2X1)                                      0.0933    0.0921     0.3182 r
  uce_0__uce/data_mem_pkt_o[39] (net)           3      24.9863              0.0000     0.3182 r
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.3182 r
  data_mem_pkt_li[38] (net)                            24.9863              0.0000     0.3182 r
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.3182 r
  core/data_mem_pkt_i[39] (net)                        24.9863              0.0000     0.3182 r
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.3182 r
  core/fe/data_mem_pkt_i[39] (net)                     24.9863              0.0000     0.3182 r
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.3182 r
  core/fe/mem/data_mem_pkt_i[39] (net)                 24.9863              0.0000     0.3182 r
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.3182 r
  core/fe/mem/icache/data_mem_pkt_i[39] (net)          24.9863              0.0000     0.3182 r
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.0933   -0.0065 &   0.3117 r
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0371    0.0856     0.3973 r
  core/fe/mem/icache/n531 (net)                 1       3.3672              0.0000     0.3973 r
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0371    0.0000 &   0.3973 r
  data arrival time                                                                    0.3973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  clock reconvergence pessimism                                             0.0000     0.3647
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.3647 r
  library hold time                                                        -0.0261     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.3973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0587


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2     130.5260              0.0000     0.1000 f
  U3392/IN1 (AO222X1)                                             0.0964    0.0106 @   0.1106 f
  U3392/Q (AO222X1)                                               0.0690    0.1419     0.2525 f
  mem_resp_li[91] (net)                         1      14.7167              0.0000     0.2525 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2525 f
  uce_0__uce/mem_resp_i[91] (net)                      14.7167              0.0000     0.2525 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.0690    0.0007 &   0.2531 f
  uce_0__uce/U190/Q (AND2X1)                                      0.1017    0.1067     0.3599 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3      27.9688              0.0000     0.3599 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.3599 f
  data_mem_pkt_li[34] (net)                            27.9688              0.0000     0.3599 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.3599 f
  core/data_mem_pkt_i[35] (net)                        27.9688              0.0000     0.3599 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.3599 f
  core/fe/data_mem_pkt_i[35] (net)                     27.9688              0.0000     0.3599 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.3599 f
  core/fe/mem/data_mem_pkt_i[35] (net)                 27.9688              0.0000     0.3599 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.3599 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)          27.9688              0.0000     0.3599 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.1017   -0.0046 &   0.3553 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0361    0.0775     0.4328 f
  core/fe/mem/icache/n527 (net)                 1       3.0276              0.0000     0.4328 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0361    0.0000 &   0.4328 f
  data arrival time                                                                    0.4328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3587     0.3587
  clock reconvergence pessimism                                             0.0000     0.3587
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.3587 r
  library hold time                                                         0.0153     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.4328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0588


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1966   0.1113   0.2718 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4163   0.0000   0.2718 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.1966  -0.0046 &   0.2672 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0350   0.1022   0.3694 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   3.1046   0.0000   0.3694 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0350   0.0000 &   0.3694 r
  data arrival time                                                                    0.3694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                             0.0000     0.3362
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3362 r
  library hold time                                                        -0.0256     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.3694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3072 f
  core/fe_queue_fifo/wptr/reset_i (net)               206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3180    0.0230 @   0.3301 f
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0527    0.0539     0.3840 r
  core/fe_queue_fifo/wptr/n8 (net)              1       3.0665              0.0000     0.3840 r
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0527    0.0000 &   0.3841 r
  data arrival time                                                                    0.3841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  clock reconvergence pessimism                                             0.0000     0.3563
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3563 r
  library hold time                                                        -0.0311     0.3252
  data required time                                                                   0.3252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3252
  data arrival time                                                                   -0.3841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U31/IN2 (AND2X1)                  0.1591    0.0036 @   0.3192 r
  core/be/be_mem/csr/mcycle_reg/U31/Q (AND2X1)                    0.0294    0.0678     0.3869 r
  core/be/be_mem/csr/mcycle_reg/n46 (net)       1       2.3005              0.0000     0.3869 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_22_/D (DFFX1)          0.0294    0.0000 &   0.3869 r
  data arrival time                                                                    0.3869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/mcycle_reg/data_r_reg_22_/CLK (DFFX1)                  0.0000     0.3518 r
  library hold time                                                        -0.0239     0.3280
  data required time                                                                   0.3280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3280
  data arrival time                                                                   -0.3869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3180    0.0221 @   0.3292 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0508    0.0518     0.3810 r
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.7673              0.0000     0.3810 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0508    0.0000 &   0.3810 r
  data arrival time                                                                    0.3810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.3526 r
  library hold time                                                        -0.0306     0.3220
  data required time                                                                   0.3220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3220
  data arrival time                                                                   -0.3810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0590


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U21/IN2 (AND2X1)                0.1904    0.0002 &   0.3846 f
  core/be/be_mem/csr/mscratch_reg/U21/Q (AND2X1)                  0.0253    0.0789     0.4635 f
  core/be/be_mem/csr/mscratch_reg/n43 (net)     1       2.1868              0.0000     0.4635 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_47_/D (DFFX1)        0.0253    0.0000 &   0.4636 f
  data arrival time                                                                    0.4636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/mscratch_reg/data_r_reg_47_/CLK (DFFX1)                0.0000     0.3837 r
  library hold time                                                         0.0208     0.4045
  data required time                                                                   0.4045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4045
  data arrival time                                                                   -0.4636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0590


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2     108.4708              0.0000     0.1000 r
  U3391/IN5 (AO222X1)                                             0.0776    0.0226 @   0.1226 r
  U3391/Q (AO222X1)                                               0.0632    0.0918     0.2143 r
  mem_resp_li[90] (net)                         1      12.8079              0.0000     0.2143 r
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2143 r
  uce_0__uce/mem_resp_i[90] (net)                      12.8079              0.0000     0.2143 r
  uce_0__uce/U189/IN2 (AND2X1)                                    0.0632    0.0002 &   0.2145 r
  uce_0__uce/U189/Q (AND2X1)                                      0.1124    0.1019 @   0.3163 r
  uce_0__uce/data_mem_pkt_o[34] (net)           3      32.0056              0.0000     0.3163 r
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.3163 r
  data_mem_pkt_li[33] (net)                            32.0056              0.0000     0.3163 r
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.3163 r
  core/data_mem_pkt_i[34] (net)                        32.0056              0.0000     0.3163 r
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.3163 r
  core/fe/data_mem_pkt_i[34] (net)                     32.0056              0.0000     0.3163 r
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.3163 r
  core/fe/mem/data_mem_pkt_i[34] (net)                 32.0056              0.0000     0.3163 r
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.3163 r
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          32.0056              0.0000     0.3163 r
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.1124   -0.0116 @   0.3047 r
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0345    0.0878     0.3925 r
  core/fe/mem/icache/n526 (net)                 1       2.3525              0.0000     0.3925 r
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0345    0.0000 &   0.3925 r
  data arrival time                                                                    0.3925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  clock reconvergence pessimism                                             0.0000     0.3590
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.3590 r
  library hold time                                                        -0.0255     0.3334
  data required time                                                                   0.3334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3334
  data arrival time                                                                   -0.3925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0590


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U13/IN2 (AND2X1)                 0.1585    0.0027 @   0.3183 r
  core/be/be_mem/csr/pmpcfg0_reg/U13/Q (AND2X1)                   0.0303    0.0684     0.3867 r
  core/be/be_mem/csr/pmpcfg0_reg/n48 (net)      1       2.6604              0.0000     0.3867 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_/D (DFFX1)         0.0303    0.0000 &   0.3867 r
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_23_/CLK (DFFX1)                 0.0000     0.3517 r
  library hold time                                                        -0.0241     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0590


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2     105.9362              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0728    0.0188 @   0.1188 r
  U3254/Q (AO222X1)                                               0.0332    0.0968     0.2155 r
  mem_resp_li[675] (net)                        1       1.7167              0.0000     0.2155 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2155 r
  uce_1__uce/mem_resp_i[105] (net)                      1.7167              0.0000     0.2155 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0332    0.0000 &   0.2155 r
  uce_1__uce/U152/Q (AND2X1)                                      0.0881    0.0863     0.3019 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      23.2458              0.0000     0.3019 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3019 r
  data_mem_pkt_li[571] (net)                           23.2458              0.0000     0.3019 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3019 r
  core/data_mem_pkt_i[572] (net)                       23.2458              0.0000     0.3019 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3019 r
  core/be/data_mem_pkt_i[49] (net)                     23.2458              0.0000     0.3019 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3019 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              23.2458              0.0000     0.3019 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3019 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       23.2458              0.0000     0.3019 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0881   -0.0200 &   0.2818 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0360    0.0837     0.3655 r
  core/be/be_mem/dcache/n2270 (net)             1       2.9902              0.0000     0.3655 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0360    0.0000 &   0.3655 r
  data arrival time                                                                    0.3655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  clock reconvergence pessimism                                             0.0000     0.3323
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3323 r
  library hold time                                                        -0.0259     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.3655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U9/IN2 (AND2X1)                  0.1588    0.0034 @   0.3189 r
  core/be/be_mem/csr/pmpcfg0_reg/U9/Q (AND2X1)                    0.0298    0.0681     0.3870 r
  core/be/be_mem/csr/pmpcfg0_reg/n56 (net)      1       2.4912              0.0000     0.3870 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_/D (DFFX1)         0.0298    0.0000 &   0.3870 r
  data arrival time                                                                    0.3870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_27_/CLK (DFFX1)                 0.0000     0.3518 r
  library hold time                                                        -0.0240     0.3279
  data required time                                                                   0.3279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3279
  data arrival time                                                                   -0.3870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN4 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (bsg_dff_reset_width_p32_0)        0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i (net)         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpcfg0_reg/U11/IN2 (AND2X1)                 0.1585    0.0027 @   0.3183 r
  core/be/be_mem/csr/pmpcfg0_reg/U11/Q (AND2X1)                   0.0305    0.0685     0.3868 r
  core/be/be_mem/csr/pmpcfg0_reg/n52 (net)      1       2.7164              0.0000     0.3868 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_/D (DFFX1)         0.0305    0.0000 &   0.3868 r
  data arrival time                                                                    0.3868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3517     0.3517
  clock reconvergence pessimism                                             0.0000     0.3517
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_25_/CLK (DFFX1)                 0.0000     0.3517 r
  library hold time                                                        -0.0241     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.3868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN3 (AO22X1)   0.2029  -0.0047 &   0.2785 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0340   0.0928   0.3713 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   2.7742   0.0000   0.3713 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0340  -0.0010 &   0.3703 r
  data arrival time                                                                    0.3703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                        -0.0253     0.3111
  data required time                                                                   0.3111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3111
  data arrival time                                                                   -0.3703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2     116.5288              0.0000     0.1000 r
  U3205/IN4 (AO222X1)                                             0.0803    0.0108 @   0.1108 r
  U3205/Q (AO222X1)                                               0.0312    0.0984     0.2092 r
  mem_resp_li[631] (net)                        1       1.9807              0.0000     0.2092 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2092 r
  uce_1__uce/mem_resp_i[61] (net)                       1.9807              0.0000     0.2092 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0312   -0.0003 &   0.2089 r
  uce_1__uce/U105/Q (AND2X1)                                      0.1036    0.0936     0.3025 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      28.7253              0.0000     0.3025 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3025 r
  data_mem_pkt_li[527] (net)                           28.7253              0.0000     0.3025 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3025 r
  core/data_mem_pkt_i[528] (net)                       28.7253              0.0000     0.3025 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3025 r
  core/be/data_mem_pkt_i[5] (net)                      28.7253              0.0000     0.3025 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3025 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               28.7253              0.0000     0.3025 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3025 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        28.7253              0.0000     0.3025 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1036   -0.0222 &   0.2803 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0350    0.0859     0.3662 r
  core/be/be_mem/dcache/n2314 (net)             1       2.4177              0.0000     0.3662 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0350    0.0000 &   0.3662 r
  data arrival time                                                                    0.3662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                             0.0000     0.3326
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3326 r
  library hold time                                                        -0.0255     0.3070
  data required time                                                                   0.3070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3070
  data arrival time                                                                   -0.3662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U28/IN2 (AND2X1)                  0.1591    0.0037 @   0.3192 r
  core/be/be_mem/csr/mcycle_reg/U28/Q (AND2X1)                    0.0291    0.0676     0.3867 r
  core/be/be_mem/csr/mcycle_reg/n52 (net)       1       2.1948              0.0000     0.3867 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_25_/D (DFFX1)          0.0291    0.0000 &   0.3867 r
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3513     0.3513
  clock reconvergence pessimism                                             0.0000     0.3513
  core/be/be_mem/csr/mcycle_reg/data_r_reg_25_/CLK (DFFX1)                  0.0000     0.3513 r
  library hold time                                                        -0.0238     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U23/IN2 (AND2X1)                0.1904    0.0002 &   0.3845 f
  core/be/be_mem/csr/mscratch_reg/U23/Q (AND2X1)                  0.0256    0.0791     0.4637 f
  core/be/be_mem/csr/mscratch_reg/n47 (net)     1       2.2773              0.0000     0.4637 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_45_/D (DFFX1)        0.0256    0.0000 &   0.4637 f
  data arrival time                                                                    0.4637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/mscratch_reg/data_r_reg_45_/CLK (DFFX1)                0.0000     0.3837 r
  library hold time                                                         0.0208     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.4637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0593


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2     114.0095              0.0000     0.1000 f
  U3409/IN1 (AO222X1)                                             0.0830    0.0186 @   0.1186 f
  U3409/Q (AO222X1)                                               0.1154    0.1676 @   0.2862 f
  mem_resp_li[106] (net)                        1      30.1761              0.0000     0.2862 f
  uce_0__uce/mem_resp_i[106] (bp_uce_02_2)                                  0.0000     0.2862 f
  uce_0__uce/mem_resp_i[106] (net)                     30.1761              0.0000     0.2862 f
  uce_0__uce/U206/IN2 (AND2X1)                                    0.1156   -0.0145 @   0.2717 f
  uce_0__uce/U206/Q (AND2X1)                                      0.0738    0.0985     0.3702 f
  uce_0__uce/data_mem_pkt_o[50] (net)           3      17.8012              0.0000     0.3702 f
  uce_0__uce/data_mem_pkt_o[50] (bp_uce_02_2)                               0.0000     0.3702 f
  data_mem_pkt_li[49] (net)                            17.8012              0.0000     0.3702 f
  core/data_mem_pkt_i[50] (bp_core_minimal_02_0)                            0.0000     0.3702 f
  core/data_mem_pkt_i[50] (net)                        17.8012              0.0000     0.3702 f
  core/fe/data_mem_pkt_i[50] (bp_fe_top_02_0)                               0.0000     0.3702 f
  core/fe/data_mem_pkt_i[50] (net)                     17.8012              0.0000     0.3702 f
  core/fe/mem/data_mem_pkt_i[50] (bp_fe_mem_02_0)                           0.0000     0.3702 f
  core/fe/mem/data_mem_pkt_i[50] (net)                 17.8012              0.0000     0.3702 f
  core/fe/mem/icache/data_mem_pkt_i[50] (bp_fe_icache_02_0)                 0.0000     0.3702 f
  core/fe/mem/icache/data_mem_pkt_i[50] (net)          17.8012              0.0000     0.3702 f
  core/fe/mem/icache/U1511/IN1 (MUX21X1)                          0.0738   -0.0084 &   0.3617 f
  core/fe/mem/icache/U1511/Q (MUX21X1)                            0.0348    0.0721     0.4338 f
  core/fe/mem/icache/n542 (net)                 1       2.5429              0.0000     0.4338 f
  core/fe/mem/icache/uncached_load_data_r_reg_48_/D (DFFX1)       0.0348    0.0000 &   0.4338 f
  data arrival time                                                                    0.4338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  clock reconvergence pessimism                                             0.0000     0.3589
  core/fe/mem/icache/uncached_load_data_r_reg_48_/CLK (DFFX1)               0.0000     0.3589 r
  library hold time                                                         0.0156     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.4338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0593


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN3 (AO22X1)   0.2029  -0.0051 &   0.2782 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0334   0.0925   0.3706 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.6101   0.0000   0.3706 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0334   0.0000 &   0.3706 r
  data arrival time                                                                    0.3706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                        -0.0252     0.3112
  data required time                                                                   0.3112
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3112
  data arrival time                                                                   -0.3706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0594


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN5 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN5 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (bsg_dff_reset_width_p38_7)       0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/reset_i (net)        93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/pmpaddr1_reg/U16/IN2 (AND2X1)                0.1588    0.0034 @   0.3189 r
  core/be/be_mem/csr/pmpaddr1_reg/U16/Q (AND2X1)                  0.0303    0.0684     0.3873 r
  core/be/be_mem/csr/pmpaddr1_reg/n29 (net)     1       2.6242              0.0000     0.3873 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_/D (DFFX1)        0.0303    0.0000 &   0.3873 r
  data arrival time                                                                    0.3873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3518 r
  library hold time                                                        -0.0241     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.3873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0595


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (bsg_dff_reset_width_p64_2)           0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/U21/IN2 (AND2X1)                0.1904    0.0002 &   0.3846 f
  core/be/be_mem/csr/sscratch_reg/U21/Q (AND2X1)                  0.0260    0.0794     0.4640 f
  core/be/be_mem/csr/sscratch_reg/n96 (net)     1       2.4058              0.0000     0.4640 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_47_/D (DFFX1)        0.0260    0.0000 &   0.4641 f
  data arrival time                                                                    0.4641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/sscratch_reg/data_r_reg_47_/CLK (DFFX1)                0.0000     0.3836 r
  library hold time                                                         0.0207     0.4043
  data required time                                                                   0.4043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4043
  data arrival time                                                                   -0.4641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0598


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (bsg_dff_reset_width_p64_2)           0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/U22/IN2 (AND2X1)                0.1904    0.0003 &   0.3846 f
  core/be/be_mem/csr/sscratch_reg/U22/Q (AND2X1)                  0.0260    0.0794     0.4640 f
  core/be/be_mem/csr/sscratch_reg/n94 (net)     1       2.3846              0.0000     0.4640 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_46_/D (DFFX1)        0.0260    0.0000 &   0.4640 f
  data arrival time                                                                    0.4640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                             0.0000     0.3835
  core/be/be_mem/csr/sscratch_reg/data_r_reg_46_/CLK (DFFX1)                0.0000     0.3835 r
  library hold time                                                         0.0207     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.4640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0598


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[16] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[16] (net)                           2      38.9027              0.0000     0.1000 f
  U3303/IN1 (AO222X1)                                             0.0092    0.0038 @   0.1038 f
  U3303/Q (AO222X1)                                               0.0346    0.0997     0.2035 f
  mem_resp_li[16] (net)                         1       2.6094              0.0000     0.2035 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                                   0.0000     0.2035 f
  uce_0__uce/mem_resp_i[16] (net)                       2.6094              0.0000     0.2035 f
  uce_0__uce/U730/IN2 (AND2X1)                                    0.0346    0.0000 &   0.2035 f
  uce_0__uce/U730/Q (AND2X1)                                      0.0347    0.0596     0.2632 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1       5.1032              0.0000     0.2632 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                                 0.0000     0.2632 f
  tag_mem_pkt_li[1] (net)                               5.1032              0.0000     0.2632 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                              0.0000     0.2632 f
  core/tag_mem_pkt_i[3] (net)                           5.1032              0.0000     0.2632 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                                 0.0000     0.2632 f
  core/fe/tag_mem_pkt_i[3] (net)                        5.1032              0.0000     0.2632 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                             0.0000     0.2632 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                    5.1032              0.0000     0.2632 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)                   0.0000     0.2632 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)             5.1032              0.0000     0.2632 f
  core/fe/mem/icache/U996/IN2 (AND2X2)                            0.0347   -0.0060 &   0.2572 f
  core/fe/mem/icache/U996/Q (AND2X2)                              0.0599    0.0866 @   0.3439 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     3    25.6151              0.0000     0.3439 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3439 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)         25.6151              0.0000     0.3439 f
  core/fe/mem/icache/tag_mem/icc_place130/INP (NBUFFX2)           0.0599   -0.0020 @   0.3418 f
  core/fe/mem/icache/tag_mem/icc_place130/Z (NBUFFX2)             0.0377    0.0638     0.4056 f
  core/fe/mem/icache/tag_mem/n138 (net)         1      14.7698              0.0000     0.4056 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)   0.0377   0.0005 *   0.4061 f d 
  data arrival time                                                                    0.4061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0599


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN3 (AO22X1)   0.2029  -0.0049 &   0.2783 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0333   0.0923   0.3706 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.5375   0.0000   0.3706 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0333   0.0000 &   0.3706 r
  data arrival time                                                                    0.3706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  clock reconvergence pessimism                                             0.0000     0.3358
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3358 r
  library hold time                                                        -0.0251     0.3107
  data required time                                                                   0.3107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3107
  data arrival time                                                                   -0.3706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0599


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2      73.6768              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0335    0.0107 @   0.1107 r
  U3222/Q (AO222X1)                                               0.0379    0.0665     0.1772 r
  mem_resp_li[646] (net)                        1       4.2716              0.0000     0.1772 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1772 r
  uce_1__uce/mem_resp_i[76] (net)                       4.2716              0.0000     0.1772 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0379   -0.0012 &   0.1761 r
  uce_1__uce/U121/Q (AND2X1)                                      0.1500    0.1143 @   0.2903 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      43.7365              0.0000     0.2903 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2903 r
  data_mem_pkt_li[542] (net)                           43.7365              0.0000     0.2903 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2903 r
  core/data_mem_pkt_i[543] (net)                       43.7365              0.0000     0.2903 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2903 r
  core/be/data_mem_pkt_i[20] (net)                     43.7365              0.0000     0.2903 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2903 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              43.7365              0.0000     0.2903 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2903 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       43.7365              0.0000     0.2903 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1500   -0.0206 @   0.2698 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0343    0.0950     0.3647 r
  core/be/be_mem/dcache/n2299 (net)             1       2.3667              0.0000     0.3647 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0343    0.0000 &   0.3647 r
  data arrival time                                                                    0.3647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  clock reconvergence pessimism                                             0.0000     0.3302
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3302 r
  library hold time                                                        -0.0255     0.3047
  data required time                                                                   0.3047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3047
  data arrival time                                                                   -0.3647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0600


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (bsg_dff_reset_width_p64_2)           0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/U23/IN2 (AND2X1)                0.1904    0.0003 &   0.3847 f
  core/be/be_mem/csr/sscratch_reg/U23/Q (AND2X1)                  0.0262    0.0796     0.4643 f
  core/be/be_mem/csr/sscratch_reg/n92 (net)     1       2.4732              0.0000     0.4643 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_45_/D (DFFX1)        0.0262    0.0000 &   0.4643 f
  data arrival time                                                                    0.4643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                             0.0000     0.3834
  core/be/be_mem/csr/sscratch_reg/data_r_reg_45_/CLK (DFFX1)                0.0000     0.3834 r
  library hold time                                                         0.0206     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.4643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0602


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      93.0443              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0557    0.0173 @   0.1173 r
  U3202/Q (AO222X1)                                               0.0434    0.0756     0.1929 r
  mem_resp_li[628] (net)                        1       6.0890              0.0000     0.1929 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1929 r
  uce_1__uce/mem_resp_i[58] (net)                       6.0890              0.0000     0.1929 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0434    0.0001 &   0.1930 r
  uce_1__uce/U102/Q (AND2X1)                                      0.1097    0.0982 @   0.2912 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      31.1611              0.0000     0.2912 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2912 r
  data_mem_pkt_li[524] (net)                           31.1611              0.0000     0.2912 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2912 r
  core/data_mem_pkt_i[525] (net)                       31.1611              0.0000     0.2912 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2912 r
  core/be/data_mem_pkt_i[2] (net)                      31.1611              0.0000     0.2912 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2912 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               31.1611              0.0000     0.2912 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2912 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        31.1611              0.0000     0.2912 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.1098   -0.0121 @   0.2790 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0349    0.0872     0.3662 r
  core/be/be_mem/dcache/n2317 (net)             1       2.3588              0.0000     0.3662 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0349    0.0000 &   0.3662 r
  data arrival time                                                                    0.3662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  clock reconvergence pessimism                                             0.0000     0.3315
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3315 r
  library hold time                                                        -0.0255     0.3060
  data required time                                                                   0.3060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3060
  data arrival time                                                                   -0.3662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0603


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[34] (net)                           2      90.2839              0.0000     0.1000 r
  U3325/IN1 (AO222X1)                                             0.0440    0.0038 @   0.1038 r
  U3325/Q (AO222X1)                                               0.0402    0.1130     0.2167 r
  mem_resp_li[34] (net)                         1       3.5805              0.0000     0.2167 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2167 r
  uce_0__uce/mem_resp_i[34] (net)                       3.5805              0.0000     0.2167 r
  uce_0__uce/U748/IN2 (AND2X1)                                    0.0402    0.0000 &   0.2168 r
  uce_0__uce/U748/Q (AND2X1)                                      0.0294    0.0541     0.2709 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1       2.2943              0.0000     0.2709 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.2709 r
  tag_mem_pkt_li[19] (net)                              2.2943              0.0000     0.2709 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.2709 r
  core/tag_mem_pkt_i[21] (net)                          2.2943              0.0000     0.2709 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.2709 r
  core/fe/tag_mem_pkt_i[21] (net)                       2.2943              0.0000     0.2709 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.2709 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                   2.2943              0.0000     0.2709 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.2709 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)            2.2943              0.0000     0.2709 r
  core/fe/mem/icache/U1014/IN2 (AND2X2)                           0.0294    0.0000 &   0.2709 r
  core/fe/mem/icache/U1014/Q (AND2X2)                             0.0786    0.0932 @   0.3641 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   36.8054              0.0000     0.3641 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3641 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)         36.8054              0.0000     0.3641 r
  core/fe/mem/icache/tag_mem/icc_place143/INP (NBUFFX2)           0.0787   -0.0178 @   0.3463 r
  core/fe/mem/icache/tag_mem/icc_place143/Z (NBUFFX2)             0.0283    0.0602     0.4065 r
  core/fe/mem/icache/tag_mem/n152 (net)         1       4.4482              0.0000     0.4065 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[235] (saed90_248x64_1P_bit)   0.0283   0.0000 *   0.4065 r d 
  data arrival time                                                                    0.4065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0603


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_tracker/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1767/INP (NBUFFX2)                                     0.1541    0.0650 @   0.1650 r
  icc_place1767/Z (NBUFFX2)                                       0.0697    0.0975     0.2625 r
  n2388 (net)                                   8      31.9045              0.0000     0.2625 r
  core/IN8 (bp_core_minimal_02_0)                                           0.0000     0.2625 r
  core/IN8 (net)                                       31.9045              0.0000     0.2625 r
  core/be/IN7 (bp_be_top_02_0)                                              0.0000     0.2625 r
  core/be/IN7 (net)                                    31.9045              0.0000     0.2625 r
  core/be/be_mem/IN18 (bp_be_mem_top_02_0)                                  0.0000     0.2625 r
  core/be/be_mem/IN18 (net)                            31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (bp_be_dcache_02_0_0)                           0.0000     0.2625 r
  core/be/be_mem/dcache/IN9 (net)                      31.9045              0.0000     0.2625 r
  core/be/be_mem/dcache/icc_place3/INP (INVX0)                    0.0697    0.0007 &   0.2631 r
  core/be/be_mem/dcache/icc_place3/ZN (INVX0)                     0.1418    0.0915     0.3546 f
  core/be/be_mem/dcache/n380 (net)              8      24.4726              0.0000     0.3546 f
  core/be/be_mem/dcache/cache_miss_tracker/reset_i (bsg_dff_reset_en_width_p1_reset_val_p0_3)   0.0000   0.3546 f
  core/be/be_mem/dcache/cache_miss_tracker/reset_i (net)  24.4726           0.0000     0.3546 f
  core/be/be_mem/dcache/cache_miss_tracker/U5/IN5 (OA221X1)       0.1418    0.0002 &   0.3548 f
  core/be/be_mem/dcache/cache_miss_tracker/U5/Q (OA221X1)         0.0365    0.0997     0.4545 f
  core/be/be_mem/dcache/cache_miss_tracker/n4 (net)     1   2.9056          0.0000     0.4545 f
  core/be/be_mem/dcache/cache_miss_tracker/data_r_reg_0_/D (DFFX1)   0.0365   0.0000 &   0.4546 f
  data arrival time                                                                    0.4546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/dcache/cache_miss_tracker/data_r_reg_0_/CLK (DFFX1)        0.0000     0.3735 r
  library hold time                                                         0.0207     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0604


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2     173.4489              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.1964    0.0807 @   0.1807 f
  U3209/Q (AO222X1)                                               0.0491    0.0960     0.2767 f
  mem_resp_li[635] (net)                        1       5.8361              0.0000     0.2767 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2767 f
  uce_1__uce/mem_resp_i[65] (net)                       5.8361              0.0000     0.2767 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0491    0.0001 &   0.2768 f
  uce_1__uce/U109/Q (AND2X1)                                      0.1393    0.1213 @   0.3982 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      39.9317              0.0000     0.3982 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3982 f
  data_mem_pkt_li[531] (net)                           39.9317              0.0000     0.3982 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3982 f
  core/data_mem_pkt_i[532] (net)                       39.9317              0.0000     0.3982 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3982 f
  core/be/data_mem_pkt_i[9] (net)                      39.9317              0.0000     0.3982 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3982 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               39.9317              0.0000     0.3982 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3982 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        39.9317              0.0000     0.3982 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.1393   -0.0227 @   0.3754 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0338    0.0818     0.4573 f
  core/be/be_mem/dcache/n2310 (net)             1       2.6212              0.0000     0.4573 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0338    0.0000 &   0.4573 f
  data arrival time                                                                    0.4573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                             0.0000     0.3751
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3751 r
  library hold time                                                         0.0216     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.4573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0606


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U26/IN2 (AND2X1)                0.1904    0.0007 &   0.3851 f
  core/be/be_mem/csr/mscratch_reg/U26/Q (AND2X1)                  0.0261    0.0795     0.4646 f
  core/be/be_mem/csr/mscratch_reg/n51 (net)     1       2.4459              0.0000     0.4646 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_43_/D (DFFX1)        0.0261    0.0000 &   0.4646 f
  data arrival time                                                                    0.4646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                             0.0000     0.3833
  core/be/be_mem/csr/mscratch_reg/data_r_reg_43_/CLK (DFFX1)                0.0000     0.3833 r
  library hold time                                                         0.0207     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.4646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0606


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      12.7284              0.0000     0.1000 r
  U3306/IN1 (AO222X1)                                             0.0009    0.0004 @   0.1004 r
  U3306/Q (AO222X1)                                               0.0389    0.1031     0.2035 r
  mem_resp_li[19] (net)                         1       3.1679              0.0000     0.2035 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                                   0.0000     0.2035 r
  uce_0__uce/mem_resp_i[19] (net)                       3.1679              0.0000     0.2035 r
  uce_0__uce/U733/IN2 (AND2X1)                                    0.0389    0.0000 &   0.2035 r
  uce_0__uce/U733/Q (AND2X1)                                      0.0288    0.0535     0.2570 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1       2.0821              0.0000     0.2570 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                                 0.0000     0.2570 r
  tag_mem_pkt_li[4] (net)                               2.0821              0.0000     0.2570 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                              0.0000     0.2570 r
  core/tag_mem_pkt_i[6] (net)                           2.0821              0.0000     0.2570 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                                 0.0000     0.2570 r
  core/fe/tag_mem_pkt_i[6] (net)                        2.0821              0.0000     0.2570 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                             0.0000     0.2570 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                    2.0821              0.0000     0.2570 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)                   0.0000     0.2570 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)             2.0821              0.0000     0.2570 r
  core/fe/mem/icache/U999/IN2 (AND2X2)                            0.0288    0.0000 &   0.2570 r
  core/fe/mem/icache/U999/Q (AND2X2)                              0.0871    0.0933 @   0.3503 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     3    38.8344              0.0000     0.3503 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3503 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)         38.8344              0.0000     0.3503 r
  core/fe/mem/icache/tag_mem/icc_place30/INP (NBUFFX2)            0.0875   -0.0069 @   0.3434 r
  core/fe/mem/icache/tag_mem/icc_place30/Z (NBUFFX2)              0.0312    0.0635     0.4069 r
  core/fe/mem/icache/tag_mem/n31 (net)          2       6.0902              0.0000     0.4069 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)   0.0312   0.0001 &   0.4069 r d 
  data arrival time                                                                    0.4069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN11 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN11 (net)                                     206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.3072 f
  core/fe_queue_fifo/reset_i (net)                    206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.3072 f
  core/fe_queue_fifo/wptr/reset_i (net)               206.7623              0.0000     0.3072 f
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3180    0.0228 @   0.3299 f
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0555    0.0554     0.3854 r
  core/fe_queue_fifo/wptr/n12 (net)             1       3.2747              0.0000     0.3854 r
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0555    0.0000 &   0.3854 r
  data arrival time                                                                    0.3854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  clock reconvergence pessimism                                             0.0000     0.3565
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3565 r
  library hold time                                                        -0.0320     0.3246
  data required time                                                                   0.3246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3246
  data arrival time                                                                   -0.3854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U28/IN2 (AND2X1)                0.1904    0.0007 &   0.3851 f
  core/be/be_mem/csr/mscratch_reg/U28/Q (AND2X1)                  0.0264    0.0796     0.4648 f
  core/be/be_mem/csr/mscratch_reg/n55 (net)     1       2.5167              0.0000     0.4648 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_41_/D (DFFX1)        0.0264    0.0000 &   0.4648 f
  data arrival time                                                                    0.4648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                             0.0000     0.3833
  core/be/be_mem/csr/mscratch_reg/data_r_reg_41_/CLK (DFFX1)                0.0000     0.3833 r
  library hold time                                                         0.0206     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.4648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[34] (net)                           2      90.2839              0.0000     0.1000 r
  U3325/IN1 (AO222X1)                                             0.0440    0.0038 @   0.1038 r
  U3325/Q (AO222X1)                                               0.0402    0.1130     0.2167 r
  mem_resp_li[34] (net)                         1       3.5805              0.0000     0.2167 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2167 r
  uce_0__uce/mem_resp_i[34] (net)                       3.5805              0.0000     0.2167 r
  uce_0__uce/U748/IN2 (AND2X1)                                    0.0402    0.0000 &   0.2168 r
  uce_0__uce/U748/Q (AND2X1)                                      0.0294    0.0541     0.2709 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1       2.2943              0.0000     0.2709 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.2709 r
  tag_mem_pkt_li[19] (net)                              2.2943              0.0000     0.2709 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.2709 r
  core/tag_mem_pkt_i[21] (net)                          2.2943              0.0000     0.2709 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.2709 r
  core/fe/tag_mem_pkt_i[21] (net)                       2.2943              0.0000     0.2709 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.2709 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                   2.2943              0.0000     0.2709 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.2709 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)            2.2943              0.0000     0.2709 r
  core/fe/mem/icache/U1014/IN2 (AND2X2)                           0.0294    0.0000 &   0.2709 r
  core/fe/mem/icache/U1014/Q (AND2X2)                             0.0786    0.0932 @   0.3641 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   36.8054              0.0000     0.3641 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3641 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)         36.8054              0.0000     0.3641 r
  core/fe/mem/icache/tag_mem/icc_place4/INP (NBUFFX2)             0.0787   -0.0178 @   0.3463 r
  core/fe/mem/icache/tag_mem/icc_place4/Z (NBUFFX2)               0.0301    0.0614     0.4077 r
  core/fe/mem/icache/tag_mem/n5 (net)           2       5.7493              0.0000     0.4077 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)   0.0301  -0.0005 &   0.4072 r d 
  data arrival time                                                                    0.4072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0610


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[18] (net)                          2      86.0250              0.0000     0.1000 r
  U3305/IN5 (AO222X1)                                             0.0428    0.0153 @   0.1153 r
  U3305/Q (AO222X1)                                               0.0350    0.0668     0.1822 r
  mem_resp_li[18] (net)                         1       3.2711              0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (net)                       3.2711              0.0000     0.1822 r
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0350   -0.0005 &   0.1817 r
  uce_0__uce/U732/Q (AND2X1)                                      0.0279    0.0525     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8022              0.0000     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2341 r
  tag_mem_pkt_li[3] (net)                               1.8022              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (net)                           1.8022              0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (net)                        1.8022              0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8022              0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8022              0.0000     0.2341 r
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0279    0.0000 &   0.2341 r
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0669    0.0863 @   0.3204 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/icc_place153/INP (NBUFFX8)           0.0669    0.0003 @   0.3207 r
  core/fe/mem/icache/tag_mem/icc_place153/Z (NBUFFX8)             0.0437    0.0849     0.4056 r
  core/fe/mem/icache/tag_mem/n162 (net)         2      29.8480              0.0000     0.4056 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)   0.0437   0.0016 *   0.4072 r d 
  data arrival time                                                                    0.4072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0610


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN3 (AO22X1)   0.2029  -0.0047 &   0.2786 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0348   0.0932   0.3718 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.9939   0.0000   0.3718 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0348   0.0000 &   0.3718 r
  data arrival time                                                                    0.3718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                             0.0000     0.3364
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3364 r
  library hold time                                                        -0.0256     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.3718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0610


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  icc_place1757/INP (NBUFFX2)                                     0.0771    0.0019 @   0.1019 f
  icc_place1757/Z (NBUFFX2)                                       0.3180    0.2052 @   0.3072 f
  n2378 (net)                                  36     206.7623              0.0000     0.3072 f
  core/IN43 (bp_core_minimal_02_0)                                          0.0000     0.3072 f
  core/IN43 (net)                                     206.7623              0.0000     0.3072 f
  core/fe/IN9 (bp_fe_top_02_0)                                              0.0000     0.3072 f
  core/fe/IN9 (net)                                   206.7623              0.0000     0.3072 f
  core/fe/pc_gen/IN8 (bp_fe_pc_gen_02_0)                                    0.0000     0.3072 f
  core/fe/pc_gen/IN8 (net)                            206.7623              0.0000     0.3072 f
  core/fe/pc_gen/U190/IN1 (NOR2X0)                                0.3180    0.0022 @   0.3093 f
  core/fe/pc_gen/U190/QN (NOR2X0)                                 0.0499    0.0511     0.3604 r
  core/fe/pc_gen/n214 (net)                     1       2.6767              0.0000     0.3604 r
  core/fe/pc_gen/state_r_reg_1_/D (DFFX1)                         0.0499    0.0000 &   0.3605 r
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  clock reconvergence pessimism                                             0.0000     0.3296
  core/fe/pc_gen/state_r_reg_1_/CLK (DFFX1)                                 0.0000     0.3296 r
  library hold time                                                        -0.0302     0.2994
  data required time                                                                   0.2994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2994
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0611


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2     178.4491              0.0000     0.1000 f
  U3412/IN1 (AO222X1)                                             0.1885    0.0424 @   0.1424 f
  U3412/Q (AO222X1)                                               0.0644    0.1454     0.2877 f
  mem_resp_li[109] (net)                        1      11.6889              0.0000     0.2877 f
  uce_0__uce/mem_resp_i[109] (bp_uce_02_2)                                  0.0000     0.2877 f
  uce_0__uce/mem_resp_i[109] (net)                     11.6889              0.0000     0.2877 f
  uce_0__uce/U209/IN2 (AND2X1)                                    0.0644   -0.0041 &   0.2836 f
  uce_0__uce/U209/Q (AND2X1)                                      0.0704    0.0884     0.3720 f
  uce_0__uce/data_mem_pkt_o[53] (net)           3      17.3204              0.0000     0.3720 f
  uce_0__uce/data_mem_pkt_o[53] (bp_uce_02_2)                               0.0000     0.3720 f
  data_mem_pkt_li[52] (net)                            17.3204              0.0000     0.3720 f
  core/data_mem_pkt_i[53] (bp_core_minimal_02_0)                            0.0000     0.3720 f
  core/data_mem_pkt_i[53] (net)                        17.3204              0.0000     0.3720 f
  core/fe/data_mem_pkt_i[53] (bp_fe_top_02_0)                               0.0000     0.3720 f
  core/fe/data_mem_pkt_i[53] (net)                     17.3204              0.0000     0.3720 f
  core/fe/mem/data_mem_pkt_i[53] (bp_fe_mem_02_0)                           0.0000     0.3720 f
  core/fe/mem/data_mem_pkt_i[53] (net)                 17.3204              0.0000     0.3720 f
  core/fe/mem/icache/data_mem_pkt_i[53] (bp_fe_icache_02_0)                 0.0000     0.3720 f
  core/fe/mem/icache/data_mem_pkt_i[53] (net)          17.3204              0.0000     0.3720 f
  core/fe/mem/icache/U1508/IN1 (MUX21X1)                          0.0704   -0.0080 &   0.3640 f
  core/fe/mem/icache/U1508/Q (MUX21X1)                            0.0350    0.0717     0.4357 f
  core/fe/mem/icache/n545 (net)                 1       2.6064              0.0000     0.4357 f
  core/fe/mem/icache/uncached_load_data_r_reg_51_/D (DFFX1)       0.0350    0.0000 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_51_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0155     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0611


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2     176.3700              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.2019    0.0501 @   0.1501 f
  U3206/Q (AO222X1)                                               0.0391    0.0942     0.2443 f
  mem_resp_li[632] (net)                        1       2.1121              0.0000     0.2443 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2443 f
  uce_1__uce/mem_resp_i[62] (net)                       2.1121              0.0000     0.2443 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0391    0.0000 &   0.2443 f
  uce_1__uce/U106/Q (AND2X1)                                      0.1145    0.1073 @   0.3516 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      32.6635              0.0000     0.3516 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.3516 f
  data_mem_pkt_li[528] (net)                           32.6635              0.0000     0.3516 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.3516 f
  core/data_mem_pkt_i[529] (net)                       32.6635              0.0000     0.3516 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.3516 f
  core/be/data_mem_pkt_i[6] (net)                      32.6635              0.0000     0.3516 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.3516 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               32.6635              0.0000     0.3516 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.3516 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        32.6635              0.0000     0.3516 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.1146   -0.0210 @   0.3306 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0362    0.0777     0.4084 f
  core/be/be_mem/dcache/n2313 (net)             1       2.2839              0.0000     0.4084 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0362    0.0000 &   0.4084 f
  data arrival time                                                                    0.4084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  clock reconvergence pessimism                                             0.0000     0.3325
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3325 r
  library hold time                                                         0.0147     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.4084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0611


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2     175.7304              0.0000     0.1000 f
  U3411/IN5 (AO222X1)                                             0.2028    0.0710 @   0.1710 f
  U3411/Q (AO222X1)                                               0.0848    0.1219     0.2929 f
  mem_resp_li[108] (net)                        1      19.2305              0.0000     0.2929 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                                  0.0000     0.2929 f
  uce_0__uce/mem_resp_i[108] (net)                     19.2305              0.0000     0.2929 f
  uce_0__uce/U208/IN2 (AND2X1)                                    0.0848   -0.0065 &   0.2864 f
  uce_0__uce/U208/Q (AND2X1)                                      0.0534    0.0814     0.3678 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3      11.0325              0.0000     0.3678 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                               0.0000     0.3678 f
  data_mem_pkt_li[51] (net)                            11.0325              0.0000     0.3678 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                            0.0000     0.3678 f
  core/data_mem_pkt_i[52] (net)                        11.0325              0.0000     0.3678 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                               0.0000     0.3678 f
  core/fe/data_mem_pkt_i[52] (net)                     11.0325              0.0000     0.3678 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                           0.0000     0.3678 f
  core/fe/mem/data_mem_pkt_i[52] (net)                 11.0325              0.0000     0.3678 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)                 0.0000     0.3678 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)          11.0325              0.0000     0.3678 f
  core/fe/mem/icache/U1509/IN1 (MUX21X1)                          0.0534    0.0002 &   0.3680 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                            0.0344    0.0680     0.4360 f
  core/fe/mem/icache/n544 (net)                 1       2.3968              0.0000     0.4360 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)       0.0344    0.0000 &   0.4360 f
  data arrival time                                                                    0.4360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                             0.0000     0.3591
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)               0.0000     0.3591 r
  library hold time                                                         0.0157     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.4360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0612


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[18] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[18] (net)                          2      86.0250              0.0000     0.1000 r
  U3305/IN5 (AO222X1)                                             0.0428    0.0153 @   0.1153 r
  U3305/Q (AO222X1)                                               0.0350    0.0668     0.1822 r
  mem_resp_li[18] (net)                         1       3.2711              0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                                   0.0000     0.1822 r
  uce_0__uce/mem_resp_i[18] (net)                       3.2711              0.0000     0.1822 r
  uce_0__uce/U732/IN2 (AND2X1)                                    0.0350   -0.0005 &   0.1817 r
  uce_0__uce/U732/Q (AND2X1)                                      0.0279    0.0525     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1       1.8022              0.0000     0.2341 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                                 0.0000     0.2341 r
  tag_mem_pkt_li[3] (net)                               1.8022              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                              0.0000     0.2341 r
  core/tag_mem_pkt_i[5] (net)                           1.8022              0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                                 0.0000     0.2341 r
  core/fe/tag_mem_pkt_i[5] (net)                        1.8022              0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                             0.0000     0.2341 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                    1.8022              0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)                   0.0000     0.2341 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)             1.8022              0.0000     0.2341 r
  core/fe/mem/icache/U998/IN2 (AND2X2)                            0.0279    0.0000 &   0.2341 r
  core/fe/mem/icache/U998/Q (AND2X2)                              0.0669    0.0863 @   0.3204 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     3    27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3204 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)         27.9884              0.0000     0.3204 r
  core/fe/mem/icache/tag_mem/icc_place153/INP (NBUFFX8)           0.0669    0.0003 @   0.3207 r
  core/fe/mem/icache/tag_mem/icc_place153/Z (NBUFFX8)             0.0437    0.0849     0.4056 r
  core/fe/mem/icache/tag_mem/n162 (net)         2      29.8480              0.0000     0.4056 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)   0.0437   0.0018 *   0.4074 r d 
  data arrival time                                                                    0.4074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0612


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (bsg_dff_reset_width_p64_2)           0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/U26/IN2 (AND2X1)                0.1904    0.0008 &   0.3852 f
  core/be/be_mem/csr/sscratch_reg/U26/Q (AND2X1)                  0.0267    0.0799     0.4651 f
  core/be/be_mem/csr/sscratch_reg/n88 (net)     1       2.6546              0.0000     0.4651 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_43_/D (DFFX1)        0.0267    0.0000 &   0.4651 f
  data arrival time                                                                    0.4651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                             0.0000     0.3834
  core/be/be_mem/csr/sscratch_reg/data_r_reg_43_/CLK (DFFX1)                0.0000     0.3834 r
  library hold time                                                         0.0205     0.4039
  data required time                                                                   0.4039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4039
  data arrival time                                                                   -0.4651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0612


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2     112.4080              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0848    0.0348 @   0.1348 f
  U3243/Q (AO222X1)                                               0.0384    0.0999     0.2347 f
  mem_resp_li[665] (net)                        1       2.7400              0.0000     0.2347 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2347 f
  uce_1__uce/mem_resp_i[95] (net)                       2.7400              0.0000     0.2347 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0384    0.0000 &   0.2348 f
  uce_1__uce/U142/Q (AND2X1)                                      0.1189    0.1095 @   0.3442 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      34.1326              0.0000     0.3442 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3442 f
  data_mem_pkt_li[561] (net)                           34.1326              0.0000     0.3442 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3442 f
  core/data_mem_pkt_i[562] (net)                       34.1326              0.0000     0.3442 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3442 f
  core/be/data_mem_pkt_i[39] (net)                     34.1326              0.0000     0.3442 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3442 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              34.1326              0.0000     0.3442 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3442 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       34.1326              0.0000     0.3442 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.1190   -0.0156 @   0.3286 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0360    0.0787     0.4073 f
  core/be/be_mem/dcache/n2280 (net)             1       2.3976              0.0000     0.4073 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0360    0.0000 &   0.4073 f
  data arrival time                                                                    0.4073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  clock reconvergence pessimism                                             0.0000     0.3304
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3304 r
  library hold time                                                         0.0157     0.3461
  data required time                                                                   0.3461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3461
  data arrival time                                                                   -0.4073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0612


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN3 (AO22X1)   0.2029  -0.0047 &   0.2786 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0354   0.0937   0.3723 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.2051   0.0000   0.3723 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0354   0.0000 &   0.3723 r
  data arrival time                                                                    0.3723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                             0.0000     0.3368
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                        -0.0258     0.3110
  data required time                                                                   0.3110
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3110
  data arrival time                                                                   -0.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0613


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U29/IN2 (AND2X1)                  0.1591    0.0036 @   0.3191 r
  core/be/be_mem/csr/mcycle_reg/U29/Q (AND2X1)                    0.0321    0.0696     0.3887 r
  core/be/be_mem/csr/mcycle_reg/n50 (net)       1       3.2318              0.0000     0.3887 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_24_/D (DFFX1)          0.0321    0.0000 &   0.3888 r
  data arrival time                                                                    0.3888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3518     0.3518
  clock reconvergence pessimism                                             0.0000     0.3518
  core/be/be_mem/csr/mcycle_reg/data_r_reg_24_/CLK (DFFX1)                  0.0000     0.3518 r
  library hold time                                                        -0.0245     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.3888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0614


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2     173.7065              0.0000     0.1000 f
  U3390/IN3 (AO222X1)                                             0.2043    0.0771 @   0.1771 f
  U3390/Q (AO222X1)                                               0.0352    0.1084     0.2855 f
  mem_resp_li[89] (net)                         1       2.7048              0.0000     0.2855 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2855 f
  uce_0__uce/mem_resp_i[89] (net)                       2.7048              0.0000     0.2855 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.0352   -0.0004 &   0.2851 f
  uce_0__uce/U187/Q (AND2X1)                                      0.0795    0.0870     0.3721 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3      20.5928              0.0000     0.3721 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.3721 f
  data_mem_pkt_li[32] (net)                            20.5928              0.0000     0.3721 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.3721 f
  core/data_mem_pkt_i[33] (net)                        20.5928              0.0000     0.3721 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.3721 f
  core/fe/data_mem_pkt_i[33] (net)                     20.5928              0.0000     0.3721 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.3721 f
  core/fe/mem/data_mem_pkt_i[33] (net)                 20.5928              0.0000     0.3721 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.3721 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)          20.5928              0.0000     0.3721 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.0795   -0.0047 &   0.3675 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0369    0.0729     0.4404 f
  core/fe/mem/icache/n525 (net)                 1       2.5408              0.0000     0.4404 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0369    0.0000 &   0.4404 f
  data arrival time                                                                    0.4404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  clock reconvergence pessimism                                             0.0000     0.3649
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.3649 r
  library hold time                                                         0.0140     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.4404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0614


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN3 (AO22X1)   0.2029  -0.0049 &   0.2784 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0355   0.0939   0.3723 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   3.3026   0.0000   0.3723 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0355  -0.0006 &   0.3716 r
  data arrival time                                                                    0.3716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3359     0.3359
  clock reconvergence pessimism                                             0.0000     0.3359
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3359 r
  library hold time                                                        -0.0258     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.3716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U25/IN2 (AND2X1)                0.1904    0.0005 &   0.3849 f
  core/be/be_mem/csr/mscratch_reg/U25/Q (AND2X1)                  0.0273    0.0804     0.4653 f
  core/be/be_mem/csr/mscratch_reg/n49 (net)     1       2.8657              0.0000     0.4653 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_44_/D (DFFX1)        0.0273    0.0000 &   0.4653 f
  data arrival time                                                                    0.4653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                             0.0000     0.3834
  core/be/be_mem/csr/mscratch_reg/data_r_reg_44_/CLK (DFFX1)                0.0000     0.3834 r
  library hold time                                                         0.0204     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.4653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN3 (AO22X1)   0.2029  -0.0047 &   0.2786 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0350   0.0935   0.3720 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   3.1046   0.0000   0.3720 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0350   0.0000 &   0.3721 r
  data arrival time                                                                    0.3721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                             0.0000     0.3362
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3362 r
  library hold time                                                        -0.0256     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.3721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[31] (net)                          2      19.9940              0.0000     0.1000 f
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 f
  U3321/Q (AO222X1)                                               0.0368    0.0806     0.1814 f
  mem_resp_li[31] (net)                         1       2.2484              0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (net)                       2.2484              0.0000     0.1814 f
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0368    0.0000 &   0.1814 f
  uce_0__uce/U745/Q (AND2X1)                                      0.0335    0.0592     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6487              0.0000     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2406 f
  tag_mem_pkt_li[16] (net)                              4.6487              0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (net)                          4.6487              0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (net)                       4.6487              0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6487              0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6487              0.0000     0.2406 f
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0335   -0.0026 &   0.2380 f
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1209    0.1094 @   0.3473 f
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (net)         34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/icc_place148/INP (NBUFFX16)          0.1209   -0.0317 @   0.3156 f
  core/fe/mem/icache/tag_mem/icc_place148/Z (NBUFFX16)            0.0397    0.0899     0.4056 f
  core/fe/mem/icache/tag_mem/n157 (net)         2      35.1221              0.0000     0.4056 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[46] (saed90_248x64_1P_bit)   0.0397   0.0021 *   0.4077 f d 
  data arrival time                                                                    0.4077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN26 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN26 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN19 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN19 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_checker/IN17 (bp_be_checker_top_02_0)                          0.0000     0.1000 f
  core/be/be_checker/IN17 (net)                       348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i (net)          348.0841              0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 348.0841           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 348.0841   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.1499   0.0604 @   0.1604 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.2029   0.1228   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  22.2677   0.0000   0.2833 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN3 (AO22X1)   0.2029  -0.0048 &   0.2784 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0349   0.0935   0.3719 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   3.1093   0.0000   0.3719 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0349   0.0000 &   0.3719 r
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                             0.0000     0.3360
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3360 r
  library hold time                                                        -0.0256     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0616


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2     166.3721              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.1748    0.0632 @   0.1632 f
  U3264/Q (AO222X1)                                               0.0553    0.0988     0.2620 f
  mem_resp_li[684] (net)                        1       8.2623              0.0000     0.2620 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2620 f
  uce_1__uce/mem_resp_i[114] (net)                      8.2623              0.0000     0.2620 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0553   -0.0095 &   0.2525 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0874    0.0960     0.3485 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      23.2150              0.0000     0.3485 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3485 f
  data_mem_pkt_li[580] (net)                           23.2150              0.0000     0.3485 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3485 f
  core/data_mem_pkt_i[581] (net)                       23.2150              0.0000     0.3485 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3485 f
  core/be/data_mem_pkt_i[58] (net)                     23.2150              0.0000     0.3485 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3485 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              23.2150              0.0000     0.3485 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3485 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       23.2150              0.0000     0.3485 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0874   -0.0139 &   0.3346 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0331    0.0738     0.4084 f
  core/be/be_mem/dcache/n2261 (net)             1       2.3714              0.0000     0.4084 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0331    0.0000 &   0.4084 f
  data arrival time                                                                    0.4084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  clock reconvergence pessimism                                             0.0000     0.3313
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3313 r
  library hold time                                                         0.0154     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.4084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN20 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (bsg_dff_reset_width_p64_2)           0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/IN5 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/sscratch_reg/U25/IN2 (AND2X1)                0.1904    0.0005 &   0.3849 f
  core/be/be_mem/csr/sscratch_reg/U25/Q (AND2X1)                  0.0274    0.0804     0.4653 f
  core/be/be_mem/csr/sscratch_reg/n90 (net)     1       2.8906              0.0000     0.4653 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_44_/D (DFFX1)        0.0274    0.0000 &   0.4653 f
  data arrival time                                                                    0.4653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                             0.0000     0.3833
  core/be/be_mem/csr/sscratch_reg/data_r_reg_44_/CLK (DFFX1)                0.0000     0.3833 r
  library hold time                                                         0.0204     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.4653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U22/IN2 (AND2X1)                0.1904    0.0002 &   0.3846 f
  core/be/be_mem/csr/mscratch_reg/U22/Q (AND2X1)                  0.0281    0.0809     0.4655 f
  core/be/be_mem/csr/mscratch_reg/n45 (net)     1       3.1228              0.0000     0.4655 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_46_/D (DFFX1)        0.0281    0.0000 &   0.4656 f
  data arrival time                                                                    0.4656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/mscratch_reg/data_r_reg_46_/CLK (DFFX1)                0.0000     0.3836 r
  library hold time                                                         0.0202     0.4039
  data required time                                                                   0.4039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4039
  data arrival time                                                                   -0.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: mem_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[31] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[31] (net)                          2      19.9940              0.0000     0.1000 f
  U3321/IN3 (AO222X1)                                             0.0024    0.0008 @   0.1008 f
  U3321/Q (AO222X1)                                               0.0368    0.0806     0.1814 f
  mem_resp_li[31] (net)                         1       2.2484              0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (bp_uce_02_2)                                   0.0000     0.1814 f
  uce_0__uce/mem_resp_i[31] (net)                       2.2484              0.0000     0.1814 f
  uce_0__uce/U745/IN2 (AND2X1)                                    0.0368    0.0000 &   0.1814 f
  uce_0__uce/U745/Q (AND2X1)                                      0.0335    0.0592     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (net)            1       4.6487              0.0000     0.2406 f
  uce_0__uce/tag_mem_pkt_o[18] (bp_uce_02_2)                                0.0000     0.2406 f
  tag_mem_pkt_li[16] (net)                              4.6487              0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (bp_core_minimal_02_0)                             0.0000     0.2406 f
  core/tag_mem_pkt_i[18] (net)                          4.6487              0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (bp_fe_top_02_0)                                0.0000     0.2406 f
  core/fe/tag_mem_pkt_i[18] (net)                       4.6487              0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (bp_fe_mem_02_0)                            0.0000     0.2406 f
  core/fe/mem/tag_mem_pkt_i[18] (net)                   4.6487              0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (bp_fe_icache_02_0)                  0.0000     0.2406 f
  core/fe/mem/icache/tag_mem_pkt_i[18] (net)            4.6487              0.0000     0.2406 f
  core/fe/mem/icache/U1011/IN2 (AND2X1)                           0.0335   -0.0026 &   0.2380 f
  core/fe/mem/icache/U1011/Q (AND2X1)                             0.1209    0.1094 @   0.3473 f
  core/fe/mem/icache/tag_mem_data_li[15] (net)     3   34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.3473 f
  core/fe/mem/icache/tag_mem/data_i[139] (net)         34.7780              0.0000     0.3473 f
  core/fe/mem/icache/tag_mem/icc_place148/INP (NBUFFX16)          0.1209   -0.0317 @   0.3156 f
  core/fe/mem/icache/tag_mem/icc_place148/Z (NBUFFX16)            0.0397    0.0899     0.4056 f
  core/fe/mem/icache/tag_mem/n157 (net)         2      35.1221              0.0000     0.4056 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[15] (saed90_248x64_1P_bit)   0.0397   0.0024 *   0.4079 f d 
  data arrival time                                                                    0.4079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2962     0.2962
  clock reconvergence pessimism                                             0.0000     0.2962
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.2962 r
  library hold time                                                         0.0500     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcycle_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                25     348.0841              0.0000     0.1000 f
  core/IN37 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN37 (net)                                     348.0841              0.0000     0.1000 f
  core/be/IN28 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN28 (net)                                  348.0841              0.0000     0.1000 f
  core/be/be_mem/IN33 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN33 (net)                           348.0841              0.0000     0.1000 f
  core/be/be_mem/icc_place7/INP (INVX0)                           0.1505    0.0655 @   0.1655 f
  core/be/be_mem/icc_place7/ZN (INVX0)                            0.0591    0.0314     0.1970 r
  core/be/be_mem/n80 (net)                      1       2.2456              0.0000     0.1970 r
  core/be/be_mem/icc_route_opt3/INP (NBUFFX2)                     0.0591   -0.0005 &   0.1964 r
  core/be/be_mem/icc_route_opt3/Z (NBUFFX2)                       0.1582    0.1191 @   0.3155 r
  core/be/be_mem/n6 (net)                      36      93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (bp_be_csr_02_0)                                   0.0000     0.3155 r
  core/be/be_mem/csr/IN6 (net)                         93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (bsg_dff_reset_width_p48_2)         0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/reset_i (net)          93.8761              0.0000     0.3155 r
  core/be/be_mem/csr/mcycle_reg/U40/IN2 (AND2X1)                  0.1585    0.0036 @   0.3192 r
  core/be/be_mem/csr/mcycle_reg/U40/Q (AND2X1)                    0.0319    0.0695     0.3886 r
  core/be/be_mem/csr/mcycle_reg/n30 (net)       1       3.2134              0.0000     0.3886 r
  core/be/be_mem/csr/mcycle_reg/data_r_reg_14_/D (DFFX1)          0.0319    0.0000 &   0.3887 r
  data arrival time                                                                    0.3887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3514     0.3514
  clock reconvergence pessimism                                             0.0000     0.3514
  core/be/be_mem/csr/mcycle_reg/data_r_reg_14_/CLK (DFFX1)                  0.0000     0.3514 r
  library hold time                                                        -0.0245     0.3269
  data required time                                                                   0.3269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3269
  data arrival time                                                                   -0.3887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0617


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                25     352.9071              0.0000     0.1000 r
  icc_place1756/INP (NBUFFX8)                                     0.1379    0.0332 @   0.1332 r
  icc_place1756/Z (NBUFFX8)                                       0.0975    0.1248 @   0.2581 r
  n2377 (net)                                  21     147.8182              0.0000     0.2581 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.2581 r
  core/IN47 (net)                                     147.8182              0.0000     0.2581 r
  core/be/IN33 (bp_be_top_02_0)                                             0.0000     0.2581 r
  core/be/IN33 (net)                                  147.8182              0.0000     0.2581 r
  core/be/be_mem/IN36 (bp_be_mem_top_02_0)                                  0.0000     0.2581 r
  core/be/be_mem/IN36 (net)                           147.8182              0.0000     0.2581 r
  core/be/be_mem/icc_place4/INP (INVX0)                           0.0975    0.0045 @   0.2625 r
  core/be/be_mem/icc_place4/ZN (INVX0)                            0.1904    0.1219     0.3844 f
  core/be/be_mem/n57 (net)                     14      33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (bp_be_csr_02_0)                                  0.0000     0.3844 f
  core/be/be_mem/csr/IN19 (net)                        33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (bsg_dff_reset_width_p64_3)           0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/IN6 (net)            33.1298              0.0000     0.3844 f
  core/be/be_mem/csr/mscratch_reg/U27/IN2 (AND2X1)                0.1904    0.0006 &   0.3850 f
  core/be/be_mem/csr/mscratch_reg/U27/Q (AND2X1)                  0.0273    0.0804     0.4654 f
  core/be/be_mem/csr/mscratch_reg/n53 (net)     1       2.8642              0.0000     0.4654 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_42_/D (DFFX1)        0.0273    0.0000 &   0.4655 f
  data arrival time                                                                    0.4655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                             0.0000     0.3833
  core/be/be_mem/csr/mscratch_reg/data_r_reg_42_/CLK (DFFX1)                0.0000     0.3833 r
  library hold time                                                         0.0204     0.4037
  data required time                                                                   0.4037
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4037
  data arrival time                                                                   -0.4655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0618


1
