
KilometerTracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d7c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08004f08  08004f08  00014f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005190  08005190  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08005190  08005190  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005190  08005190  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005190  08005190  00015190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005194  08005194  00015194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005198  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c0  20000068  08005200  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08005200  00020528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005b4e  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019c8  00000000  00000000  00025c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  000275f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000577  00000000  00000000  00027d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016ef1  00000000  00000000  000282ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007a5b  00000000  00000000  0003f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00075aec  00000000  00000000  00046c4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000023c4  00000000  00000000  000bc738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000beafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004eec 	.word	0x08004eec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08004eec 	.word	0x08004eec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <toRadians>:
    decimalCoord.longitude = convertToDecimalDegrees(floor(coord.longitude / 100), fmod(coord.longitude, 100));
    return decimalCoord;
}

// Function to convert degrees to radians
double toRadians(double degree) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	ed87 0b00 	vstr	d0, [r7]
    return degree * (M_PI / 180.0);
 8000bda:	a309      	add	r3, pc, #36	; (adr r3, 8000c00 <toRadians+0x30>)
 8000bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000be0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000be4:	f7ff fcac 	bl	8000540 <__aeabi_dmul>
 8000be8:	4602      	mov	r2, r0
 8000bea:	460b      	mov	r3, r1
 8000bec:	ec43 2b17 	vmov	d7, r2, r3
}
 8000bf0:	eeb0 0a47 	vmov.f32	s0, s14
 8000bf4:	eef0 0a67 	vmov.f32	s1, s15
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	a2529d39 	.word	0xa2529d39
 8000c04:	3f91df46 	.word	0x3f91df46

08000c08 <haversineDistance>:

// Function to compute the Haversine distance between two coordinates
double haversineDistance(struct Coordinate coord1, struct Coordinate coord2) {
 8000c08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c0c:	ed2d 8b02 	vpush	{d8}
 8000c10:	b096      	sub	sp, #88	; 0x58
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	eeb0 6a40 	vmov.f32	s12, s0
 8000c18:	eef0 6a60 	vmov.f32	s13, s1
 8000c1c:	eeb0 7a41 	vmov.f32	s14, s2
 8000c20:	eef0 7a61 	vmov.f32	s15, s3
 8000c24:	ed87 6a02 	vstr	s12, [r7, #8]
 8000c28:	edc7 6a03 	vstr	s13, [r7, #12]
 8000c2c:	ed87 7a00 	vstr	s14, [r7]
 8000c30:	edc7 7a01 	vstr	s15, [r7, #4]
    // Convert latitude and longitude from degrees to radians
    double lat1 = toRadians(coord1.latitude / 100.0);
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff fc2a 	bl	8000490 <__aeabi_f2d>
 8000c3c:	f04f 0200 	mov.w	r2, #0
 8000c40:	4b99      	ldr	r3, [pc, #612]	; (8000ea8 <haversineDistance+0x2a0>)
 8000c42:	f7ff fda7 	bl	8000794 <__aeabi_ddiv>
 8000c46:	4602      	mov	r2, r0
 8000c48:	460b      	mov	r3, r1
 8000c4a:	ec43 2b17 	vmov	d7, r2, r3
 8000c4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000c52:	eef0 0a67 	vmov.f32	s1, s15
 8000c56:	f7ff ffbb 	bl	8000bd0 <toRadians>
 8000c5a:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    double lon1 = toRadians(coord1.longitude / 100.0);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fc15 	bl	8000490 <__aeabi_f2d>
 8000c66:	f04f 0200 	mov.w	r2, #0
 8000c6a:	4b8f      	ldr	r3, [pc, #572]	; (8000ea8 <haversineDistance+0x2a0>)
 8000c6c:	f7ff fd92 	bl	8000794 <__aeabi_ddiv>
 8000c70:	4602      	mov	r2, r0
 8000c72:	460b      	mov	r3, r1
 8000c74:	ec43 2b17 	vmov	d7, r2, r3
 8000c78:	eeb0 0a47 	vmov.f32	s0, s14
 8000c7c:	eef0 0a67 	vmov.f32	s1, s15
 8000c80:	f7ff ffa6 	bl	8000bd0 <toRadians>
 8000c84:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
    double lat2 = toRadians(coord2.latitude / 100.0);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fc00 	bl	8000490 <__aeabi_f2d>
 8000c90:	f04f 0200 	mov.w	r2, #0
 8000c94:	4b84      	ldr	r3, [pc, #528]	; (8000ea8 <haversineDistance+0x2a0>)
 8000c96:	f7ff fd7d 	bl	8000794 <__aeabi_ddiv>
 8000c9a:	4602      	mov	r2, r0
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	ec43 2b17 	vmov	d7, r2, r3
 8000ca2:	eeb0 0a47 	vmov.f32	s0, s14
 8000ca6:	eef0 0a67 	vmov.f32	s1, s15
 8000caa:	f7ff ff91 	bl	8000bd0 <toRadians>
 8000cae:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
    double lon2 = toRadians(coord2.longitude / 100.0);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fbeb 	bl	8000490 <__aeabi_f2d>
 8000cba:	f04f 0200 	mov.w	r2, #0
 8000cbe:	4b7a      	ldr	r3, [pc, #488]	; (8000ea8 <haversineDistance+0x2a0>)
 8000cc0:	f7ff fd68 	bl	8000794 <__aeabi_ddiv>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	ec43 2b17 	vmov	d7, r2, r3
 8000ccc:	eeb0 0a47 	vmov.f32	s0, s14
 8000cd0:	eef0 0a67 	vmov.f32	s1, s15
 8000cd4:	f7ff ff7c 	bl	8000bd0 <toRadians>
 8000cd8:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38

    // Compute differences in coordinates
    double dlat = lat2 - lat1;
 8000cdc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000ce0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8000ce4:	f7ff fa74 	bl	80001d0 <__aeabi_dsub>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double dlon = lon2 - lon1;
 8000cf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000cf4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8000cf8:	f7ff fa6a 	bl	80001d0 <__aeabi_dsub>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	460b      	mov	r3, r1
 8000d00:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    // Haversine formula
    double a = sin(dlat / 2) * sin(dlat / 2) + cos(lat1) * cos(lat2) * sin(dlon / 2) * sin(dlon / 2);
 8000d04:	f04f 0200 	mov.w	r2, #0
 8000d08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d0c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000d10:	f7ff fd40 	bl	8000794 <__aeabi_ddiv>
 8000d14:	4602      	mov	r2, r0
 8000d16:	460b      	mov	r3, r1
 8000d18:	ec43 2b17 	vmov	d7, r2, r3
 8000d1c:	eeb0 0a47 	vmov.f32	s0, s14
 8000d20:	eef0 0a67 	vmov.f32	s1, s15
 8000d24:	f002 fd5c 	bl	80037e0 <sin>
 8000d28:	ec55 4b10 	vmov	r4, r5, d0
 8000d2c:	f04f 0200 	mov.w	r2, #0
 8000d30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d34:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8000d38:	f7ff fd2c 	bl	8000794 <__aeabi_ddiv>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	ec43 2b17 	vmov	d7, r2, r3
 8000d44:	eeb0 0a47 	vmov.f32	s0, s14
 8000d48:	eef0 0a67 	vmov.f32	s1, s15
 8000d4c:	f002 fd48 	bl	80037e0 <sin>
 8000d50:	ec53 2b10 	vmov	r2, r3, d0
 8000d54:	4620      	mov	r0, r4
 8000d56:	4629      	mov	r1, r5
 8000d58:	f7ff fbf2 	bl	8000540 <__aeabi_dmul>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	460b      	mov	r3, r1
 8000d60:	4614      	mov	r4, r2
 8000d62:	461d      	mov	r5, r3
 8000d64:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 8000d68:	f002 fce6 	bl	8003738 <cos>
 8000d6c:	ec59 8b10 	vmov	r8, r9, d0
 8000d70:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8000d74:	f002 fce0 	bl	8003738 <cos>
 8000d78:	ec53 2b10 	vmov	r2, r3, d0
 8000d7c:	4640      	mov	r0, r8
 8000d7e:	4649      	mov	r1, r9
 8000d80:	f7ff fbde 	bl	8000540 <__aeabi_dmul>
 8000d84:	4602      	mov	r2, r0
 8000d86:	460b      	mov	r3, r1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	4699      	mov	r9, r3
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d94:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000d98:	f7ff fcfc 	bl	8000794 <__aeabi_ddiv>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	ec43 2b17 	vmov	d7, r2, r3
 8000da4:	eeb0 0a47 	vmov.f32	s0, s14
 8000da8:	eef0 0a67 	vmov.f32	s1, s15
 8000dac:	f002 fd18 	bl	80037e0 <sin>
 8000db0:	ec53 2b10 	vmov	r2, r3, d0
 8000db4:	4640      	mov	r0, r8
 8000db6:	4649      	mov	r1, r9
 8000db8:	f7ff fbc2 	bl	8000540 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4690      	mov	r8, r2
 8000dc2:	4699      	mov	r9, r3
 8000dc4:	f04f 0200 	mov.w	r2, #0
 8000dc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000dcc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000dd0:	f7ff fce0 	bl	8000794 <__aeabi_ddiv>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	ec43 2b17 	vmov	d7, r2, r3
 8000ddc:	eeb0 0a47 	vmov.f32	s0, s14
 8000de0:	eef0 0a67 	vmov.f32	s1, s15
 8000de4:	f002 fcfc 	bl	80037e0 <sin>
 8000de8:	ec53 2b10 	vmov	r2, r3, d0
 8000dec:	4640      	mov	r0, r8
 8000dee:	4649      	mov	r1, r9
 8000df0:	f7ff fba6 	bl	8000540 <__aeabi_dmul>
 8000df4:	4602      	mov	r2, r0
 8000df6:	460b      	mov	r3, r1
 8000df8:	4620      	mov	r0, r4
 8000dfa:	4629      	mov	r1, r5
 8000dfc:	f7ff f9ea 	bl	80001d4 <__adddf3>
 8000e00:	4602      	mov	r2, r0
 8000e02:	460b      	mov	r3, r1
 8000e04:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 8000e08:	ed97 0b08 	vldr	d0, [r7, #32]
 8000e0c:	f002 fc66 	bl	80036dc <sqrt>
 8000e10:	eeb0 8a40 	vmov.f32	s16, s0
 8000e14:	eef0 8a60 	vmov.f32	s17, s1
 8000e18:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e1c:	f04f 0000 	mov.w	r0, #0
 8000e20:	4922      	ldr	r1, [pc, #136]	; (8000eac <haversineDistance+0x2a4>)
 8000e22:	f7ff f9d5 	bl	80001d0 <__aeabi_dsub>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	ec43 2b17 	vmov	d7, r2, r3
 8000e2e:	eeb0 0a47 	vmov.f32	s0, s14
 8000e32:	eef0 0a67 	vmov.f32	s1, s15
 8000e36:	f002 fc51 	bl	80036dc <sqrt>
 8000e3a:	eeb0 7a40 	vmov.f32	s14, s0
 8000e3e:	eef0 7a60 	vmov.f32	s15, s1
 8000e42:	eeb0 1a47 	vmov.f32	s2, s14
 8000e46:	eef0 1a67 	vmov.f32	s3, s15
 8000e4a:	eeb0 0a48 	vmov.f32	s0, s16
 8000e4e:	eef0 0a68 	vmov.f32	s1, s17
 8000e52:	f002 fc41 	bl	80036d8 <atan2>
 8000e56:	ec51 0b10 	vmov	r0, r1, d0
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	f7ff f9b9 	bl	80001d4 <__adddf3>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // Distance in meters
    double distance = EARTH_RADIUS * c;
 8000e6a:	a30d      	add	r3, pc, #52	; (adr r3, 8000ea0 <haversineDistance+0x298>)
 8000e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e74:	f7ff fb64 	bl	8000540 <__aeabi_dmul>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    return distance;
 8000e80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000e84:	ec43 2b17 	vmov	d7, r2, r3
}
 8000e88:	eeb0 0a47 	vmov.f32	s0, s14
 8000e8c:	eef0 0a67 	vmov.f32	s1, s15
 8000e90:	3758      	adds	r7, #88	; 0x58
 8000e92:	46bd      	mov	sp, r7
 8000e94:	ecbd 8b02 	vpop	{d8}
 8000e98:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000e9c:	f3af 8000 	nop.w
 8000ea0:	00000000 	.word	0x00000000
 8000ea4:	41584dae 	.word	0x41584dae
 8000ea8:	40590000 	.word	0x40590000
 8000eac:	3ff00000 	.word	0x3ff00000

08000eb0 <get_device_position>:
uint8_t started = 0;
uint8_t write_index = 0;

uint16_t temp_parse_progress = 0;

struct position get_device_position(void) {
 8000eb0:	b5b0      	push	{r4, r5, r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < 512 - 5; ++i) {  // Ensure buffer has at least 512 elements
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	e18b      	b.n	80011d6 <get_device_position+0x326>
		if (buffer[i] == START_GNGGA_MESSAGE_STRING[0] && buffer[i+1] == START_GNGGA_MESSAGE_STRING[1] &&
 8000ebe:	4ac2      	ldr	r2, [pc, #776]	; (80011c8 <get_device_position+0x318>)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2247      	movs	r2, #71	; 0x47
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	f040 8181 	bne.w	80011d0 <get_device_position+0x320>
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	4abd      	ldr	r2, [pc, #756]	; (80011c8 <get_device_position+0x318>)
 8000ed4:	5cd3      	ldrb	r3, [r2, r3]
 8000ed6:	224e      	movs	r2, #78	; 0x4e
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	f040 8179 	bne.w	80011d0 <get_device_position+0x320>
			buffer[i+2] == START_GNGGA_MESSAGE_STRING[2] && buffer[i+3] == START_GNGGA_MESSAGE_STRING[3] &&
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3302      	adds	r3, #2
 8000ee2:	4ab9      	ldr	r2, [pc, #740]	; (80011c8 <get_device_position+0x318>)
 8000ee4:	5cd3      	ldrb	r3, [r2, r3]
 8000ee6:	2247      	movs	r2, #71	; 0x47
		if (buffer[i] == START_GNGGA_MESSAGE_STRING[0] && buffer[i+1] == START_GNGGA_MESSAGE_STRING[1] &&
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	f040 8171 	bne.w	80011d0 <get_device_position+0x320>
			buffer[i+2] == START_GNGGA_MESSAGE_STRING[2] && buffer[i+3] == START_GNGGA_MESSAGE_STRING[3] &&
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3303      	adds	r3, #3
 8000ef2:	4ab5      	ldr	r2, [pc, #724]	; (80011c8 <get_device_position+0x318>)
 8000ef4:	5cd3      	ldrb	r3, [r2, r3]
 8000ef6:	2247      	movs	r2, #71	; 0x47
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	f040 8169 	bne.w	80011d0 <get_device_position+0x320>
			buffer[i+4] == START_GNGGA_MESSAGE_STRING[4]) {
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	3304      	adds	r3, #4
 8000f02:	4ab1      	ldr	r2, [pc, #708]	; (80011c8 <get_device_position+0x318>)
 8000f04:	5cd3      	ldrb	r3, [r2, r3]
 8000f06:	2241      	movs	r2, #65	; 0x41
			buffer[i+2] == START_GNGGA_MESSAGE_STRING[2] && buffer[i+3] == START_GNGGA_MESSAGE_STRING[3] &&
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	f040 8161 	bne.w	80011d0 <get_device_position+0x320>

			// Parse latitude from the buffer
			last_detected_position.LAT = (buffer[i+17] - '0') * 1000 +
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3311      	adds	r3, #17
 8000f12:	4aad      	ldr	r2, [pc, #692]	; (80011c8 <get_device_position+0x318>)
 8000f14:	5cd3      	ldrb	r3, [r2, r3]
 8000f16:	3b30      	subs	r3, #48	; 0x30
 8000f18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f1c:	fb03 f202 	mul.w	r2, r3, r2
										 (buffer[i+18] - '0') * 100 +
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3312      	adds	r3, #18
 8000f24:	49a8      	ldr	r1, [pc, #672]	; (80011c8 <get_device_position+0x318>)
 8000f26:	5ccb      	ldrb	r3, [r1, r3]
 8000f28:	3b30      	subs	r3, #48	; 0x30
 8000f2a:	2164      	movs	r1, #100	; 0x64
 8000f2c:	fb01 f303 	mul.w	r3, r1, r3
			last_detected_position.LAT = (buffer[i+17] - '0') * 1000 +
 8000f30:	18d1      	adds	r1, r2, r3
										 (buffer[i+19] - '0') * 10 +
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	3313      	adds	r3, #19
 8000f36:	4aa4      	ldr	r2, [pc, #656]	; (80011c8 <get_device_position+0x318>)
 8000f38:	5cd3      	ldrb	r3, [r2, r3]
 8000f3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000f3e:	4613      	mov	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4413      	add	r3, r2
 8000f44:	005b      	lsls	r3, r3, #1
										 (buffer[i+18] - '0') * 100 +
 8000f46:	18ca      	adds	r2, r1, r3
										 (buffer[i+20] - '0') +
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	3314      	adds	r3, #20
 8000f4c:	499e      	ldr	r1, [pc, #632]	; (80011c8 <get_device_position+0x318>)
 8000f4e:	5ccb      	ldrb	r3, [r1, r3]
 8000f50:	3b30      	subs	r3, #48	; 0x30
										 (buffer[i+19] - '0') * 10 +
 8000f52:	4413      	add	r3, r2
										 (buffer[i+20] - '0') +
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fa89 	bl	800046c <__aeabi_i2d>
 8000f5a:	4604      	mov	r4, r0
 8000f5c:	460d      	mov	r5, r1
										 (float)(buffer[i+22] - '0') * 0.1 +
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3316      	adds	r3, #22
 8000f62:	4a99      	ldr	r2, [pc, #612]	; (80011c8 <get_device_position+0x318>)
 8000f64:	5cd3      	ldrb	r3, [r2, r3]
 8000f66:	3b30      	subs	r3, #48	; 0x30
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f70:	ee17 0a90 	vmov	r0, s15
 8000f74:	f7ff fa8c 	bl	8000490 <__aeabi_f2d>
 8000f78:	a38b      	add	r3, pc, #556	; (adr r3, 80011a8 <get_device_position+0x2f8>)
 8000f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7e:	f7ff fadf 	bl	8000540 <__aeabi_dmul>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
										 (buffer[i+20] - '0') +
 8000f86:	4620      	mov	r0, r4
 8000f88:	4629      	mov	r1, r5
 8000f8a:	f7ff f923 	bl	80001d4 <__adddf3>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	4614      	mov	r4, r2
 8000f94:	461d      	mov	r5, r3
										 (float)(buffer[i+23] - '0') * 0.01 +
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	3317      	adds	r3, #23
 8000f9a:	4a8b      	ldr	r2, [pc, #556]	; (80011c8 <get_device_position+0x318>)
 8000f9c:	5cd3      	ldrb	r3, [r2, r3]
 8000f9e:	3b30      	subs	r3, #48	; 0x30
 8000fa0:	ee07 3a90 	vmov	s15, r3
 8000fa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fa8:	ee17 0a90 	vmov	r0, s15
 8000fac:	f7ff fa70 	bl	8000490 <__aeabi_f2d>
 8000fb0:	a37f      	add	r3, pc, #508	; (adr r3, 80011b0 <get_device_position+0x300>)
 8000fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb6:	f7ff fac3 	bl	8000540 <__aeabi_dmul>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
										 (float)(buffer[i+22] - '0') * 0.1 +
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	4629      	mov	r1, r5
 8000fc2:	f7ff f907 	bl	80001d4 <__adddf3>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	4614      	mov	r4, r2
 8000fcc:	461d      	mov	r5, r3
										 (float)(buffer[i+24] - '0') * 0.001 +
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3318      	adds	r3, #24
 8000fd2:	4a7d      	ldr	r2, [pc, #500]	; (80011c8 <get_device_position+0x318>)
 8000fd4:	5cd3      	ldrb	r3, [r2, r3]
 8000fd6:	3b30      	subs	r3, #48	; 0x30
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fe0:	ee17 0a90 	vmov	r0, s15
 8000fe4:	f7ff fa54 	bl	8000490 <__aeabi_f2d>
 8000fe8:	a373      	add	r3, pc, #460	; (adr r3, 80011b8 <get_device_position+0x308>)
 8000fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fee:	f7ff faa7 	bl	8000540 <__aeabi_dmul>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
										 (float)(buffer[i+23] - '0') * 0.01 +
 8000ff6:	4620      	mov	r0, r4
 8000ff8:	4629      	mov	r1, r5
 8000ffa:	f7ff f8eb 	bl	80001d4 <__adddf3>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4614      	mov	r4, r2
 8001004:	461d      	mov	r5, r3
										 (float)(buffer[i+25] - '0') * 0.0001;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3319      	adds	r3, #25
 800100a:	4a6f      	ldr	r2, [pc, #444]	; (80011c8 <get_device_position+0x318>)
 800100c:	5cd3      	ldrb	r3, [r2, r3]
 800100e:	3b30      	subs	r3, #48	; 0x30
 8001010:	ee07 3a90 	vmov	s15, r3
 8001014:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001018:	ee17 0a90 	vmov	r0, s15
 800101c:	f7ff fa38 	bl	8000490 <__aeabi_f2d>
 8001020:	a367      	add	r3, pc, #412	; (adr r3, 80011c0 <get_device_position+0x310>)
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	f7ff fa8b 	bl	8000540 <__aeabi_dmul>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
										 (float)(buffer[i+24] - '0') * 0.001 +
 800102e:	4620      	mov	r0, r4
 8001030:	4629      	mov	r1, r5
 8001032:	f7ff f8cf 	bl	80001d4 <__adddf3>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f7ff fd77 	bl	8000b30 <__aeabi_d2f>
 8001042:	4603      	mov	r3, r0
			last_detected_position.LAT = (buffer[i+17] - '0') * 1000 +
 8001044:	4a61      	ldr	r2, [pc, #388]	; (80011cc <get_device_position+0x31c>)
 8001046:	6013      	str	r3, [r2, #0]

			// Parse longitude from the buffer
			last_detected_position.LON = (buffer[i+29] - '0') * 10000 +
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	331d      	adds	r3, #29
 800104c:	4a5e      	ldr	r2, [pc, #376]	; (80011c8 <get_device_position+0x318>)
 800104e:	5cd3      	ldrb	r3, [r2, r3]
 8001050:	3b30      	subs	r3, #48	; 0x30
 8001052:	f242 7210 	movw	r2, #10000	; 0x2710
 8001056:	fb03 f202 	mul.w	r2, r3, r2
										 (buffer[i+30] - '0') * 1000 +
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	331e      	adds	r3, #30
 800105e:	495a      	ldr	r1, [pc, #360]	; (80011c8 <get_device_position+0x318>)
 8001060:	5ccb      	ldrb	r3, [r1, r3]
 8001062:	3b30      	subs	r3, #48	; 0x30
 8001064:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001068:	fb01 f303 	mul.w	r3, r1, r3
			last_detected_position.LON = (buffer[i+29] - '0') * 10000 +
 800106c:	441a      	add	r2, r3
										 (buffer[i+31] - '0') * 100 +
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	331f      	adds	r3, #31
 8001072:	4955      	ldr	r1, [pc, #340]	; (80011c8 <get_device_position+0x318>)
 8001074:	5ccb      	ldrb	r3, [r1, r3]
 8001076:	3b30      	subs	r3, #48	; 0x30
 8001078:	2164      	movs	r1, #100	; 0x64
 800107a:	fb01 f303 	mul.w	r3, r1, r3
										 (buffer[i+30] - '0') * 1000 +
 800107e:	18d1      	adds	r1, r2, r3
										 (buffer[i+32] - '0') * 10 +
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	3320      	adds	r3, #32
 8001084:	4a50      	ldr	r2, [pc, #320]	; (80011c8 <get_device_position+0x318>)
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800108c:	4613      	mov	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	4413      	add	r3, r2
 8001092:	005b      	lsls	r3, r3, #1
										 (buffer[i+31] - '0') * 100 +
 8001094:	18ca      	adds	r2, r1, r3
										 (buffer[i+33] - '0') +
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3321      	adds	r3, #33	; 0x21
 800109a:	494b      	ldr	r1, [pc, #300]	; (80011c8 <get_device_position+0x318>)
 800109c:	5ccb      	ldrb	r3, [r1, r3]
 800109e:	3b30      	subs	r3, #48	; 0x30
										 (buffer[i+32] - '0') * 10 +
 80010a0:	4413      	add	r3, r2
										 (buffer[i+33] - '0') +
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff f9e2 	bl	800046c <__aeabi_i2d>
 80010a8:	4604      	mov	r4, r0
 80010aa:	460d      	mov	r5, r1
										 (float)(buffer[i+35] - '0') * 0.1 +
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	3323      	adds	r3, #35	; 0x23
 80010b0:	4a45      	ldr	r2, [pc, #276]	; (80011c8 <get_device_position+0x318>)
 80010b2:	5cd3      	ldrb	r3, [r2, r3]
 80010b4:	3b30      	subs	r3, #48	; 0x30
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010be:	ee17 0a90 	vmov	r0, s15
 80010c2:	f7ff f9e5 	bl	8000490 <__aeabi_f2d>
 80010c6:	a338      	add	r3, pc, #224	; (adr r3, 80011a8 <get_device_position+0x2f8>)
 80010c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010cc:	f7ff fa38 	bl	8000540 <__aeabi_dmul>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
										 (buffer[i+33] - '0') +
 80010d4:	4620      	mov	r0, r4
 80010d6:	4629      	mov	r1, r5
 80010d8:	f7ff f87c 	bl	80001d4 <__adddf3>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4614      	mov	r4, r2
 80010e2:	461d      	mov	r5, r3
										 (float)(buffer[i+36] - '0') * 0.01 +
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	3324      	adds	r3, #36	; 0x24
 80010e8:	4a37      	ldr	r2, [pc, #220]	; (80011c8 <get_device_position+0x318>)
 80010ea:	5cd3      	ldrb	r3, [r2, r3]
 80010ec:	3b30      	subs	r3, #48	; 0x30
 80010ee:	ee07 3a90 	vmov	s15, r3
 80010f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010f6:	ee17 0a90 	vmov	r0, s15
 80010fa:	f7ff f9c9 	bl	8000490 <__aeabi_f2d>
 80010fe:	a32c      	add	r3, pc, #176	; (adr r3, 80011b0 <get_device_position+0x300>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff fa1c 	bl	8000540 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
										 (float)(buffer[i+35] - '0') * 0.1 +
 800110c:	4620      	mov	r0, r4
 800110e:	4629      	mov	r1, r5
 8001110:	f7ff f860 	bl	80001d4 <__adddf3>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4614      	mov	r4, r2
 800111a:	461d      	mov	r5, r3
										 (float)(buffer[i+37] - '0') * 0.001 +
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	3325      	adds	r3, #37	; 0x25
 8001120:	4a29      	ldr	r2, [pc, #164]	; (80011c8 <get_device_position+0x318>)
 8001122:	5cd3      	ldrb	r3, [r2, r3]
 8001124:	3b30      	subs	r3, #48	; 0x30
 8001126:	ee07 3a90 	vmov	s15, r3
 800112a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112e:	ee17 0a90 	vmov	r0, s15
 8001132:	f7ff f9ad 	bl	8000490 <__aeabi_f2d>
 8001136:	a320      	add	r3, pc, #128	; (adr r3, 80011b8 <get_device_position+0x308>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fa00 	bl	8000540 <__aeabi_dmul>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
										 (float)(buffer[i+36] - '0') * 0.01 +
 8001144:	4620      	mov	r0, r4
 8001146:	4629      	mov	r1, r5
 8001148:	f7ff f844 	bl	80001d4 <__adddf3>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4614      	mov	r4, r2
 8001152:	461d      	mov	r5, r3
										 (float)(buffer[i+38] - '0') * 0.0001;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3326      	adds	r3, #38	; 0x26
 8001158:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <get_device_position+0x318>)
 800115a:	5cd3      	ldrb	r3, [r2, r3]
 800115c:	3b30      	subs	r3, #48	; 0x30
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001166:	ee17 0a90 	vmov	r0, s15
 800116a:	f7ff f991 	bl	8000490 <__aeabi_f2d>
 800116e:	a314      	add	r3, pc, #80	; (adr r3, 80011c0 <get_device_position+0x310>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	f7ff f9e4 	bl	8000540 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
										 (float)(buffer[i+37] - '0') * 0.001 +
 800117c:	4620      	mov	r0, r4
 800117e:	4629      	mov	r1, r5
 8001180:	f7ff f828 	bl	80001d4 <__adddf3>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff fcd0 	bl	8000b30 <__aeabi_d2f>
 8001190:	4603      	mov	r3, r0
			last_detected_position.LON = (buffer[i+29] - '0') * 10000 +
 8001192:	4a0e      	ldr	r2, [pc, #56]	; (80011cc <get_device_position+0x31c>)
 8001194:	6093      	str	r3, [r2, #8]

			// Parse fix quality from the buffer
			last_detected_position.fix = buffer[i+42] - '0';
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	332a      	adds	r3, #42	; 0x2a
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <get_device_position+0x318>)
 800119c:	5cd3      	ldrb	r3, [r2, r3]
 800119e:	3b30      	subs	r3, #48	; 0x30
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <get_device_position+0x31c>)
 80011a4:	735a      	strb	r2, [r3, #13]

			// Assuming other position members need to be set as well

			// Break out of the loop after finding the GNGGA message
			break;
 80011a6:	e01b      	b.n	80011e0 <get_device_position+0x330>
 80011a8:	9999999a 	.word	0x9999999a
 80011ac:	3fb99999 	.word	0x3fb99999
 80011b0:	47ae147b 	.word	0x47ae147b
 80011b4:	3f847ae1 	.word	0x3f847ae1
 80011b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80011bc:	3f50624d 	.word	0x3f50624d
 80011c0:	eb1c432d 	.word	0xeb1c432d
 80011c4:	3f1a36e2 	.word	0x3f1a36e2
 80011c8:	20000094 	.word	0x20000094
 80011cc:	20000084 	.word	0x20000084
	for (int i = 0; i < 512 - 5; ++i) {  // Ensure buffer has at least 512 elements
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	3301      	adds	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f5b3 7ffd 	cmp.w	r3, #506	; 0x1fa
 80011dc:	f77f ae6f 	ble.w	8000ebe <get_device_position+0xe>
		}
	}


    return last_detected_position;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <get_device_position+0x348>)
 80011e4:	461c      	mov	r4, r3
 80011e6:	4613      	mov	r3, r2
 80011e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bdb0      	pop	{r4, r5, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000084 	.word	0x20000084

080011fc <set_RGB_led>:
#include "RGB_led.h"

void set_RGB_led(uint8_t R, uint8_t G, uint8_t B)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
 8001206:	460b      	mov	r3, r1
 8001208:	71bb      	strb	r3, [r7, #6]
 800120a:	4613      	mov	r3, r2
 800120c:	717b      	strb	r3, [r7, #5]
	GPIO_set_pin(RGB_R_PIN, R);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4619      	mov	r1, r3
 8001212:	2001      	movs	r0, #1
 8001214:	f000 fbb8 	bl	8001988 <GPIO_set_pin>
	GPIO_set_pin(RGB_G_PIN, G);
 8001218:	79bb      	ldrb	r3, [r7, #6]
 800121a:	4619      	mov	r1, r3
 800121c:	2002      	movs	r0, #2
 800121e:	f000 fbb3 	bl	8001988 <GPIO_set_pin>
	GPIO_set_pin(RGB_B_PIN, B);
 8001222:	797b      	ldrb	r3, [r7, #5]
 8001224:	4619      	mov	r1, r3
 8001226:	2010      	movs	r0, #16
 8001228:	f000 fbae 	bl	8001988 <GPIO_set_pin>
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <readButton>:
uint8_t result = BUTTON_STATE_INACTIVE;
uint8_t long_pressed = 0;
uint16_t active_samples = 0;

uint8_t readButton()
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	result = BUTTON_STATE_INACTIVE;
 8001238:	4b32      	ldr	r3, [pc, #200]	; (8001304 <readButton+0xd0>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
	pin_state = GPIO_is_pin_set(PIN_BUTTON, PIN_BUTTON_MASK);
 800123e:	2162      	movs	r1, #98	; 0x62
 8001240:	2001      	movs	r0, #1
 8001242:	f000 fbbd 	bl	80019c0 <GPIO_is_pin_set>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	4b2f      	ldr	r3, [pc, #188]	; (8001308 <readButton+0xd4>)
 800124c:	701a      	strb	r2, [r3, #0]

	if(!long_pressed && !pin_state && !pin_state_prev && !pin_state_prev_prev)
 800124e:	4b2f      	ldr	r3, [pc, #188]	; (800130c <readButton+0xd8>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d111      	bne.n	800127a <readButton+0x46>
 8001256:	4b2c      	ldr	r3, [pc, #176]	; (8001308 <readButton+0xd4>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10d      	bne.n	800127a <readButton+0x46>
 800125e:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <readButton+0xdc>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d109      	bne.n	800127a <readButton+0x46>
 8001266:	4b2b      	ldr	r3, [pc, #172]	; (8001314 <readButton+0xe0>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d105      	bne.n	800127a <readButton+0x46>
	{
		active_samples++;
 800126e:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <readButton+0xe4>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	b29a      	uxth	r2, r3
 8001276:	4b28      	ldr	r3, [pc, #160]	; (8001318 <readButton+0xe4>)
 8001278:	801a      	strh	r2, [r3, #0]
	}

	if(long_pressed && pin_state && pin_state_prev && pin_state_prev_prev)
 800127a:	4b24      	ldr	r3, [pc, #144]	; (800130c <readButton+0xd8>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00e      	beq.n	80012a0 <readButton+0x6c>
 8001282:	4b21      	ldr	r3, [pc, #132]	; (8001308 <readButton+0xd4>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00a      	beq.n	80012a0 <readButton+0x6c>
 800128a:	4b21      	ldr	r3, [pc, #132]	; (8001310 <readButton+0xdc>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d006      	beq.n	80012a0 <readButton+0x6c>
 8001292:	4b20      	ldr	r3, [pc, #128]	; (8001314 <readButton+0xe0>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d002      	beq.n	80012a0 <readButton+0x6c>
	{
		long_pressed = 0;
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <readButton+0xd8>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
	}

	if(active_samples > LONG_PRESS_SAMPLES)
 80012a0:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <readButton+0xe4>)
 80012a2:	881b      	ldrh	r3, [r3, #0]
 80012a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012a8:	d909      	bls.n	80012be <readButton+0x8a>
	{
		result = BUTTON_STATE_LONG_PRESS;
 80012aa:	4b16      	ldr	r3, [pc, #88]	; (8001304 <readButton+0xd0>)
 80012ac:	2202      	movs	r2, #2
 80012ae:	701a      	strb	r2, [r3, #0]
		active_samples = 0;
 80012b0:	4b19      	ldr	r3, [pc, #100]	; (8001318 <readButton+0xe4>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	801a      	strh	r2, [r3, #0]
		long_pressed = 1;
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <readButton+0xd8>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
 80012bc:	e015      	b.n	80012ea <readButton+0xb6>
	}
	else if(active_samples > SHORT_PRESS_SAMPLES)
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <readButton+0xe4>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d911      	bls.n	80012ea <readButton+0xb6>
	{
		if(pin_state && pin_state_prev && pin_state_prev_prev)
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <readButton+0xd4>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00d      	beq.n	80012ea <readButton+0xb6>
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <readButton+0xdc>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d009      	beq.n	80012ea <readButton+0xb6>
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <readButton+0xe0>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d005      	beq.n	80012ea <readButton+0xb6>
		{
			result = BUTTON_STATE_PRESS;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <readButton+0xd0>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
			active_samples = 0;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <readButton+0xe4>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	801a      	strh	r2, [r3, #0]
		}
	}

	pin_state_prev_prev = pin_state_prev;
 80012ea:	4b09      	ldr	r3, [pc, #36]	; (8001310 <readButton+0xdc>)
 80012ec:	781a      	ldrb	r2, [r3, #0]
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <readButton+0xe0>)
 80012f0:	701a      	strb	r2, [r3, #0]
	pin_state_prev = pin_state;
 80012f2:	4b05      	ldr	r3, [pc, #20]	; (8001308 <readButton+0xd4>)
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <readButton+0xdc>)
 80012f8:	701a      	strb	r2, [r3, #0]
	return result;
 80012fa:	4b02      	ldr	r3, [pc, #8]	; (8001304 <readButton+0xd0>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000297 	.word	0x20000297
 8001308:	20000294 	.word	0x20000294
 800130c:	20000298 	.word	0x20000298
 8001310:	20000295 	.word	0x20000295
 8001314:	20000296 	.word	0x20000296
 8001318:	2000029a 	.word	0x2000029a

0800131c <extractDigits>:
#include "display_7seg.h"

uint8_t digit = 0;
uint8_t thousands, hundreds, tens, ones;

void extractDigits(uint16_t number) {
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	80fb      	strh	r3, [r7, #6]
    ones = number % 10;
 8001326:	88fa      	ldrh	r2, [r7, #6]
 8001328:	4b25      	ldr	r3, [pc, #148]	; (80013c0 <extractDigits+0xa4>)
 800132a:	fba3 1302 	umull	r1, r3, r3, r2
 800132e:	08d9      	lsrs	r1, r3, #3
 8001330:	460b      	mov	r3, r1
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	440b      	add	r3, r1
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	b29b      	uxth	r3, r3
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <extractDigits+0xa8>)
 8001340:	701a      	strb	r2, [r3, #0]
    tens = (number / 10) % 10;
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <extractDigits+0xa4>)
 8001346:	fba2 2303 	umull	r2, r3, r2, r3
 800134a:	08db      	lsrs	r3, r3, #3
 800134c:	b29a      	uxth	r2, r3
 800134e:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <extractDigits+0xa4>)
 8001350:	fba3 1302 	umull	r1, r3, r3, r2
 8001354:	08d9      	lsrs	r1, r3, #3
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	b29b      	uxth	r3, r3
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <extractDigits+0xac>)
 8001366:	701a      	strb	r2, [r3, #0]
    hundreds = (number / 100) % 10;
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	4a18      	ldr	r2, [pc, #96]	; (80013cc <extractDigits+0xb0>)
 800136c:	fba2 2303 	umull	r2, r3, r2, r3
 8001370:	095b      	lsrs	r3, r3, #5
 8001372:	b29a      	uxth	r2, r3
 8001374:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <extractDigits+0xa4>)
 8001376:	fba3 1302 	umull	r1, r3, r3, r2
 800137a:	08d9      	lsrs	r1, r3, #3
 800137c:	460b      	mov	r3, r1
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	440b      	add	r3, r1
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <extractDigits+0xb4>)
 800138c:	701a      	strb	r2, [r3, #0]
    thousands = (number / 1000) % 10;
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	4a10      	ldr	r2, [pc, #64]	; (80013d4 <extractDigits+0xb8>)
 8001392:	fba2 2303 	umull	r2, r3, r2, r3
 8001396:	099b      	lsrs	r3, r3, #6
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <extractDigits+0xa4>)
 800139c:	fba3 1302 	umull	r1, r3, r3, r2
 80013a0:	08d9      	lsrs	r1, r3, #3
 80013a2:	460b      	mov	r3, r1
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <extractDigits+0xbc>)
 80013b2:	701a      	strb	r2, [r3, #0]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	200002a0 	.word	0x200002a0
 80013c8:	2000029f 	.word	0x2000029f
 80013cc:	51eb851f 	.word	0x51eb851f
 80013d0:	2000029e 	.word	0x2000029e
 80013d4:	10624dd3 	.word	0x10624dd3
 80013d8:	2000029d 	.word	0x2000029d

080013dc <setDigit>:

void setDigit()
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	if(digit == 0)
 80013e0:	4b38      	ldr	r3, [pc, #224]	; (80014c4 <setDigit+0xe8>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d117      	bne.n	8001418 <setDigit+0x3c>
	{
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1,1,PIN_ENABLE_DIGIT_1_MASK);
 80013e8:	2262      	movs	r2, #98	; 0x62
 80013ea:	2101      	movs	r1, #1
 80013ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80013f0:	f000 fb14 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_10,0,PIN_ENABLE_DIGIT_10_MASK);
 80013f4:	2262      	movs	r2, #98	; 0x62
 80013f6:	2100      	movs	r1, #0
 80013f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013fc:	f000 fb0e 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_100,0,PIN_ENABLE_DIGIT_100_MASK);
 8001400:	2261      	movs	r2, #97	; 0x61
 8001402:	2100      	movs	r1, #0
 8001404:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001408:	f000 fb08 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1000,0,PIN_ENABLE_DIGIT_1000_MASK);
 800140c:	2262      	movs	r2, #98	; 0x62
 800140e:	2100      	movs	r1, #0
 8001410:	2008      	movs	r0, #8
 8001412:	f000 fb03 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1,0,PIN_ENABLE_DIGIT_1_MASK);
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_10,0,PIN_ENABLE_DIGIT_10_MASK);
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_100,0,PIN_ENABLE_DIGIT_100_MASK);
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1000,1,PIN_ENABLE_DIGIT_1000_MASK);
	}
}
 8001416:	e052      	b.n	80014be <setDigit+0xe2>
	else if(digit == 1)
 8001418:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <setDigit+0xe8>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d117      	bne.n	8001450 <setDigit+0x74>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1,0,PIN_ENABLE_DIGIT_1_MASK);
 8001420:	2262      	movs	r2, #98	; 0x62
 8001422:	2100      	movs	r1, #0
 8001424:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001428:	f000 faf8 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_10,1,PIN_ENABLE_DIGIT_10_MASK);
 800142c:	2262      	movs	r2, #98	; 0x62
 800142e:	2101      	movs	r1, #1
 8001430:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001434:	f000 faf2 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_100,0,PIN_ENABLE_DIGIT_100_MASK);
 8001438:	2261      	movs	r2, #97	; 0x61
 800143a:	2100      	movs	r1, #0
 800143c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001440:	f000 faec 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1000,0,PIN_ENABLE_DIGIT_1000_MASK);
 8001444:	2262      	movs	r2, #98	; 0x62
 8001446:	2100      	movs	r1, #0
 8001448:	2008      	movs	r0, #8
 800144a:	f000 fae7 	bl	8001a1c <GPIO_set_pin_with_mask>
}
 800144e:	e036      	b.n	80014be <setDigit+0xe2>
	else if(digit == 2)
 8001450:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <setDigit+0xe8>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b02      	cmp	r3, #2
 8001456:	d117      	bne.n	8001488 <setDigit+0xac>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1,0,PIN_ENABLE_DIGIT_1_MASK);
 8001458:	2262      	movs	r2, #98	; 0x62
 800145a:	2100      	movs	r1, #0
 800145c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001460:	f000 fadc 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_10,0,PIN_ENABLE_DIGIT_10_MASK);
 8001464:	2262      	movs	r2, #98	; 0x62
 8001466:	2100      	movs	r1, #0
 8001468:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800146c:	f000 fad6 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_100,1,PIN_ENABLE_DIGIT_100_MASK);
 8001470:	2261      	movs	r2, #97	; 0x61
 8001472:	2101      	movs	r1, #1
 8001474:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001478:	f000 fad0 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1000,0,PIN_ENABLE_DIGIT_1000_MASK);
 800147c:	2262      	movs	r2, #98	; 0x62
 800147e:	2100      	movs	r1, #0
 8001480:	2008      	movs	r0, #8
 8001482:	f000 facb 	bl	8001a1c <GPIO_set_pin_with_mask>
}
 8001486:	e01a      	b.n	80014be <setDigit+0xe2>
	else if(digit == 3)
 8001488:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <setDigit+0xe8>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b03      	cmp	r3, #3
 800148e:	d116      	bne.n	80014be <setDigit+0xe2>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1,0,PIN_ENABLE_DIGIT_1_MASK);
 8001490:	2262      	movs	r2, #98	; 0x62
 8001492:	2100      	movs	r1, #0
 8001494:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001498:	f000 fac0 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_10,0,PIN_ENABLE_DIGIT_10_MASK);
 800149c:	2262      	movs	r2, #98	; 0x62
 800149e:	2100      	movs	r1, #0
 80014a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014a4:	f000 faba 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_100,0,PIN_ENABLE_DIGIT_100_MASK);
 80014a8:	2261      	movs	r2, #97	; 0x61
 80014aa:	2100      	movs	r1, #0
 80014ac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80014b0:	f000 fab4 	bl	8001a1c <GPIO_set_pin_with_mask>
		GPIO_set_pin_with_mask(PIN_ENABLE_DIGIT_1000,1,PIN_ENABLE_DIGIT_1000_MASK);
 80014b4:	2262      	movs	r2, #98	; 0x62
 80014b6:	2101      	movs	r1, #1
 80014b8:	2008      	movs	r0, #8
 80014ba:	f000 faaf 	bl	8001a1c <GPIO_set_pin_with_mask>
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000029c 	.word	0x2000029c

080014c8 <writeNumber>:

void writeNumber(uint8_t digitValue)
{
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
	// Define segment patterns for each digit with active-low logic
	const uint16_t segmentPatterns[] = {
 80014d2:	4b42      	ldr	r3, [pc, #264]	; (80015dc <writeNumber+0x114>)
 80014d4:	f107 0408 	add.w	r4, r7, #8
 80014d8:	461d      	mov	r5, r3
 80014da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014de:	682b      	ldr	r3, [r5, #0]
 80014e0:	6023      	str	r3, [r4, #0]
		0x0007, // 7
		0x007F, // 8
		0x006F  // 9
	};

	uint16_t pattern = 0; // Default pattern for unsupported digits
 80014e2:	2300      	movs	r3, #0
 80014e4:	83fb      	strh	r3, [r7, #30]

	// Check if digitValue is within the valid range (0 to 9)
	if (digitValue >= 0 && digitValue <= 9)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b09      	cmp	r3, #9
 80014ea:	d806      	bhi.n	80014fa <writeNumber+0x32>
	{
		pattern = segmentPatterns[digitValue];
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	3320      	adds	r3, #32
 80014f2:	443b      	add	r3, r7
 80014f4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80014f8:	83fb      	strh	r3, [r7, #30]
	}

	// Set segment pins based on the inverted pattern
	GPIO_set_pin_with_mask(PIN_SEGMENT_A, !(pattern & (1 << 0)), PIN_SEGMENT_A_MASK);
 80014fa:	8bfb      	ldrh	r3, [r7, #30]
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	2b00      	cmp	r3, #0
 8001502:	bf0c      	ite	eq
 8001504:	2301      	moveq	r3, #1
 8001506:	2300      	movne	r3, #0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2262      	movs	r2, #98	; 0x62
 800150c:	4619      	mov	r1, r3
 800150e:	2020      	movs	r0, #32
 8001510:	f000 fa84 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_B, !(pattern & (1 << 1)), PIN_SEGMENT_B_MASK);
 8001514:	8bfb      	ldrh	r3, [r7, #30]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	bf0c      	ite	eq
 800151e:	2301      	moveq	r3, #1
 8001520:	2300      	movne	r3, #0
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2262      	movs	r2, #98	; 0x62
 8001526:	4619      	mov	r1, r3
 8001528:	2010      	movs	r0, #16
 800152a:	f000 fa77 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_C, !(pattern & (1 << 2)), PIN_SEGMENT_C_MASK);
 800152e:	8bfb      	ldrh	r3, [r7, #30]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	bf0c      	ite	eq
 8001538:	2301      	moveq	r3, #1
 800153a:	2300      	movne	r3, #0
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2262      	movs	r2, #98	; 0x62
 8001540:	4619      	mov	r1, r3
 8001542:	2040      	movs	r0, #64	; 0x40
 8001544:	f000 fa6a 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_D, !(pattern & (1 << 3)), PIN_SEGMENT_D_MASK);
 8001548:	8bfb      	ldrh	r3, [r7, #30]
 800154a:	f003 0308 	and.w	r3, r3, #8
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf0c      	ite	eq
 8001552:	2301      	moveq	r3, #1
 8001554:	2300      	movne	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2261      	movs	r2, #97	; 0x61
 800155a:	4619      	mov	r1, r3
 800155c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001560:	f000 fa5c 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_E, !(pattern & (1 << 4)), PIN_SEGMENT_E_MASK);
 8001564:	8bfb      	ldrh	r3, [r7, #30]
 8001566:	f003 0310 	and.w	r3, r3, #16
 800156a:	2b00      	cmp	r3, #0
 800156c:	bf0c      	ite	eq
 800156e:	2301      	moveq	r3, #1
 8001570:	2300      	movne	r3, #0
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2261      	movs	r2, #97	; 0x61
 8001576:	4619      	mov	r1, r3
 8001578:	f44f 7000 	mov.w	r0, #512	; 0x200
 800157c:	f000 fa4e 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_F, !(pattern & (1 << 5)), PIN_SEGMENT_F_MASK);
 8001580:	8bfb      	ldrh	r3, [r7, #30]
 8001582:	f003 0320 	and.w	r3, r3, #32
 8001586:	2b00      	cmp	r3, #0
 8001588:	bf0c      	ite	eq
 800158a:	2301      	moveq	r3, #1
 800158c:	2300      	movne	r3, #0
 800158e:	b2db      	uxtb	r3, r3
 8001590:	2263      	movs	r2, #99	; 0x63
 8001592:	4619      	mov	r1, r3
 8001594:	2080      	movs	r0, #128	; 0x80
 8001596:	f000 fa41 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_G, !(pattern & (1 << 6)), PIN_SEGMENT_G_MASK);
 800159a:	8bfb      	ldrh	r3, [r7, #30]
 800159c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	bf0c      	ite	eq
 80015a4:	2301      	moveq	r3, #1
 80015a6:	2300      	movne	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2262      	movs	r2, #98	; 0x62
 80015ac:	4619      	mov	r1, r3
 80015ae:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80015b2:	f000 fa33 	bl	8001a1c <GPIO_set_pin_with_mask>
	GPIO_set_pin_with_mask(PIN_SEGMENT_DOT, !(pattern & (1 << 7)), PIN_SEGMENT_DOT_MASK);
 80015b6:	8bfb      	ldrh	r3, [r7, #30]
 80015b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf0c      	ite	eq
 80015c0:	2301      	moveq	r3, #1
 80015c2:	2300      	movne	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2262      	movs	r2, #98	; 0x62
 80015c8:	4619      	mov	r1, r3
 80015ca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80015ce:	f000 fa25 	bl	8001a1c <GPIO_set_pin_with_mask>

}
 80015d2:	bf00      	nop
 80015d4:	3720      	adds	r7, #32
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bdb0      	pop	{r4, r5, r7, pc}
 80015da:	bf00      	nop
 80015dc:	08004f08 	.word	0x08004f08

080015e0 <writeDigit>:



void writeDigit()
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	if(digit == 0)
 80015e4:	4b14      	ldr	r3, [pc, #80]	; (8001638 <writeDigit+0x58>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <writeDigit+0x18>
	{
		writeNumber(hundreds);
 80015ec:	4b13      	ldr	r3, [pc, #76]	; (800163c <writeDigit+0x5c>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff ff69 	bl	80014c8 <writeNumber>
	}
	else if(digit == 3)
	{
		writeNumber(thousands);
	}
}
 80015f6:	e01c      	b.n	8001632 <writeDigit+0x52>
	else if(digit == 1)
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <writeDigit+0x58>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d105      	bne.n	800160c <writeDigit+0x2c>
		writeNumber(ones);
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <writeDigit+0x60>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff5f 	bl	80014c8 <writeNumber>
}
 800160a:	e012      	b.n	8001632 <writeDigit+0x52>
	else if(digit == 2)
 800160c:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <writeDigit+0x58>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d105      	bne.n	8001620 <writeDigit+0x40>
		writeNumber(tens);
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <writeDigit+0x64>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff ff55 	bl	80014c8 <writeNumber>
}
 800161e:	e008      	b.n	8001632 <writeDigit+0x52>
	else if(digit == 3)
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <writeDigit+0x58>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b03      	cmp	r3, #3
 8001626:	d104      	bne.n	8001632 <writeDigit+0x52>
		writeNumber(thousands);
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <writeDigit+0x68>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ff4b 	bl	80014c8 <writeNumber>
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000029c 	.word	0x2000029c
 800163c:	2000029e 	.word	0x2000029e
 8001640:	200002a0 	.word	0x200002a0
 8001644:	2000029f 	.word	0x2000029f
 8001648:	2000029d 	.word	0x2000029d

0800164c <handle_display>:

void handle_display(uint16_t number)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	80fb      	strh	r3, [r7, #6]
	setDigit();
 8001656:	f7ff fec1 	bl	80013dc <setDigit>

	extractDigits(number);
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fe5d 	bl	800131c <extractDigits>

	writeDigit();
 8001662:	f7ff ffbd 	bl	80015e0 <writeDigit>

	digit++;
 8001666:	4b08      	ldr	r3, [pc, #32]	; (8001688 <handle_display+0x3c>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <handle_display+0x3c>)
 8001670:	701a      	strb	r2, [r3, #0]
	if(digit > 3)
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <handle_display+0x3c>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b03      	cmp	r3, #3
 8001678:	d902      	bls.n	8001680 <handle_display+0x34>
		digit = 0;
 800167a:	4b03      	ldr	r3, [pc, #12]	; (8001688 <handle_display+0x3c>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	2000029c 	.word	0x2000029c

0800168c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001690:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	0a1b      	lsrs	r3, r3, #8
 8001696:	f003 0307 	and.w	r3, r3, #7
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	db0b      	blt.n	80016d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	f003 021f 	and.w	r2, r3, #31
 80016c0:	4907      	ldr	r1, [pc, #28]	; (80016e0 <__NVIC_EnableIRQ+0x38>)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	2001      	movs	r0, #1
 80016ca:	fa00 f202 	lsl.w	r2, r0, r2
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000e100 	.word	0xe000e100

080016e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	db0a      	blt.n	800170e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	490c      	ldr	r1, [pc, #48]	; (8001730 <__NVIC_SetPriority+0x4c>)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	0112      	lsls	r2, r2, #4
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	440b      	add	r3, r1
 8001708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800170c:	e00a      	b.n	8001724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	b2da      	uxtb	r2, r3
 8001712:	4908      	ldr	r1, [pc, #32]	; (8001734 <__NVIC_SetPriority+0x50>)
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	3b04      	subs	r3, #4
 800171c:	0112      	lsls	r2, r2, #4
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	440b      	add	r3, r1
 8001722:	761a      	strb	r2, [r3, #24]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000e100 	.word	0xe000e100
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001738:	b480      	push	{r7}
 800173a:	b089      	sub	sp, #36	; 0x24
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f1c3 0307 	rsb	r3, r3, #7
 8001752:	2b04      	cmp	r3, #4
 8001754:	bf28      	it	cs
 8001756:	2304      	movcs	r3, #4
 8001758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3304      	adds	r3, #4
 800175e:	2b06      	cmp	r3, #6
 8001760:	d902      	bls.n	8001768 <NVIC_EncodePriority+0x30>
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3b03      	subs	r3, #3
 8001766:	e000      	b.n	800176a <NVIC_EncodePriority+0x32>
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	f04f 32ff 	mov.w	r2, #4294967295
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43da      	mvns	r2, r3
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	401a      	ands	r2, r3
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001780:	f04f 31ff 	mov.w	r1, #4294967295
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	fa01 f303 	lsl.w	r3, r1, r3
 800178a:	43d9      	mvns	r1, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	4313      	orrs	r3, r2
         );
}
 8001792:	4618      	mov	r0, r3
 8001794:	3724      	adds	r7, #36	; 0x24
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017aa:	695a      	ldr	r2, [r3, #20]
 80017ac:	4907      	ldr	r1, [pc, #28]	; (80017cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017b6:	695a      	ldr	r2, [r3, #20]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4013      	ands	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017be:	68fb      	ldr	r3, [r7, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40021000 	.word	0x40021000

080017d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80017d4:	2001      	movs	r0, #1
 80017d6:	f7ff ffe3 	bl	80017a0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80017da:	f7ff ff57 	bl	800168c <__NVIC_GetPriorityGrouping>
 80017de:	4603      	mov	r3, r0
 80017e0:	2200      	movs	r2, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ffa7 	bl	8001738 <NVIC_EncodePriority>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4619      	mov	r1, r3
 80017ee:	200e      	movs	r0, #14
 80017f0:	f7ff ff78 	bl	80016e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80017f4:	200e      	movs	r0, #14
 80017f6:	f7ff ff57 	bl	80016a8 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80017fa:	f7ff ff47 	bl	800168c <__NVIC_GetPriorityGrouping>
 80017fe:	4603      	mov	r3, r0
 8001800:	2200      	movs	r2, #0
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff97 	bl	8001738 <NVIC_EncodePriority>
 800180a:	4603      	mov	r3, r0
 800180c:	4619      	mov	r1, r3
 800180e:	200f      	movs	r0, #15
 8001810:	f7ff ff68 	bl	80016e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001814:	200f      	movs	r0, #15
 8001816:	f7ff ff47 	bl	80016a8 <__NVIC_EnableIRQ>

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <LL_AHB1_GRP1_EnableClock>:
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800182a:	695a      	ldr	r2, [r3, #20]
 800182c:	4907      	ldr	r1, [pc, #28]	; (800184c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4313      	orrs	r3, r2
 8001832:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001834:	4b05      	ldr	r3, [pc, #20]	; (800184c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4013      	ands	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	40021000 	.word	0x40021000

08001850 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	691a      	ldr	r2, [r3, #16]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	4013      	ands	r3, r2
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	bf0c      	ite	eq
 8001868:	2301      	moveq	r3, #1
 800186a:	2300      	movne	r3, #0
 800186c:	b2db      	uxtb	r3, r3
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	619a      	str	r2, [r3, #24]
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	463b      	mov	r3, r7
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
 80018c8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80018ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018ce:	f7ff ffa7 	bl	8001820 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80018d2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80018d6:	f7ff ffa3 	bl	8001820 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80018da:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80018de:	f7ff ff9f 	bl	8001820 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_8
 80018e2:	f240 7113 	movw	r1, #1811	; 0x713
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ea:	f7ff ffd4 	bl	8001896 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9|LL_GPIO_PIN_10);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15
 80018ee:	f24e 4178 	movw	r1, #58488	; 0xe478
 80018f2:	4823      	ldr	r0, [pc, #140]	; (8001980 <MX_GPIO_Init+0xcc>)
 80018f4:	f7ff ffcf 	bl	8001896 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6);

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_7);
 80018f8:	2180      	movs	r1, #128	; 0x80
 80018fa:	4822      	ldr	r0, [pc, #136]	; (8001984 <MX_GPIO_Init+0xd0>)
 80018fc:	f7ff ffcb 	bl	8001896 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_8
 8001900:	f240 7313 	movw	r3, #1811	; 0x713
 8001904:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_9|LL_GPIO_PIN_10;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001906:	2301      	movs	r3, #1
 8001908:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	463b      	mov	r3, r7
 8001918:	4619      	mov	r1, r3
 800191a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191e:	f001 fb61 	bl	8002fe4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001922:	2301      	movs	r3, #1
 8001924:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192e:	463b      	mov	r3, r7
 8001930:	4619      	mov	r1, r3
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_GPIO_Init+0xcc>)
 8001934:	f001 fb56 	bl	8002fe4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15
 8001938:	f24e 4378 	movw	r3, #58488	; 0xe478
 800193c:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800193e:	2301      	movs	r3, #1
 8001940:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	463b      	mov	r3, r7
 8001950:	4619      	mov	r1, r3
 8001952:	480b      	ldr	r0, [pc, #44]	; (8001980 <MX_GPIO_Init+0xcc>)
 8001954:	f001 fb46 	bl	8002fe4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800195c:	2301      	movs	r3, #1
 800195e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800196c:	463b      	mov	r3, r7
 800196e:	4619      	mov	r1, r3
 8001970:	4804      	ldr	r0, [pc, #16]	; (8001984 <MX_GPIO_Init+0xd0>)
 8001972:	f001 fb37 	bl	8002fe4 <LL_GPIO_Init>

}
 8001976:	bf00      	nop
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	48000400 	.word	0x48000400
 8001984:	48000800 	.word	0x48000800

08001988 <GPIO_set_pin>:

/* USER CODE BEGIN 2 */
void GPIO_set_pin(uint32_t PIN,uint8_t state)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	460b      	mov	r3, r1
 8001992:	70fb      	strb	r3, [r7, #3]
	if(state == 0){
 8001994:	78fb      	ldrb	r3, [r7, #3]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d105      	bne.n	80019a6 <GPIO_set_pin+0x1e>
		LL_GPIO_ResetOutputPin(GPIOA, PIN);
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a0:	f7ff ff79 	bl	8001896 <LL_GPIO_ResetOutputPin>
	}
	else if(state == 1)
	{
		LL_GPIO_SetOutputPin(GPIOA, PIN);
	}
} 
 80019a4:	e007      	b.n	80019b6 <GPIO_set_pin+0x2e>
	else if(state == 1)
 80019a6:	78fb      	ldrb	r3, [r7, #3]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d104      	bne.n	80019b6 <GPIO_set_pin+0x2e>
		LL_GPIO_SetOutputPin(GPIOA, PIN);
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b2:	f7ff ff62 	bl	800187a <LL_GPIO_SetOutputPin>
} 
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <GPIO_is_pin_set>:

uint8_t GPIO_is_pin_set(uint32_t PIN, char mask)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	70fb      	strb	r3, [r7, #3]
	if(mask == 'a')
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	2b61      	cmp	r3, #97	; 0x61
 80019d0:	d107      	bne.n	80019e2 <GPIO_is_pin_set+0x22>
		return LL_GPIO_IsInputPinSet(GPIOA, PIN);
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d8:	f7ff ff3a 	bl	8001850 <LL_GPIO_IsInputPinSet>
 80019dc:	4603      	mov	r3, r0
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	e013      	b.n	8001a0a <GPIO_is_pin_set+0x4a>
	else if(mask == 'b')
 80019e2:	78fb      	ldrb	r3, [r7, #3]
 80019e4:	2b62      	cmp	r3, #98	; 0x62
 80019e6:	d106      	bne.n	80019f6 <GPIO_is_pin_set+0x36>
		return LL_GPIO_IsInputPinSet(GPIOB, PIN);
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	480a      	ldr	r0, [pc, #40]	; (8001a14 <GPIO_is_pin_set+0x54>)
 80019ec:	f7ff ff30 	bl	8001850 <LL_GPIO_IsInputPinSet>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	e009      	b.n	8001a0a <GPIO_is_pin_set+0x4a>
	else if(mask == 'c')
 80019f6:	78fb      	ldrb	r3, [r7, #3]
 80019f8:	2b63      	cmp	r3, #99	; 0x63
 80019fa:	d106      	bne.n	8001a0a <GPIO_is_pin_set+0x4a>
		return LL_GPIO_IsInputPinSet(GPIOC, PIN);
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	4806      	ldr	r0, [pc, #24]	; (8001a18 <GPIO_is_pin_set+0x58>)
 8001a00:	f7ff ff26 	bl	8001850 <LL_GPIO_IsInputPinSet>
 8001a04:	4603      	mov	r3, r0
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	e7ff      	b.n	8001a0a <GPIO_is_pin_set+0x4a>
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	48000400 	.word	0x48000400
 8001a18:	48000800 	.word	0x48000800

08001a1c <GPIO_set_pin_with_mask>:


void GPIO_set_pin_with_mask(uint32_t PIN, uint8_t state, char mask)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	70fb      	strb	r3, [r7, #3]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	70bb      	strb	r3, [r7, #2]
	if(state == 0)
 8001a2c:	78fb      	ldrb	r3, [r7, #3]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d118      	bne.n	8001a64 <GPIO_set_pin_with_mask+0x48>
	{
		if(mask == 'a')
 8001a32:	78bb      	ldrb	r3, [r7, #2]
 8001a34:	2b61      	cmp	r3, #97	; 0x61
 8001a36:	d105      	bne.n	8001a44 <GPIO_set_pin_with_mask+0x28>
			LL_GPIO_ResetOutputPin(GPIOA, PIN);
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a3e:	f7ff ff2a 	bl	8001896 <LL_GPIO_ResetOutputPin>
		else if(mask == 'b')
			LL_GPIO_SetOutputPin(GPIOB, PIN);
		else if(mask == 'c')
			LL_GPIO_SetOutputPin(GPIOC, PIN);
	}
}
 8001a42:	e02a      	b.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
		else if(mask == 'b')
 8001a44:	78bb      	ldrb	r3, [r7, #2]
 8001a46:	2b62      	cmp	r3, #98	; 0x62
 8001a48:	d104      	bne.n	8001a54 <GPIO_set_pin_with_mask+0x38>
			LL_GPIO_ResetOutputPin(GPIOB, PIN);
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4815      	ldr	r0, [pc, #84]	; (8001aa4 <GPIO_set_pin_with_mask+0x88>)
 8001a4e:	f7ff ff22 	bl	8001896 <LL_GPIO_ResetOutputPin>
}
 8001a52:	e022      	b.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
		else if(mask == 'c')
 8001a54:	78bb      	ldrb	r3, [r7, #2]
 8001a56:	2b63      	cmp	r3, #99	; 0x63
 8001a58:	d11f      	bne.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
			LL_GPIO_ResetOutputPin(GPIOC, PIN);
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4812      	ldr	r0, [pc, #72]	; (8001aa8 <GPIO_set_pin_with_mask+0x8c>)
 8001a5e:	f7ff ff1a 	bl	8001896 <LL_GPIO_ResetOutputPin>
}
 8001a62:	e01a      	b.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
	else if(state == 1)
 8001a64:	78fb      	ldrb	r3, [r7, #3]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d117      	bne.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
		if(mask == 'a')
 8001a6a:	78bb      	ldrb	r3, [r7, #2]
 8001a6c:	2b61      	cmp	r3, #97	; 0x61
 8001a6e:	d105      	bne.n	8001a7c <GPIO_set_pin_with_mask+0x60>
			LL_GPIO_SetOutputPin(GPIOA, PIN);
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a76:	f7ff ff00 	bl	800187a <LL_GPIO_SetOutputPin>
}
 8001a7a:	e00e      	b.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
		else if(mask == 'b')
 8001a7c:	78bb      	ldrb	r3, [r7, #2]
 8001a7e:	2b62      	cmp	r3, #98	; 0x62
 8001a80:	d104      	bne.n	8001a8c <GPIO_set_pin_with_mask+0x70>
			LL_GPIO_SetOutputPin(GPIOB, PIN);
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4807      	ldr	r0, [pc, #28]	; (8001aa4 <GPIO_set_pin_with_mask+0x88>)
 8001a86:	f7ff fef8 	bl	800187a <LL_GPIO_SetOutputPin>
}
 8001a8a:	e006      	b.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
		else if(mask == 'c')
 8001a8c:	78bb      	ldrb	r3, [r7, #2]
 8001a8e:	2b63      	cmp	r3, #99	; 0x63
 8001a90:	d103      	bne.n	8001a9a <GPIO_set_pin_with_mask+0x7e>
			LL_GPIO_SetOutputPin(GPIOC, PIN);
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <GPIO_set_pin_with_mask+0x8c>)
 8001a96:	f7ff fef0 	bl	800187a <LL_GPIO_SetOutputPin>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	48000400 	.word	0x48000400
 8001aa8:	48000800 	.word	0x48000800

08001aac <__NVIC_SetPriorityGrouping>:
{
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001abc:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <__NVIC_SetPriorityGrouping+0x44>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac2:	68ba      	ldr	r2, [r7, #8]
 8001ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ade:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	60d3      	str	r3, [r2, #12]
}
 8001ae4:	bf00      	nop
 8001ae6:	3714      	adds	r7, #20
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <__NVIC_GetPriorityGrouping>:
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af8:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <__NVIC_GetPriorityGrouping+0x18>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	0a1b      	lsrs	r3, r3, #8
 8001afe:	f003 0307 	and.w	r3, r3, #7
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <__NVIC_SetPriority>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db0a      	blt.n	8001b3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	490c      	ldr	r1, [pc, #48]	; (8001b5c <__NVIC_SetPriority+0x4c>)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	440b      	add	r3, r1
 8001b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b38:	e00a      	b.n	8001b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4908      	ldr	r1, [pc, #32]	; (8001b60 <__NVIC_SetPriority+0x50>)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	3b04      	subs	r3, #4
 8001b48:	0112      	lsls	r2, r2, #4
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	761a      	strb	r2, [r3, #24]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000e100 	.word	0xe000e100
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <NVIC_EncodePriority>:
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	; 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f1c3 0307 	rsb	r3, r3, #7
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	bf28      	it	cs
 8001b82:	2304      	movcs	r3, #4
 8001b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d902      	bls.n	8001b94 <NVIC_EncodePriority+0x30>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3b03      	subs	r3, #3
 8001b92:	e000      	b.n	8001b96 <NVIC_EncodePriority+0x32>
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bac:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <LL_RCC_HSI_Enable+0x1c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <LL_RCC_HSI_Enable+0x1c>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6013      	str	r3, [r2, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <LL_RCC_HSI_IsReady+0x20>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	bf0c      	ite	eq
 8001bfc:	2301      	moveq	r3, #1
 8001bfe:	2300      	movne	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	40021000 	.word	0x40021000

08001c10 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001c18:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	4904      	ldr	r1, [pc, #16]	; (8001c38 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40021000 	.word	0x40021000

08001c3c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <LL_RCC_SetSysClkSource+0x24>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f023 0203 	bic.w	r2, r3, #3
 8001c4c:	4904      	ldr	r1, [pc, #16]	; (8001c60 <LL_RCC_SetSysClkSource+0x24>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	40021000 	.word	0x40021000

08001c64 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c68:	4b04      	ldr	r3, [pc, #16]	; (8001c7c <LL_RCC_GetSysClkSource+0x18>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	40021000 	.word	0x40021000

08001c80 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <LL_RCC_SetAHBPrescaler+0x24>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c90:	4904      	ldr	r1, [pc, #16]	; (8001ca4 <LL_RCC_SetAHBPrescaler+0x24>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	604b      	str	r3, [r1, #4]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cb8:	4904      	ldr	r1, [pc, #16]	; (8001ccc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	604b      	str	r3, [r1, #4]
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	40021000 	.word	0x40021000

08001cd0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ce0:	4904      	ldr	r1, [pc, #16]	; (8001cf4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	40021000 	.word	0x40021000

08001cf8 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 8001d00:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <LL_RCC_SetUSARTClockSource+0x34>)
 8001d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	0e1b      	lsrs	r3, r3, #24
 8001d08:	2103      	movs	r1, #3
 8001d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	401a      	ands	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001d18:	4904      	ldr	r1, [pc, #16]	; (8001d2c <LL_RCC_SetUSARTClockSource+0x34>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40021000 	.word	0x40021000

08001d30 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d3a:	69da      	ldr	r2, [r3, #28]
 8001d3c:	4907      	ldr	r1, [pc, #28]	; (8001d5c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001d44:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d46:	69da      	ldr	r2, [r3, #28]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
}
 8001d50:	bf00      	nop
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	40021000 	.word	0x40021000

08001d60 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d6a:	699a      	ldr	r2, [r3, #24]
 8001d6c:	4907      	ldr	r1, [pc, #28]	; (8001d8c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001d76:	699a      	ldr	r2, [r3, #24]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
}
 8001d80:	bf00      	nop
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	40021000 	.word	0x40021000

08001d90 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <LL_FLASH_SetLatency+0x24>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f023 0207 	bic.w	r2, r3, #7
 8001da0:	4904      	ldr	r1, [pc, #16]	; (8001db4 <LL_FLASH_SetLatency+0x24>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	40022000 	.word	0x40022000

08001db8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <LL_FLASH_GetLatency+0x18>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0307 	and.w	r3, r3, #7
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000

08001dd4 <next_user>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void next_user()
{
 8001dd4:	b4b0      	push	{r4, r5, r7}
 8001dd6:	af00      	add	r7, sp, #0
    if(current_user.ID == user_A.ID)
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <next_user+0x70>)
 8001dda:	781a      	ldrb	r2, [r3, #0]
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	; (8001e48 <next_user+0x74>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d10a      	bne.n	8001dfa <next_user+0x26>
		current_user = user_B;
 8001de4:	4a17      	ldr	r2, [pc, #92]	; (8001e44 <next_user+0x70>)
 8001de6:	4b19      	ldr	r3, [pc, #100]	; (8001e4c <next_user+0x78>)
 8001de8:	4614      	mov	r4, r2
 8001dea:	461d      	mov	r5, r3
 8001dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001df0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001df4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	else if(current_user.ID == user_B.ID)
		current_user = user_C;
	else if(current_user.ID == user_C.ID)
		current_user = user_A;
}
 8001df8:	e020      	b.n	8001e3c <next_user+0x68>
	else if(current_user.ID == user_B.ID)
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <next_user+0x70>)
 8001dfc:	781a      	ldrb	r2, [r3, #0]
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <next_user+0x78>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d10a      	bne.n	8001e1c <next_user+0x48>
		current_user = user_C;
 8001e06:	4a0f      	ldr	r2, [pc, #60]	; (8001e44 <next_user+0x70>)
 8001e08:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <next_user+0x7c>)
 8001e0a:	4614      	mov	r4, r2
 8001e0c:	461d      	mov	r5, r3
 8001e0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e1a:	e00f      	b.n	8001e3c <next_user+0x68>
	else if(current_user.ID == user_C.ID)
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <next_user+0x70>)
 8001e1e:	781a      	ldrb	r2, [r3, #0]
 8001e20:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <next_user+0x7c>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d109      	bne.n	8001e3c <next_user+0x68>
		current_user = user_A;
 8001e28:	4a06      	ldr	r2, [pc, #24]	; (8001e44 <next_user+0x70>)
 8001e2a:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <next_user+0x74>)
 8001e2c:	4614      	mov	r4, r2
 8001e2e:	461d      	mov	r5, r3
 8001e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bcb0      	pop	{r4, r5, r7}
 8001e42:	4770      	bx	lr
 8001e44:	200002a8 	.word	0x200002a8
 8001e48:	200002c8 	.word	0x200002c8
 8001e4c:	200002e8 	.word	0x200002e8
 8001e50:	20000308 	.word	0x20000308

08001e54 <save_user>:

void save_user()
{
 8001e54:	b4b0      	push	{r4, r5, r7}
 8001e56:	af00      	add	r7, sp, #0
	if(current_user.ID == user_A.ID)
 8001e58:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <save_user+0x70>)
 8001e5a:	781a      	ldrb	r2, [r3, #0]
 8001e5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ec8 <save_user+0x74>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d10a      	bne.n	8001e7a <save_user+0x26>
		user_A = current_user;
 8001e64:	4a18      	ldr	r2, [pc, #96]	; (8001ec8 <save_user+0x74>)
 8001e66:	4b17      	ldr	r3, [pc, #92]	; (8001ec4 <save_user+0x70>)
 8001e68:	4614      	mov	r4, r2
 8001e6a:	461d      	mov	r5, r3
 8001e6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e70:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	else if(current_user.ID == user_B.ID)
		user_B = current_user;
	else if(current_user.ID == user_C.ID)
		user_C = current_user;
}
 8001e78:	e020      	b.n	8001ebc <save_user+0x68>
	else if(current_user.ID == user_B.ID)
 8001e7a:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <save_user+0x70>)
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <save_user+0x78>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d10a      	bne.n	8001e9c <save_user+0x48>
		user_B = current_user;
 8001e86:	4a11      	ldr	r2, [pc, #68]	; (8001ecc <save_user+0x78>)
 8001e88:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <save_user+0x70>)
 8001e8a:	4614      	mov	r4, r2
 8001e8c:	461d      	mov	r5, r3
 8001e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e9a:	e00f      	b.n	8001ebc <save_user+0x68>
	else if(current_user.ID == user_C.ID)
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <save_user+0x70>)
 8001e9e:	781a      	ldrb	r2, [r3, #0]
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <save_user+0x7c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d109      	bne.n	8001ebc <save_user+0x68>
		user_C = current_user;
 8001ea8:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <save_user+0x7c>)
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <save_user+0x70>)
 8001eac:	4614      	mov	r4, r2
 8001eae:	461d      	mov	r5, r3
 8001eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eb4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001eb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bcb0      	pop	{r4, r5, r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	200002a8 	.word	0x200002a8
 8001ec8:	200002c8 	.word	0x200002c8
 8001ecc:	200002e8 	.word	0x200002e8
 8001ed0:	20000308 	.word	0x20000308
 8001ed4:	00000000 	.word	0x00000000

08001ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001ede:	2001      	movs	r0, #1
 8001ee0:	f7ff ff3e 	bl	8001d60 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001ee4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001ee8:	f7ff ff22 	bl	8001d30 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eec:	2003      	movs	r0, #3
 8001eee:	f7ff fddd 	bl	8001aac <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001ef2:	f7ff fdff 	bl	8001af4 <__NVIC_GetPriorityGrouping>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2200      	movs	r2, #0
 8001efa:	210f      	movs	r1, #15
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fe31 	bl	8001b64 <NVIC_EncodePriority>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4619      	mov	r1, r3
 8001f06:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0a:	f7ff fe01 	bl	8001b10 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f0e:	f000 f8c7 	bl	80020a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f12:	f7ff fccf 	bl	80018b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f16:	f7ff fc5b 	bl	80017d0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001f1a:	f000 fdf1 	bl	8002b00 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  USART1_RegisterCallback(proccesDmaData);
 8001f1e:	4858      	ldr	r0, [pc, #352]	; (8002080 <main+0x1a8>)
 8001f20:	f000 fddc 	bl	8002adc <USART1_RegisterCallback>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    set_RGB_led(current_user.red,current_user.green,current_user.blue);
 8001f24:	4b57      	ldr	r3, [pc, #348]	; (8002084 <main+0x1ac>)
 8001f26:	7e1b      	ldrb	r3, [r3, #24]
 8001f28:	4a56      	ldr	r2, [pc, #344]	; (8002084 <main+0x1ac>)
 8001f2a:	7e51      	ldrb	r1, [r2, #25]
 8001f2c:	4a55      	ldr	r2, [pc, #340]	; (8002084 <main+0x1ac>)
 8001f2e:	7e92      	ldrb	r2, [r2, #26]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff f963 	bl	80011fc <set_RGB_led>
    button_state = readButton();
 8001f36:	f7ff f97d 	bl	8001234 <readButton>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b52      	ldr	r3, [pc, #328]	; (8002088 <main+0x1b0>)
 8001f40:	701a      	strb	r2, [r3, #0]
    if(button_state == BUTTON_STATE_PRESS)
 8001f42:	4b51      	ldr	r3, [pc, #324]	; (8002088 <main+0x1b0>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d102      	bne.n	8001f50 <main+0x78>
    {
      next_user();
 8001f4a:	f7ff ff43 	bl	8001dd4 <next_user>
 8001f4e:	e013      	b.n	8001f78 <main+0xa0>
    }
    else if(button_state == BUTTON_STATE_LONG_PRESS)
 8001f50:	4b4d      	ldr	r3, [pc, #308]	; (8002088 <main+0x1b0>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d10f      	bne.n	8001f78 <main+0xa0>
    {
      current_user.distance = 0.0;
 8001f58:	494a      	ldr	r1, [pc, #296]	; (8002084 <main+0x1ac>)
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	f04f 0300 	mov.w	r3, #0
 8001f62:	e9c1 2302 	strd	r2, r3, [r1, #8]
      current_user.distance_km = 0.0;
 8001f66:	4947      	ldr	r1, [pc, #284]	; (8002084 <main+0x1ac>)
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	e9c1 2304 	strd	r2, r3, [r1, #16]
      save_user();
 8001f74:	f7ff ff6e 	bl	8001e54 <save_user>
    }    
    current_position = get_device_position();
 8001f78:	4c44      	ldr	r4, [pc, #272]	; (800208c <main+0x1b4>)
 8001f7a:	463b      	mov	r3, r7
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe ff97 	bl	8000eb0 <get_device_position>
 8001f82:	463b      	mov	r3, r7
 8001f84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	current_coordinate.latitude = current_position.LAT;
 8001f8a:	4b40      	ldr	r3, [pc, #256]	; (800208c <main+0x1b4>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a40      	ldr	r2, [pc, #256]	; (8002090 <main+0x1b8>)
 8001f90:	6013      	str	r3, [r2, #0]
	current_coordinate.longitude = current_position.LON;
 8001f92:	4b3e      	ldr	r3, [pc, #248]	; (800208c <main+0x1b4>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	4a3e      	ldr	r2, [pc, #248]	; (8002090 <main+0x1b8>)
 8001f98:	6053      	str	r3, [r2, #4]

	last_coordinate.latitude = last_position.LAT;
 8001f9a:	4b3e      	ldr	r3, [pc, #248]	; (8002094 <main+0x1bc>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a3e      	ldr	r2, [pc, #248]	; (8002098 <main+0x1c0>)
 8001fa0:	6013      	str	r3, [r2, #0]
	last_coordinate.longitude = last_position.LON;
 8001fa2:	4b3c      	ldr	r3, [pc, #240]	; (8002094 <main+0x1bc>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	4a3c      	ldr	r2, [pc, #240]	; (8002098 <main+0x1c0>)
 8001fa8:	6053      	str	r3, [r2, #4]

	traveled_distance = haversineDistance(last_coordinate,current_coordinate);
 8001faa:	4b39      	ldr	r3, [pc, #228]	; (8002090 <main+0x1b8>)
 8001fac:	ed93 6a00 	vldr	s12, [r3]
 8001fb0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fb4:	4b38      	ldr	r3, [pc, #224]	; (8002098 <main+0x1c0>)
 8001fb6:	ed93 7a00 	vldr	s14, [r3]
 8001fba:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fbe:	eeb0 1a46 	vmov.f32	s2, s12
 8001fc2:	eef0 1a66 	vmov.f32	s3, s13
 8001fc6:	eeb0 0a47 	vmov.f32	s0, s14
 8001fca:	eef0 0a67 	vmov.f32	s1, s15
 8001fce:	f7fe fe1b 	bl	8000c08 <haversineDistance>
 8001fd2:	eeb0 7a40 	vmov.f32	s14, s0
 8001fd6:	eef0 7a60 	vmov.f32	s15, s1
 8001fda:	4b30      	ldr	r3, [pc, #192]	; (800209c <main+0x1c4>)
 8001fdc:	ed83 7b00 	vstr	d7, [r3]

	if(traveled_distance < ERROR_TRAVELED_DISTANCE_THRESHOLD_METERS &&
 8001fe0:	4b2e      	ldr	r3, [pc, #184]	; (800209c <main+0x1c4>)
 8001fe2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fe6:	a322      	add	r3, pc, #136	; (adr r3, 8002070 <main+0x198>)
 8001fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fec:	f7fe fd1a 	bl	8000a24 <__aeabi_dcmplt>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d023      	beq.n	800203e <main+0x166>
			current_position.fix != GPS_NO_FIX &&
 8001ff6:	4b25      	ldr	r3, [pc, #148]	; (800208c <main+0x1b4>)
 8001ff8:	7b5b      	ldrb	r3, [r3, #13]
	if(traveled_distance < ERROR_TRAVELED_DISTANCE_THRESHOLD_METERS &&
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d01f      	beq.n	800203e <main+0x166>
			last_position.fix != GPS_NO_FIX)
 8001ffe:	4b25      	ldr	r3, [pc, #148]	; (8002094 <main+0x1bc>)
 8002000:	7b5b      	ldrb	r3, [r3, #13]
			current_position.fix != GPS_NO_FIX &&
 8002002:	2b00      	cmp	r3, #0
 8002004:	d01b      	beq.n	800203e <main+0x166>
	{
		current_user.distance += traveled_distance;
 8002006:	4b1f      	ldr	r3, [pc, #124]	; (8002084 <main+0x1ac>)
 8002008:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800200c:	4b23      	ldr	r3, [pc, #140]	; (800209c <main+0x1c4>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	f7fe f8df 	bl	80001d4 <__adddf3>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	491a      	ldr	r1, [pc, #104]	; (8002084 <main+0x1ac>)
 800201c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		current_user.distance_km = current_user.distance * 0.001;
 8002020:	4b18      	ldr	r3, [pc, #96]	; (8002084 <main+0x1ac>)
 8002022:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002026:	a314      	add	r3, pc, #80	; (adr r3, 8002078 <main+0x1a0>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f7fe fa88 	bl	8000540 <__aeabi_dmul>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4913      	ldr	r1, [pc, #76]	; (8002084 <main+0x1ac>)
 8002036:	e9c1 2304 	strd	r2, r3, [r1, #16]
		save_user();
 800203a:	f7ff ff0b 	bl	8001e54 <save_user>
	}

	handle_display((uint16_t)current_user.distance_km);
 800203e:	4b11      	ldr	r3, [pc, #68]	; (8002084 <main+0x1ac>)
 8002040:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	f7fe fd52 	bl	8000af0 <__aeabi_d2uiz>
 800204c:	4603      	mov	r3, r0
 800204e:	b29b      	uxth	r3, r3
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fafb 	bl	800164c <handle_display>
	last_position = current_position;
 8002056:	4a0f      	ldr	r2, [pc, #60]	; (8002094 <main+0x1bc>)
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <main+0x1b4>)
 800205a:	4614      	mov	r4, r2
 800205c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800205e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LL_mDelay(2);
 8002062:	2002      	movs	r0, #2
 8002064:	f001 fad8 	bl	8003618 <LL_mDelay>
    set_RGB_led(current_user.red,current_user.green,current_user.blue);
 8002068:	e75c      	b.n	8001f24 <main+0x4c>
 800206a:	bf00      	nop
 800206c:	f3af 8000 	nop.w
 8002070:	00000000 	.word	0x00000000
 8002074:	40b38800 	.word	0x40b38800
 8002078:	d2f1a9fc 	.word	0xd2f1a9fc
 800207c:	3f50624d 	.word	0x3f50624d
 8002080:	0800210d 	.word	0x0800210d
 8002084:	200002a8 	.word	0x200002a8
 8002088:	20000328 	.word	0x20000328
 800208c:	2000032c 	.word	0x2000032c
 8002090:	2000034c 	.word	0x2000034c
 8002094:	2000033c 	.word	0x2000033c
 8002098:	20000354 	.word	0x20000354
 800209c:	20000360 	.word	0x20000360

080020a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff fe73 	bl	8001d90 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80020aa:	bf00      	nop
 80020ac:	f7ff fe84 	bl	8001db8 <LL_FLASH_GetLatency>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1fa      	bne.n	80020ac <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80020b6:	f7ff fd89 	bl	8001bcc <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80020ba:	bf00      	nop
 80020bc:	f7ff fd96 	bl	8001bec <LL_RCC_HSI_IsReady>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d1fa      	bne.n	80020bc <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80020c6:	2010      	movs	r0, #16
 80020c8:	f7ff fda2 	bl	8001c10 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7ff fdd7 	bl	8001c80 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f7ff fde8 	bl	8001ca8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80020d8:	2000      	movs	r0, #0
 80020da:	f7ff fdf9 	bl	8001cd0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80020de:	2000      	movs	r0, #0
 80020e0:	f7ff fdac 	bl	8001c3c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80020e4:	bf00      	nop
 80020e6:	f7ff fdbd 	bl	8001c64 <LL_RCC_GetSysClkSource>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1fa      	bne.n	80020e6 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 80020f0:	4805      	ldr	r0, [pc, #20]	; (8002108 <SystemClock_Config+0x68>)
 80020f2:	f001 fa83 	bl	80035fc <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 80020f6:	4804      	ldr	r0, [pc, #16]	; (8002108 <SystemClock_Config+0x68>)
 80020f8:	f001 fab4 	bl	8003664 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 80020fc:	2000      	movs	r0, #0
 80020fe:	f7ff fdfb 	bl	8001cf8 <LL_RCC_SetUSARTClockSource>
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	007a1200 	.word	0x007a1200

0800210c <proccesDmaData>:

/* USER CODE BEGIN 4 */
void proccesDmaData(uint8_t sign)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
	//todo
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	3b01      	subs	r3, #1
 8002132:	4a0b      	ldr	r2, [pc, #44]	; (8002160 <LL_DMA_DisableChannel+0x3c>)
 8002134:	5cd3      	ldrb	r3, [r2, r3]
 8002136:	461a      	mov	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4413      	add	r3, r2
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	3a01      	subs	r2, #1
 8002142:	4907      	ldr	r1, [pc, #28]	; (8002160 <LL_DMA_DisableChannel+0x3c>)
 8002144:	5c8a      	ldrb	r2, [r1, r2]
 8002146:	4611      	mov	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	440a      	add	r2, r1
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	6013      	str	r3, [r2, #0]
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	08004f1c 	.word	0x08004f1c

08002164 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002174:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002178:	bf0c      	ite	eq
 800217a:	2301      	moveq	r3, #1
 800217c:	2300      	movne	r3, #0
 800217e:	b2db      	uxtb	r3, r3
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800219c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021a0:	bf0c      	ite	eq
 80021a2:	2301      	moveq	r3, #1
 80021a4:	2300      	movne	r3, #0
 80021a6:	b2db      	uxtb	r3, r3
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80021ea:	605a      	str	r2, [r3, #4]
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002206:	605a      	str	r2, [r3, #4]
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002222:	605a      	str	r2, [r3, #4]
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	f003 0310 	and.w	r3, r3, #16
 8002240:	2b10      	cmp	r3, #16
 8002242:	d101      	bne.n	8002248 <LL_USART_IsActiveFlag_IDLE+0x18>
 8002244:	2301      	movs	r3, #1
 8002246:	e000      	b.n	800224a <LL_USART_IsActiveFlag_IDLE+0x1a>
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002266:	2b40      	cmp	r3, #64	; 0x40
 8002268:	d101      	bne.n	800226e <LL_USART_IsActiveFlag_TC+0x18>
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <LL_USART_IsActiveFlag_TC+0x1a>
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2210      	movs	r2, #16
 8002288:	621a      	str	r2, [r3, #32]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800229a:	e7fe      	b.n	800229a <NMI_Handler+0x4>

0800229c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022a0:	e7fe      	b.n	80022a0 <HardFault_Handler+0x4>

080022a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a6:	e7fe      	b.n	80022a6 <MemManage_Handler+0x4>

080022a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ac:	e7fe      	b.n	80022ac <BusFault_Handler+0x4>

080022ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022b2:	e7fe      	b.n	80022b2 <UsageFault_Handler+0x4>

080022b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022de:	b480      	push	{r7}
 80022e0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 80022f0:	480c      	ldr	r0, [pc, #48]	; (8002324 <DMA1_Channel4_IRQHandler+0x38>)
 80022f2:	f7ff ff37 	bl	8002164 <LL_DMA_IsActiveFlag_TC6>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <DMA1_Channel4_IRQHandler+0x1c>
	{
		USART1_CheckDmaReception();
 80022fc:	f000 fce2 	bl	8002cc4 <USART1_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8002300:	4808      	ldr	r0, [pc, #32]	; (8002324 <DMA1_Channel4_IRQHandler+0x38>)
 8002302:	f7ff ff6b 	bl	80021dc <LL_DMA_ClearFlag_TC6>
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002306:	e00a      	b.n	800231e <DMA1_Channel4_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8002308:	4806      	ldr	r0, [pc, #24]	; (8002324 <DMA1_Channel4_IRQHandler+0x38>)
 800230a:	f7ff ff53 	bl	80021b4 <LL_DMA_IsActiveFlag_HT6>
 800230e:	4603      	mov	r3, r0
 8002310:	2b01      	cmp	r3, #1
 8002312:	d104      	bne.n	800231e <DMA1_Channel4_IRQHandler+0x32>
		USART1_CheckDmaReception();
 8002314:	f000 fcd6 	bl	8002cc4 <USART1_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8002318:	4802      	ldr	r0, [pc, #8]	; (8002324 <DMA1_Channel4_IRQHandler+0x38>)
 800231a:	f7ff ff7b 	bl	8002214 <LL_DMA_ClearFlag_HT6>
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40020000 	.word	0x40020000

08002328 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 800232c:	480a      	ldr	r0, [pc, #40]	; (8002358 <DMA1_Channel5_IRQHandler+0x30>)
 800232e:	f7ff ff2d 	bl	800218c <LL_DMA_IsActiveFlag_TC7>
 8002332:	4603      	mov	r3, r0
 8002334:	2b01      	cmp	r3, #1
 8002336:	d10d      	bne.n	8002354 <DMA1_Channel5_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8002338:	4807      	ldr	r0, [pc, #28]	; (8002358 <DMA1_Channel5_IRQHandler+0x30>)
 800233a:	f7ff ff5d 	bl	80021f8 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 800233e:	bf00      	nop
 8002340:	4806      	ldr	r0, [pc, #24]	; (800235c <DMA1_Channel5_IRQHandler+0x34>)
 8002342:	f7ff ff88 	bl	8002256 <LL_USART_IsActiveFlag_TC>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f9      	beq.n	8002340 <DMA1_Channel5_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_5);
 800234c:	2105      	movs	r1, #5
 800234e:	4802      	ldr	r0, [pc, #8]	; (8002358 <DMA1_Channel5_IRQHandler+0x30>)
 8002350:	f7ff fee8 	bl	8002124 <LL_DMA_DisableChannel>
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40020000 	.word	0x40020000
 800235c:	40004400 	.word	0x40004400

08002360 <USART1_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(LL_USART_IsActiveFlag_IDLE(USART1))
 8002364:	4806      	ldr	r0, [pc, #24]	; (8002380 <USART1_IRQHandler+0x20>)
 8002366:	f7ff ff63 	bl	8002230 <LL_USART_IsActiveFlag_IDLE>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <USART1_IRQHandler+0x1a>
	{
		USART1_CheckDmaReception();
 8002370:	f000 fca8 	bl	8002cc4 <USART1_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART1);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <USART1_IRQHandler+0x20>)
 8002376:	f7ff ff81 	bl	800227c <LL_USART_ClearFlag_IDLE>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40013800 	.word	0x40013800

08002384 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <SystemInit+0x20>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <SystemInit+0x20>)
 8002390:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_EnableIRQ>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	db0b      	blt.n	80023d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	f003 021f 	and.w	r2, r3, #31
 80023c0:	4907      	ldr	r1, [pc, #28]	; (80023e0 <__NVIC_EnableIRQ+0x38>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	095b      	lsrs	r3, r3, #5
 80023c8:	2001      	movs	r0, #1
 80023ca:	fa00 f202 	lsl.w	r2, r0, r2
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000e100 	.word	0xe000e100

080023e4 <__NVIC_SetPriority>:
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db0a      	blt.n	800240e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	490c      	ldr	r1, [pc, #48]	; (8002430 <__NVIC_SetPriority+0x4c>)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	440b      	add	r3, r1
 8002408:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800240c:	e00a      	b.n	8002424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4908      	ldr	r1, [pc, #32]	; (8002434 <__NVIC_SetPriority+0x50>)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	3b04      	subs	r3, #4
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	440b      	add	r3, r1
 8002422:	761a      	strb	r2, [r3, #24]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000e100 	.word	0xe000e100
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <LL_DMA_EnableChannel>:
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	3b01      	subs	r3, #1
 8002446:	4a0b      	ldr	r2, [pc, #44]	; (8002474 <LL_DMA_EnableChannel+0x3c>)
 8002448:	5cd3      	ldrb	r3, [r2, r3]
 800244a:	461a      	mov	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	3a01      	subs	r2, #1
 8002456:	4907      	ldr	r1, [pc, #28]	; (8002474 <LL_DMA_EnableChannel+0x3c>)
 8002458:	5c8a      	ldrb	r2, [r1, r2]
 800245a:	4611      	mov	r1, r2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	440a      	add	r2, r1
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6013      	str	r3, [r2, #0]
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	08004f3c 	.word	0x08004f3c

08002478 <LL_DMA_DisableChannel>:
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	3b01      	subs	r3, #1
 8002486:	4a0b      	ldr	r2, [pc, #44]	; (80024b4 <LL_DMA_DisableChannel+0x3c>)
 8002488:	5cd3      	ldrb	r3, [r2, r3]
 800248a:	461a      	mov	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4413      	add	r3, r2
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	3a01      	subs	r2, #1
 8002496:	4907      	ldr	r1, [pc, #28]	; (80024b4 <LL_DMA_DisableChannel+0x3c>)
 8002498:	5c8a      	ldrb	r2, [r1, r2]
 800249a:	4611      	mov	r1, r2
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	440a      	add	r2, r1
 80024a0:	f023 0301 	bic.w	r3, r3, #1
 80024a4:	6013      	str	r3, [r2, #0]
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	08004f3c 	.word	0x08004f3c

080024b8 <LL_DMA_SetDataTransferDirection>:
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <LL_DMA_SetDataTransferDirection+0x48>)
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	461a      	mov	r2, r3
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4413      	add	r3, r2
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024d8:	f023 0310 	bic.w	r3, r3, #16
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	3a01      	subs	r2, #1
 80024e0:	4907      	ldr	r1, [pc, #28]	; (8002500 <LL_DMA_SetDataTransferDirection+0x48>)
 80024e2:	5c8a      	ldrb	r2, [r1, r2]
 80024e4:	4611      	mov	r1, r2
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	440a      	add	r2, r1
 80024ea:	4611      	mov	r1, r2
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	600b      	str	r3, [r1, #0]
}
 80024f2:	bf00      	nop
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	08004f3c 	.word	0x08004f3c

08002504 <LL_DMA_GetDataTransferDirection>:
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	3b01      	subs	r3, #1
 8002512:	4a07      	ldr	r2, [pc, #28]	; (8002530 <LL_DMA_GetDataTransferDirection+0x2c>)
 8002514:	5cd3      	ldrb	r3, [r2, r3]
 8002516:	461a      	mov	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4413      	add	r3, r2
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	f244 0310 	movw	r3, #16400	; 0x4010
 8002522:	4013      	ands	r3, r2
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	08004f3c 	.word	0x08004f3c

08002534 <LL_DMA_SetMode>:
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	3b01      	subs	r3, #1
 8002544:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <LL_DMA_SetMode+0x44>)
 8002546:	5cd3      	ldrb	r3, [r2, r3]
 8002548:	461a      	mov	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4413      	add	r3, r2
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 0220 	bic.w	r2, r3, #32
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	3b01      	subs	r3, #1
 8002558:	4907      	ldr	r1, [pc, #28]	; (8002578 <LL_DMA_SetMode+0x44>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	4619      	mov	r1, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	440b      	add	r3, r1
 8002562:	4619      	mov	r1, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]
}
 800256a:	bf00      	nop
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	08004f3c 	.word	0x08004f3c

0800257c <LL_DMA_SetPeriphIncMode>:
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	3b01      	subs	r3, #1
 800258c:	4a0c      	ldr	r2, [pc, #48]	; (80025c0 <LL_DMA_SetPeriphIncMode+0x44>)
 800258e:	5cd3      	ldrb	r3, [r2, r3]
 8002590:	461a      	mov	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4413      	add	r3, r2
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	3b01      	subs	r3, #1
 80025a0:	4907      	ldr	r1, [pc, #28]	; (80025c0 <LL_DMA_SetPeriphIncMode+0x44>)
 80025a2:	5ccb      	ldrb	r3, [r1, r3]
 80025a4:	4619      	mov	r1, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	440b      	add	r3, r1
 80025aa:	4619      	mov	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	600b      	str	r3, [r1, #0]
}
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	08004f3c 	.word	0x08004f3c

080025c4 <LL_DMA_SetMemoryIncMode>:
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	4a0c      	ldr	r2, [pc, #48]	; (8002608 <LL_DMA_SetMemoryIncMode+0x44>)
 80025d6:	5cd3      	ldrb	r3, [r2, r3]
 80025d8:	461a      	mov	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4413      	add	r3, r2
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	4907      	ldr	r1, [pc, #28]	; (8002608 <LL_DMA_SetMemoryIncMode+0x44>)
 80025ea:	5ccb      	ldrb	r3, [r1, r3]
 80025ec:	4619      	mov	r1, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	440b      	add	r3, r1
 80025f2:	4619      	mov	r1, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	600b      	str	r3, [r1, #0]
}
 80025fa:	bf00      	nop
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	08004f3c 	.word	0x08004f3c

0800260c <LL_DMA_SetPeriphSize>:
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	3b01      	subs	r3, #1
 800261c:	4a0c      	ldr	r2, [pc, #48]	; (8002650 <LL_DMA_SetPeriphSize+0x44>)
 800261e:	5cd3      	ldrb	r3, [r2, r3]
 8002620:	461a      	mov	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4413      	add	r3, r2
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	3b01      	subs	r3, #1
 8002630:	4907      	ldr	r1, [pc, #28]	; (8002650 <LL_DMA_SetPeriphSize+0x44>)
 8002632:	5ccb      	ldrb	r3, [r1, r3]
 8002634:	4619      	mov	r1, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	440b      	add	r3, r1
 800263a:	4619      	mov	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4313      	orrs	r3, r2
 8002640:	600b      	str	r3, [r1, #0]
}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	08004f3c 	.word	0x08004f3c

08002654 <LL_DMA_SetMemorySize>:
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	3b01      	subs	r3, #1
 8002664:	4a0c      	ldr	r2, [pc, #48]	; (8002698 <LL_DMA_SetMemorySize+0x44>)
 8002666:	5cd3      	ldrb	r3, [r2, r3]
 8002668:	461a      	mov	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4413      	add	r3, r2
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	3b01      	subs	r3, #1
 8002678:	4907      	ldr	r1, [pc, #28]	; (8002698 <LL_DMA_SetMemorySize+0x44>)
 800267a:	5ccb      	ldrb	r3, [r1, r3]
 800267c:	4619      	mov	r1, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	440b      	add	r3, r1
 8002682:	4619      	mov	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]
}
 800268a:	bf00      	nop
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	08004f3c 	.word	0x08004f3c

0800269c <LL_DMA_SetChannelPriorityLevel>:
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	4a0c      	ldr	r2, [pc, #48]	; (80026e0 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80026ae:	5cd3      	ldrb	r3, [r2, r3]
 80026b0:	461a      	mov	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	4413      	add	r3, r2
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	3b01      	subs	r3, #1
 80026c0:	4907      	ldr	r1, [pc, #28]	; (80026e0 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	4619      	mov	r1, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	440b      	add	r3, r1
 80026ca:	4619      	mov	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	08004f3c 	.word	0x08004f3c

080026e4 <LL_DMA_SetDataLength>:
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	4a0c      	ldr	r2, [pc, #48]	; (8002728 <LL_DMA_SetDataLength+0x44>)
 80026f6:	5cd3      	ldrb	r3, [r2, r3]
 80026f8:	461a      	mov	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4413      	add	r3, r2
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	0c1b      	lsrs	r3, r3, #16
 8002702:	041b      	lsls	r3, r3, #16
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	3a01      	subs	r2, #1
 8002708:	4907      	ldr	r1, [pc, #28]	; (8002728 <LL_DMA_SetDataLength+0x44>)
 800270a:	5c8a      	ldrb	r2, [r1, r2]
 800270c:	4611      	mov	r1, r2
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	440a      	add	r2, r1
 8002712:	4611      	mov	r1, r2
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	4313      	orrs	r3, r2
 8002718:	604b      	str	r3, [r1, #4]
}
 800271a:	bf00      	nop
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	08004f3c 	.word	0x08004f3c

0800272c <LL_DMA_GetDataLength>:
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	3b01      	subs	r3, #1
 800273a:	4a06      	ldr	r2, [pc, #24]	; (8002754 <LL_DMA_GetDataLength+0x28>)
 800273c:	5cd3      	ldrb	r3, [r2, r3]
 800273e:	461a      	mov	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4413      	add	r3, r2
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	b29b      	uxth	r3, r3
}
 8002748:	4618      	mov	r0, r3
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	08004f3c 	.word	0x08004f3c

08002758 <LL_DMA_ConfigAddresses>:
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	2b10      	cmp	r3, #16
 800276a:	d114      	bne.n	8002796 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	3b01      	subs	r3, #1
 8002770:	4a16      	ldr	r2, [pc, #88]	; (80027cc <LL_DMA_ConfigAddresses+0x74>)
 8002772:	5cd3      	ldrb	r3, [r2, r3]
 8002774:	461a      	mov	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	4413      	add	r3, r2
 800277a:	461a      	mov	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	3b01      	subs	r3, #1
 8002784:	4a11      	ldr	r2, [pc, #68]	; (80027cc <LL_DMA_ConfigAddresses+0x74>)
 8002786:	5cd3      	ldrb	r3, [r2, r3]
 8002788:	461a      	mov	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4413      	add	r3, r2
 800278e:	461a      	mov	r2, r3
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	6093      	str	r3, [r2, #8]
}
 8002794:	e013      	b.n	80027be <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	3b01      	subs	r3, #1
 800279a:	4a0c      	ldr	r2, [pc, #48]	; (80027cc <LL_DMA_ConfigAddresses+0x74>)
 800279c:	5cd3      	ldrb	r3, [r2, r3]
 800279e:	461a      	mov	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4413      	add	r3, r2
 80027a4:	461a      	mov	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	4a07      	ldr	r2, [pc, #28]	; (80027cc <LL_DMA_ConfigAddresses+0x74>)
 80027b0:	5cd3      	ldrb	r3, [r2, r3]
 80027b2:	461a      	mov	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4413      	add	r3, r2
 80027b8:	461a      	mov	r2, r3
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	60d3      	str	r3, [r2, #12]
}
 80027be:	bf00      	nop
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	08004f3c 	.word	0x08004f3c

080027d0 <LL_DMA_SetMemoryAddress>:
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	3b01      	subs	r3, #1
 80027e0:	4a06      	ldr	r2, [pc, #24]	; (80027fc <LL_DMA_SetMemoryAddress+0x2c>)
 80027e2:	5cd3      	ldrb	r3, [r2, r3]
 80027e4:	461a      	mov	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4413      	add	r3, r2
 80027ea:	461a      	mov	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	60d3      	str	r3, [r2, #12]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	08004f3c 	.word	0x08004f3c

08002800 <LL_DMA_SetPeriphAddress>:
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	3b01      	subs	r3, #1
 8002810:	4a06      	ldr	r2, [pc, #24]	; (800282c <LL_DMA_SetPeriphAddress+0x2c>)
 8002812:	5cd3      	ldrb	r3, [r2, r3]
 8002814:	461a      	mov	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	4413      	add	r3, r2
 800281a:	461a      	mov	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6093      	str	r3, [r2, #8]
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	08004f3c 	.word	0x08004f3c

08002830 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	3b01      	subs	r3, #1
 800283e:	4a0b      	ldr	r2, [pc, #44]	; (800286c <LL_DMA_EnableIT_TC+0x3c>)
 8002840:	5cd3      	ldrb	r3, [r2, r3]
 8002842:	461a      	mov	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	3a01      	subs	r2, #1
 800284e:	4907      	ldr	r1, [pc, #28]	; (800286c <LL_DMA_EnableIT_TC+0x3c>)
 8002850:	5c8a      	ldrb	r2, [r1, r2]
 8002852:	4611      	mov	r1, r2
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	440a      	add	r2, r1
 8002858:	f043 0302 	orr.w	r3, r3, #2
 800285c:	6013      	str	r3, [r2, #0]
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	08004f3c 	.word	0x08004f3c

08002870 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	3b01      	subs	r3, #1
 800287e:	4a0b      	ldr	r2, [pc, #44]	; (80028ac <LL_DMA_EnableIT_HT+0x3c>)
 8002880:	5cd3      	ldrb	r3, [r2, r3]
 8002882:	461a      	mov	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4413      	add	r3, r2
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	3a01      	subs	r2, #1
 800288e:	4907      	ldr	r1, [pc, #28]	; (80028ac <LL_DMA_EnableIT_HT+0x3c>)
 8002890:	5c8a      	ldrb	r2, [r1, r2]
 8002892:	4611      	mov	r1, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	440a      	add	r2, r1
 8002898:	f043 0304 	orr.w	r3, r3, #4
 800289c:	6013      	str	r3, [r2, #0]
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	08004f3c 	.word	0x08004f3c

080028b0 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	3b01      	subs	r3, #1
 80028be:	4a0b      	ldr	r2, [pc, #44]	; (80028ec <LL_DMA_EnableIT_TE+0x3c>)
 80028c0:	5cd3      	ldrb	r3, [r2, r3]
 80028c2:	461a      	mov	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4413      	add	r3, r2
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	3a01      	subs	r2, #1
 80028ce:	4907      	ldr	r1, [pc, #28]	; (80028ec <LL_DMA_EnableIT_TE+0x3c>)
 80028d0:	5c8a      	ldrb	r2, [r1, r2]
 80028d2:	4611      	mov	r1, r2
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	440a      	add	r2, r1
 80028d8:	f043 0308 	orr.w	r3, r3, #8
 80028dc:	6013      	str	r3, [r2, #0]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	08004f3c 	.word	0x08004f3c

080028f0 <LL_AHB1_GRP1_EnableClock>:
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80028f8:	4b08      	ldr	r3, [pc, #32]	; (800291c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028fa:	695a      	ldr	r2, [r3, #20]
 80028fc:	4907      	ldr	r1, [pc, #28]	; (800291c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4313      	orrs	r3, r2
 8002902:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002906:	695a      	ldr	r2, [r3, #20]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4013      	ands	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800290e:	68fb      	ldr	r3, [r7, #12]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	40021000 	.word	0x40021000

08002920 <LL_APB2_GRP1_EnableClock>:
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <LL_APB2_GRP1_EnableClock+0x2c>)
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	4907      	ldr	r1, [pc, #28]	; (800294c <LL_APB2_GRP1_EnableClock+0x2c>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4313      	orrs	r3, r2
 8002932:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002934:	4b05      	ldr	r3, [pc, #20]	; (800294c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002936:	699a      	ldr	r2, [r3, #24]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4013      	ands	r3, r2
 800293c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800293e:	68fb      	ldr	r3, [r7, #12]
}
 8002940:	bf00      	nop
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	40021000 	.word	0x40021000

08002950 <LL_USART_Enable>:
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	601a      	str	r2, [r3, #0]
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_USART_ConfigAsyncMode>:
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	609a      	str	r2, [r3, #8]
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 800299c:	b480      	push	{r7}
 800299e:	b089      	sub	sp, #36	; 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	e853 3f00 	ldrex	r3, [r3]
 80029ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f043 0310 	orr.w	r3, r3, #16
 80029b6:	61fb      	str	r3, [r7, #28]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69fa      	ldr	r2, [r7, #28]
 80029bc:	61ba      	str	r2, [r7, #24]
 80029be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029c0:	6979      	ldr	r1, [r7, #20]
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	e841 2300 	strex	r3, r2, [r1]
 80029c8:	613b      	str	r3, [r7, #16]
   return(result);
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1e9      	bne.n	80029a4 <LL_USART_EnableIT_IDLE+0x8>
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3724      	adds	r7, #36	; 0x24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80029de:	b480      	push	{r7}
 80029e0:	b089      	sub	sp, #36	; 0x24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3308      	adds	r3, #8
 80029ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	e853 3f00 	ldrex	r3, [r3]
 80029f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3308      	adds	r3, #8
 8002a00:	69fa      	ldr	r2, [r7, #28]
 8002a02:	61ba      	str	r2, [r7, #24]
 8002a04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a06:	6979      	ldr	r1, [r7, #20]
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	e841 2300 	strex	r3, r2, [r1]
 8002a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1e7      	bne.n	80029e6 <LL_USART_DisableIT_CTS+0x8>
}
 8002a16:	bf00      	nop
 8002a18:	bf00      	nop
 8002a1a:	3724      	adds	r7, #36	; 0x24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b089      	sub	sp, #36	; 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3308      	adds	r3, #8
 8002a30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	e853 3f00 	ldrex	r3, [r3]
 8002a38:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3308      	adds	r3, #8
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	61ba      	str	r2, [r7, #24]
 8002a4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4c:	6979      	ldr	r1, [r7, #20]
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	e841 2300 	strex	r3, r2, [r1]
 8002a54:	613b      	str	r3, [r7, #16]
   return(result);
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1e7      	bne.n	8002a2c <LL_USART_EnableDMAReq_RX+0x8>
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	3724      	adds	r7, #36	; 0x24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b089      	sub	sp, #36	; 0x24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3308      	adds	r3, #8
 8002a76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	e853 3f00 	ldrex	r3, [r3]
 8002a7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a86:	61fb      	str	r3, [r7, #28]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	69fa      	ldr	r2, [r7, #28]
 8002a8e:	61ba      	str	r2, [r7, #24]
 8002a90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a92:	6979      	ldr	r1, [r7, #20]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	e841 2300 	strex	r3, r2, [r1]
 8002a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1e7      	bne.n	8002a72 <LL_USART_EnableDMAReq_TX+0x8>
}
 8002aa2:	bf00      	nop
 8002aa4:	bf00      	nop
 8002aa6:	3724      	adds	r7, #36	; 0x24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d103      	bne.n	8002ac8 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3328      	adds	r3, #40	; 0x28
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	e002      	b.n	8002ace <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	3324      	adds	r3, #36	; 0x24
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 8002ace:	68fb      	ldr	r3, [r7, #12]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <USART1_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART1_ProcessData)(uint8_t data) = 0;

/* Register callback */
void USART1_RegisterCallback(void *callback)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <USART1_RegisterCallback+0x14>
	{
		USART1_ProcessData = callback;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a03      	ldr	r2, [pc, #12]	; (8002afc <USART1_RegisterCallback+0x20>)
 8002aee:	6013      	str	r3, [r2, #0]
	}
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	200003e8 	.word	0x200003e8

08002b00 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b00:	b5b0      	push	{r4, r5, r7, lr}
 8002b02:	b090      	sub	sp, #64	; 0x40
 8002b04:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002b06:	f107 031c 	add.w	r3, r7, #28
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	601a      	str	r2, [r3, #0]
 8002b0e:	605a      	str	r2, [r3, #4]
 8002b10:	609a      	str	r2, [r3, #8]
 8002b12:	60da      	str	r2, [r3, #12]
 8002b14:	611a      	str	r2, [r3, #16]
 8002b16:	615a      	str	r2, [r3, #20]
 8002b18:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	611a      	str	r2, [r3, #16]
 8002b28:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002b2a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b2e:	f7ff fef7 	bl	8002920 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002b32:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002b36:	f7ff fedb 	bl	80028f0 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA2   ------> USART1_TX
  PA15   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002b3a:	2330      	movs	r3, #48	; 0x30
 8002b3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002b42:	2303      	movs	r3, #3
 8002b44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002b4e:	2307      	movs	r3, #7
 8002b50:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b52:	1d3b      	adds	r3, r7, #4
 8002b54:	4619      	mov	r1, r3
 8002b56:	4857      	ldr	r0, [pc, #348]	; (8002cb4 <MX_USART1_UART_Init+0x1b4>)
 8002b58:	f000 fa44 	bl	8002fe4 <LL_GPIO_Init>
   * Rx memory buffer will be handled in normal mode, not circular!
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2104      	movs	r1, #4
 8002b60:	4855      	ldr	r0, [pc, #340]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b62:	f7ff fca9 	bl	80024b8 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_MEDIUM);
 8002b66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b6a:	2104      	movs	r1, #4
 8002b6c:	4852      	ldr	r0, [pc, #328]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b6e:	f7ff fd95 	bl	800269c <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8002b72:	2200      	movs	r2, #0
 8002b74:	2104      	movs	r1, #4
 8002b76:	4850      	ldr	r0, [pc, #320]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b78:	f7ff fcdc 	bl	8002534 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	2104      	movs	r1, #4
 8002b80:	484d      	ldr	r0, [pc, #308]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b82:	f7ff fcfb 	bl	800257c <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8002b86:	2280      	movs	r2, #128	; 0x80
 8002b88:	2104      	movs	r1, #4
 8002b8a:	484b      	ldr	r0, [pc, #300]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b8c:	f7ff fd1a 	bl	80025c4 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8002b90:	2200      	movs	r2, #0
 8002b92:	2104      	movs	r1, #4
 8002b94:	4848      	ldr	r0, [pc, #288]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002b96:	f7ff fd39 	bl	800260c <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2104      	movs	r1, #4
 8002b9e:	4846      	ldr	r0, [pc, #280]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002ba0:	f7ff fd58 	bl	8002654 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_4,
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	4845      	ldr	r0, [pc, #276]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002ba8:	f7ff ff82 	bl	8002ab0 <LL_USART_DMA_GetRegAddr>
 8002bac:	4604      	mov	r4, r0
 8002bae:	4d44      	ldr	r5, [pc, #272]	; (8002cc0 <MX_USART1_UART_Init+0x1c0>)
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	4841      	ldr	r0, [pc, #260]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bb4:	f7ff fca6 	bl	8002504 <LL_DMA_GetDataTransferDirection>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	462b      	mov	r3, r5
 8002bbe:	4622      	mov	r2, r4
 8002bc0:	2104      	movs	r1, #4
 8002bc2:	483d      	ldr	r0, [pc, #244]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bc4:	f7ff fdc8 	bl	8002758 <LL_DMA_ConfigAddresses>
						 	LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE),
							(uint32_t)bufferUSART1dma,
							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, DMA_USART1_BUFFER_SIZE);
 8002bc8:	2280      	movs	r2, #128	; 0x80
 8002bca:	2104      	movs	r1, #4
 8002bcc:	483a      	ldr	r0, [pc, #232]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bce:	f7ff fd89 	bl	80026e4 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
 8002bd2:	2104      	movs	r1, #4
 8002bd4:	4838      	ldr	r0, [pc, #224]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bd6:	f7ff fc2f 	bl	8002438 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART1);
 8002bda:	4838      	ldr	r0, [pc, #224]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002bdc:	f7ff ff22 	bl	8002a24 <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
 8002be0:	2104      	movs	r1, #4
 8002be2:	4835      	ldr	r0, [pc, #212]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002be4:	f7ff fe24 	bl	8002830 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_4);
 8002be8:	2104      	movs	r1, #4
 8002bea:	4833      	ldr	r0, [pc, #204]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bec:	f7ff fe40 	bl	8002870 <LL_DMA_EnableIT_HT>

  /* USART1_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002bf0:	2210      	movs	r2, #16
 8002bf2:	2105      	movs	r1, #5
 8002bf4:	4830      	ldr	r0, [pc, #192]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002bf6:	f7ff fc5f 	bl	80024b8 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_MEDIUM);
 8002bfa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bfe:	2105      	movs	r1, #5
 8002c00:	482d      	ldr	r0, [pc, #180]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c02:	f7ff fd4b 	bl	800269c <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2105      	movs	r1, #5
 8002c0a:	482b      	ldr	r0, [pc, #172]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c0c:	f7ff fc92 	bl	8002534 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 8002c10:	2200      	movs	r2, #0
 8002c12:	2105      	movs	r1, #5
 8002c14:	4828      	ldr	r0, [pc, #160]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c16:	f7ff fcb1 	bl	800257c <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 8002c1a:	2280      	movs	r2, #128	; 0x80
 8002c1c:	2105      	movs	r1, #5
 8002c1e:	4826      	ldr	r0, [pc, #152]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c20:	f7ff fcd0 	bl	80025c4 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 8002c24:	2200      	movs	r2, #0
 8002c26:	2105      	movs	r1, #5
 8002c28:	4823      	ldr	r0, [pc, #140]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c2a:	f7ff fcef 	bl	800260c <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2105      	movs	r1, #5
 8002c32:	4821      	ldr	r0, [pc, #132]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c34:	f7ff fd0e 	bl	8002654 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_5, LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4820      	ldr	r0, [pc, #128]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002c3c:	f7ff ff38 	bl	8002ab0 <LL_USART_DMA_GetRegAddr>
 8002c40:	4603      	mov	r3, r0
 8002c42:	461a      	mov	r2, r3
 8002c44:	2105      	movs	r1, #5
 8002c46:	481c      	ldr	r0, [pc, #112]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c48:	f7ff fdda 	bl	8002800 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART1);
 8002c4c:	481b      	ldr	r0, [pc, #108]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002c4e:	f7ff ff0c 	bl	8002a6a <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_5);
 8002c52:	2105      	movs	r1, #5
 8002c54:	4818      	ldr	r0, [pc, #96]	; (8002cb8 <MX_USART1_UART_Init+0x1b8>)
 8002c56:	f7ff fe2b 	bl	80028b0 <LL_DMA_EnableIT_TE>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	2025      	movs	r0, #37	; 0x25
 8002c5e:	f7ff fbc1 	bl	80023e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002c62:	2025      	movs	r0, #37	; 0x25
 8002c64:	f7ff fba0 	bl	80023a8 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8002c68:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002c6c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002c76:	2300      	movs	r3, #0
 8002c78:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002c7a:	230c      	movs	r3, #12
 8002c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002c82:	2300      	movs	r3, #0
 8002c84:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002c86:	f107 031c 	add.w	r3, r7, #28
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	480b      	ldr	r0, [pc, #44]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002c8e:	f000 fc2f 	bl	80034f0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002c92:	480a      	ldr	r0, [pc, #40]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002c94:	f7ff fe6c 	bl	8002970 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART1);
 8002c98:	4808      	ldr	r0, [pc, #32]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002c9a:	f7ff fea0 	bl	80029de <LL_USART_DisableIT_CTS>

  /* Enable USART1 peripheral and interrupts*/
  LL_USART_EnableIT_IDLE(USART1);
 8002c9e:	4807      	ldr	r0, [pc, #28]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002ca0:	f7ff fe7c 	bl	800299c <LL_USART_EnableIT_IDLE>
  LL_USART_Enable(USART1);
 8002ca4:	4805      	ldr	r0, [pc, #20]	; (8002cbc <MX_USART1_UART_Init+0x1bc>)
 8002ca6:	f7ff fe53 	bl	8002950 <LL_USART_Enable>
  	  //type your code here:
}
 8002caa:	bf00      	nop
 8002cac:	3738      	adds	r7, #56	; 0x38
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	48000800 	.word	0x48000800
 8002cb8:	40020000 	.word	0x40020000
 8002cbc:	40013800 	.word	0x40013800
 8002cc0:	20000368 	.word	0x20000368

08002cc4 <USART1_CheckDmaReception>:

/* USER CODE BEGIN 1 */
uint16_t buf_read_pos = 0;

void USART1_CheckDmaReception(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
	uint16_t pos = DMA_USART1_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_4);
 8002cca:	2104      	movs	r1, #4
 8002ccc:	482a      	ldr	r0, [pc, #168]	; (8002d78 <USART1_CheckDmaReception+0xb4>)
 8002cce:	f7ff fd2d 	bl	800272c <LL_DMA_GetDataLength>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002cda:	80fb      	strh	r3, [r7, #6]

	if (pos >= DMA_USART1_BUFFER_SIZE)
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	2b7f      	cmp	r3, #127	; 0x7f
 8002ce0:	d941      	bls.n	8002d66 <USART1_CheckDmaReception+0xa2>
	{
		// set the DMA address pointer back to the beginning of the buffer
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
 8002ce2:	2104      	movs	r1, #4
 8002ce4:	4824      	ldr	r0, [pc, #144]	; (8002d78 <USART1_CheckDmaReception+0xb4>)
 8002ce6:	f7ff fbc7 	bl	8002478 <LL_DMA_DisableChannel>
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_4, (uint32_t)bufferUSART1dma);
 8002cea:	4b24      	ldr	r3, [pc, #144]	; (8002d7c <USART1_CheckDmaReception+0xb8>)
 8002cec:	461a      	mov	r2, r3
 8002cee:	2104      	movs	r1, #4
 8002cf0:	4821      	ldr	r0, [pc, #132]	; (8002d78 <USART1_CheckDmaReception+0xb4>)
 8002cf2:	f7ff fd6d 	bl	80027d0 <LL_DMA_SetMemoryAddress>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, DMA_USART1_BUFFER_SIZE);
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	2104      	movs	r1, #4
 8002cfa:	481f      	ldr	r0, [pc, #124]	; (8002d78 <USART1_CheckDmaReception+0xb4>)
 8002cfc:	f7ff fcf2 	bl	80026e4 <LL_DMA_SetDataLength>
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
 8002d00:	2104      	movs	r1, #4
 8002d02:	481d      	ldr	r0, [pc, #116]	; (8002d78 <USART1_CheckDmaReception+0xb4>)
 8002d04:	f7ff fb98 	bl	8002438 <LL_DMA_EnableChannel>

		// process all data until the end of the buffer
		while(buf_read_pos < DMA_USART1_BUFFER_SIZE)
 8002d08:	e012      	b.n	8002d30 <USART1_CheckDmaReception+0x6c>
		{
			if(USART1_ProcessData != 0)
 8002d0a:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <USART1_CheckDmaReception+0xbc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d008      	beq.n	8002d24 <USART1_CheckDmaReception+0x60>
			{
				USART1_ProcessData(bufferUSART1dma[buf_read_pos]);
 8002d12:	4b1b      	ldr	r3, [pc, #108]	; (8002d80 <USART1_CheckDmaReception+0xbc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a1b      	ldr	r2, [pc, #108]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d18:	8812      	ldrh	r2, [r2, #0]
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	4a17      	ldr	r2, [pc, #92]	; (8002d7c <USART1_CheckDmaReception+0xb8>)
 8002d1e:	5c52      	ldrb	r2, [r2, r1]
 8002d20:	4610      	mov	r0, r2
 8002d22:	4798      	blx	r3
//				if(bufferUSART1dma[buf_read_pos] > 15)
//					handle_display(bufferUSART1dma[buf_read_pos]);
			}
			buf_read_pos++;
 8002d24:	4b17      	ldr	r3, [pc, #92]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d2e:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < DMA_USART1_BUFFER_SIZE)
 8002d30:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	2b7f      	cmp	r3, #127	; 0x7f
 8002d36:	d9e8      	bls.n	8002d0a <USART1_CheckDmaReception+0x46>
		}

		buf_read_pos = 0;
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	801a      	strh	r2, [r3, #0]
//					handle_display(bufferUSART1dma[buf_read_pos]);
			}
			buf_read_pos++;
		}
	}
}
 8002d3e:	e017      	b.n	8002d70 <USART1_CheckDmaReception+0xac>
			if(USART1_ProcessData != 0)
 8002d40:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <USART1_CheckDmaReception+0xbc>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d008      	beq.n	8002d5a <USART1_CheckDmaReception+0x96>
				USART1_ProcessData(bufferUSART1dma[buf_read_pos]);
 8002d48:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <USART1_CheckDmaReception+0xbc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a0d      	ldr	r2, [pc, #52]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d4e:	8812      	ldrh	r2, [r2, #0]
 8002d50:	4611      	mov	r1, r2
 8002d52:	4a0a      	ldr	r2, [pc, #40]	; (8002d7c <USART1_CheckDmaReception+0xb8>)
 8002d54:	5c52      	ldrb	r2, [r2, r1]
 8002d56:	4610      	mov	r0, r2
 8002d58:	4798      	blx	r3
			buf_read_pos++;
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d5c:	881b      	ldrh	r3, [r3, #0]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d64:	801a      	strh	r2, [r3, #0]
		while(buf_read_pos < pos)
 8002d66:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <USART1_CheckDmaReception+0xc0>)
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	88fa      	ldrh	r2, [r7, #6]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d8e7      	bhi.n	8002d40 <USART1_CheckDmaReception+0x7c>
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40020000 	.word	0x40020000
 8002d7c:	20000368 	.word	0x20000368
 8002d80:	200003e8 	.word	0x200003e8
 8002d84:	200003ec 	.word	0x200003ec

08002d88 <Reset_Handler>:
 8002d88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dc0 <LoopForever+0x2>
 8002d8c:	f7ff fafa 	bl	8002384 <SystemInit>
 8002d90:	480c      	ldr	r0, [pc, #48]	; (8002dc4 <LoopForever+0x6>)
 8002d92:	490d      	ldr	r1, [pc, #52]	; (8002dc8 <LoopForever+0xa>)
 8002d94:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <LoopForever+0xe>)
 8002d96:	2300      	movs	r3, #0
 8002d98:	e002      	b.n	8002da0 <LoopCopyDataInit>

08002d9a <CopyDataInit>:
 8002d9a:	58d4      	ldr	r4, [r2, r3]
 8002d9c:	50c4      	str	r4, [r0, r3]
 8002d9e:	3304      	adds	r3, #4

08002da0 <LoopCopyDataInit>:
 8002da0:	18c4      	adds	r4, r0, r3
 8002da2:	428c      	cmp	r4, r1
 8002da4:	d3f9      	bcc.n	8002d9a <CopyDataInit>
 8002da6:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <LoopForever+0x12>)
 8002da8:	4c0a      	ldr	r4, [pc, #40]	; (8002dd4 <LoopForever+0x16>)
 8002daa:	2300      	movs	r3, #0
 8002dac:	e001      	b.n	8002db2 <LoopFillZerobss>

08002dae <FillZerobss>:
 8002dae:	6013      	str	r3, [r2, #0]
 8002db0:	3204      	adds	r2, #4

08002db2 <LoopFillZerobss>:
 8002db2:	42a2      	cmp	r2, r4
 8002db4:	d3fb      	bcc.n	8002dae <FillZerobss>
 8002db6:	f000 fc6b 	bl	8003690 <__libc_init_array>
 8002dba:	f7ff f88d 	bl	8001ed8 <main>

08002dbe <LoopForever>:
 8002dbe:	e7fe      	b.n	8002dbe <LoopForever>
 8002dc0:	20004000 	.word	0x20004000
 8002dc4:	20000000 	.word	0x20000000
 8002dc8:	20000068 	.word	0x20000068
 8002dcc:	08005198 	.word	0x08005198
 8002dd0:	20000068 	.word	0x20000068
 8002dd4:	20000528 	.word	0x20000528

08002dd8 <ADC1_IRQHandler>:
 8002dd8:	e7fe      	b.n	8002dd8 <ADC1_IRQHandler>

08002dda <LL_GPIO_SetPinMode>:
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b089      	sub	sp, #36	; 0x24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	60f8      	str	r0, [r7, #12]
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	613b      	str	r3, [r7, #16]
  return result;
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	fab3 f383 	clz	r3, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	2103      	movs	r1, #3
 8002e02:	fa01 f303 	lsl.w	r3, r1, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	401a      	ands	r2, r3
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa93 f3a3 	rbit	r3, r3
 8002e14:	61bb      	str	r3, [r7, #24]
  return result;
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	fab3 f383 	clz	r3, r3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	431a      	orrs	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	601a      	str	r2, [r3, #0]
}
 8002e2c:	bf00      	nop
 8002e2e:	3724      	adds	r7, #36	; 0x24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <LL_GPIO_SetPinOutputType>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	401a      	ands	r2, r3
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	fb01 f303 	mul.w	r3, r1, r3
 8002e56:	431a      	orrs	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	605a      	str	r2, [r3, #4]
}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <LL_GPIO_SetPinSpeed>:
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	613b      	str	r3, [r7, #16]
  return result;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	fab3 f383 	clz	r3, r3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	2103      	movs	r1, #3
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	fa93 f3a3 	rbit	r3, r3
 8002ea2:	61bb      	str	r3, [r7, #24]
  return result;
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	609a      	str	r2, [r3, #8]
}
 8002eba:	bf00      	nop
 8002ebc:	3724      	adds	r7, #36	; 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <LL_GPIO_SetPinPull>:
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b089      	sub	sp, #36	; 0x24
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	fa93 f3a3 	rbit	r3, r3
 8002ee0:	613b      	str	r3, [r7, #16]
  return result;
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	fab3 f383 	clz	r3, r3
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	2103      	movs	r1, #3
 8002eee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	401a      	ands	r2, r3
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	61bb      	str	r3, [r7, #24]
  return result;
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	fab3 f383 	clz	r3, r3
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f12:	431a      	orrs	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	60da      	str	r2, [r3, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3724      	adds	r7, #36	; 0x24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <LL_GPIO_SetAFPin_0_7>:
{
 8002f24:	b480      	push	{r7}
 8002f26:	b089      	sub	sp, #36	; 0x24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a1a      	ldr	r2, [r3, #32]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	fa93 f3a3 	rbit	r3, r3
 8002f3e:	613b      	str	r3, [r7, #16]
  return result;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	fab3 f383 	clz	r3, r3
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	210f      	movs	r1, #15
 8002f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	401a      	ands	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	fa93 f3a3 	rbit	r3, r3
 8002f5e:	61bb      	str	r3, [r7, #24]
  return result;
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	fab3 f383 	clz	r3, r3
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f70:	431a      	orrs	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	621a      	str	r2, [r3, #32]
}
 8002f76:	bf00      	nop
 8002f78:	3724      	adds	r7, #36	; 0x24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <LL_GPIO_SetAFPin_8_15>:
{
 8002f82:	b480      	push	{r7}
 8002f84:	b089      	sub	sp, #36	; 0x24
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	60f8      	str	r0, [r7, #12]
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	613b      	str	r3, [r7, #16]
  return result;
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	210f      	movs	r1, #15
 8002fac:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	0a1b      	lsrs	r3, r3, #8
 8002fb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa93 f3a3 	rbit	r3, r3
 8002fc0:	61bb      	str	r3, [r7, #24]
  return result;
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd2:	431a      	orrs	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002fd8:	bf00      	nop
 8002fda:	3724      	adds	r7, #36	; 0x24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fa93 f3a3 	rbit	r3, r3
 8002ffa:	613b      	str	r3, [r7, #16]
  return result;
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	fab3 f383 	clz	r3, r3
 8003002:	b2db      	uxtb	r3, r3
 8003004:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003006:	e051      	b.n	80030ac <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	2101      	movs	r1, #1
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d043      	beq.n	80030a6 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d003      	beq.n	800302e <LL_GPIO_Init+0x4a>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d10e      	bne.n	800304c <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	461a      	mov	r2, r3
 8003034:	69b9      	ldr	r1, [r7, #24]
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ff16 	bl	8002e68 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6819      	ldr	r1, [r3, #0]
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	461a      	mov	r2, r3
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff fef6 	bl	8002e38 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	461a      	mov	r2, r3
 8003052:	69b9      	ldr	r1, [r7, #24]
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7ff ff36 	bl	8002ec6 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d11a      	bne.n	8003098 <LL_GPIO_Init+0xb4>
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	60bb      	str	r3, [r7, #8]
  return result;
 800306e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003070:	fab3 f383 	clz	r3, r3
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b07      	cmp	r3, #7
 8003078:	d807      	bhi.n	800308a <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	461a      	mov	r2, r3
 8003080:	69b9      	ldr	r1, [r7, #24]
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff ff4e 	bl	8002f24 <LL_GPIO_SetAFPin_0_7>
 8003088:	e006      	b.n	8003098 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	461a      	mov	r2, r3
 8003090:	69b9      	ldr	r1, [r7, #24]
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff ff75 	bl	8002f82 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	461a      	mov	r2, r3
 800309e:	69b9      	ldr	r1, [r7, #24]
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7ff fe9a 	bl	8002dda <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	3301      	adds	r3, #1
 80030aa:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	fa22 f303 	lsr.w	r3, r2, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1a6      	bne.n	8003008 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3720      	adds	r7, #32
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <LL_RCC_HSI_IsReady>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <LL_RCC_HSI_IsReady+0x20>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	bf0c      	ite	eq
 80030d4:	2301      	moveq	r3, #1
 80030d6:	2300      	movne	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
}
 80030da:	4618      	mov	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	40021000 	.word	0x40021000

080030e8 <LL_RCC_LSE_IsReady>:
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80030ec:	4b06      	ldr	r3, [pc, #24]	; (8003108 <LL_RCC_LSE_IsReady+0x20>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	bf0c      	ite	eq
 80030f8:	2301      	moveq	r3, #1
 80030fa:	2300      	movne	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
}
 80030fe:	4618      	mov	r0, r3
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	40021000 	.word	0x40021000

0800310c <LL_RCC_GetSysClkSource>:
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <LL_RCC_GetSysClkSource+0x18>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 030c 	and.w	r3, r3, #12
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000

08003128 <LL_RCC_GetAHBPrescaler>:
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800312c:	4b04      	ldr	r3, [pc, #16]	; (8003140 <LL_RCC_GetAHBPrescaler+0x18>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40021000 	.word	0x40021000

08003144 <LL_RCC_GetAPB1Prescaler>:
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003148:	4b04      	ldr	r3, [pc, #16]	; (800315c <LL_RCC_GetAPB1Prescaler+0x18>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	40021000 	.word	0x40021000

08003160 <LL_RCC_GetAPB2Prescaler>:
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003164:	4b04      	ldr	r3, [pc, #16]	; (8003178 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800316c:	4618      	mov	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000

0800317c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8003184:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <LL_RCC_GetUSARTClockSource+0x28>)
 8003186:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003188:	2103      	movs	r1, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	401a      	ands	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	061b      	lsls	r3, r3, #24
 8003196:	4313      	orrs	r3, r2
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	40021000 	.word	0x40021000

080031a8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80031ac:	4b04      	ldr	r3, [pc, #16]	; (80031c0 <LL_RCC_PLL_GetMainSource+0x18>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40021000 	.word	0x40021000

080031c4 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80031c8:	4b04      	ldr	r3, [pc, #16]	; (80031dc <LL_RCC_PLL_GetMultiplicator+0x18>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000

080031e0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <LL_RCC_PLL_GetPrediv+0x18>)
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	f003 030f 	and.w	r3, r3, #15
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000

080031fc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003204:	f000 f862 	bl	80032cc <RCC_GetSystemClockFreq>
 8003208:	4602      	mov	r2, r0
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f000 f880 	bl	8003318 <RCC_GetHCLKClockFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4618      	mov	r0, r3
 8003224:	f000 f88e 	bl	8003344 <RCC_GetPCLK1ClockFreq>
 8003228:	4602      	mov	r2, r0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 f89a 	bl	800336c <RCC_GetPCLK2ClockFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	60da      	str	r2, [r3, #12]
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d130      	bne.n	80032bc <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff ff8e 	bl	800317c <LL_RCC_GetUSARTClockSource>
 8003260:	4603      	mov	r3, r0
 8003262:	2b03      	cmp	r3, #3
 8003264:	d00a      	beq.n	800327c <LL_RCC_GetUSARTClockFreq+0x34>
 8003266:	2b03      	cmp	r3, #3
 8003268:	d819      	bhi.n	800329e <LL_RCC_GetUSARTClockFreq+0x56>
 800326a:	2b01      	cmp	r3, #1
 800326c:	d002      	beq.n	8003274 <LL_RCC_GetUSARTClockFreq+0x2c>
 800326e:	2b02      	cmp	r3, #2
 8003270:	d00c      	beq.n	800328c <LL_RCC_GetUSARTClockFreq+0x44>
 8003272:	e014      	b.n	800329e <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003274:	f000 f82a 	bl	80032cc <RCC_GetSystemClockFreq>
 8003278:	60f8      	str	r0, [r7, #12]
        break;
 800327a:	e01f      	b.n	80032bc <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800327c:	f7ff ff22 	bl	80030c4 <LL_RCC_HSI_IsReady>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d017      	beq.n	80032b6 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8003286:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <LL_RCC_GetUSARTClockFreq+0x80>)
 8003288:	60fb      	str	r3, [r7, #12]
        }
        break;
 800328a:	e014      	b.n	80032b6 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800328c:	f7ff ff2c 	bl	80030e8 <LL_RCC_LSE_IsReady>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d011      	beq.n	80032ba <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8003296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800329c:	e00d      	b.n	80032ba <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800329e:	f000 f815 	bl	80032cc <RCC_GetSystemClockFreq>
 80032a2:	4603      	mov	r3, r0
 80032a4:	4618      	mov	r0, r3
 80032a6:	f000 f837 	bl	8003318 <RCC_GetHCLKClockFreq>
 80032aa:	4603      	mov	r3, r0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 f849 	bl	8003344 <RCC_GetPCLK1ClockFreq>
 80032b2:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 80032b4:	e002      	b.n	80032bc <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80032b6:	bf00      	nop
 80032b8:	e000      	b.n	80032bc <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80032ba:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80032bc:	68fb      	ldr	r3, [r7, #12]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	007a1200 	.word	0x007a1200

080032cc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80032d6:	f7ff ff19 	bl	800310c <LL_RCC_GetSysClkSource>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d00c      	beq.n	80032fa <RCC_GetSystemClockFreq+0x2e>
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d80e      	bhi.n	8003302 <RCC_GetSystemClockFreq+0x36>
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d002      	beq.n	80032ee <RCC_GetSystemClockFreq+0x22>
 80032e8:	2b04      	cmp	r3, #4
 80032ea:	d003      	beq.n	80032f4 <RCC_GetSystemClockFreq+0x28>
 80032ec:	e009      	b.n	8003302 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <RCC_GetSystemClockFreq+0x48>)
 80032f0:	607b      	str	r3, [r7, #4]
      break;
 80032f2:	e009      	b.n	8003308 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <RCC_GetSystemClockFreq+0x48>)
 80032f6:	607b      	str	r3, [r7, #4]
      break;
 80032f8:	e006      	b.n	8003308 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80032fa:	f000 f84b 	bl	8003394 <RCC_PLL_GetFreqDomain_SYS>
 80032fe:	6078      	str	r0, [r7, #4]
      break;
 8003300:	e002      	b.n	8003308 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8003302:	4b04      	ldr	r3, [pc, #16]	; (8003314 <RCC_GetSystemClockFreq+0x48>)
 8003304:	607b      	str	r3, [r7, #4]
      break;
 8003306:	bf00      	nop
  }

  return frequency;
 8003308:	687b      	ldr	r3, [r7, #4]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	007a1200 	.word	0x007a1200

08003318 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003320:	f7ff ff02 	bl	8003128 <LL_RCC_GetAHBPrescaler>
 8003324:	4603      	mov	r3, r0
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	f003 030f 	and.w	r3, r3, #15
 800332c:	4a04      	ldr	r2, [pc, #16]	; (8003340 <RCC_GetHCLKClockFreq+0x28>)
 800332e:	5cd3      	ldrb	r3, [r2, r3]
 8003330:	461a      	mov	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	40d3      	lsrs	r3, r2
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	08004f24 	.word	0x08004f24

08003344 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800334c:	f7ff fefa 	bl	8003144 <LL_RCC_GetAPB1Prescaler>
 8003350:	4603      	mov	r3, r0
 8003352:	0a1b      	lsrs	r3, r3, #8
 8003354:	4a04      	ldr	r2, [pc, #16]	; (8003368 <RCC_GetPCLK1ClockFreq+0x24>)
 8003356:	5cd3      	ldrb	r3, [r2, r3]
 8003358:	461a      	mov	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	40d3      	lsrs	r3, r2
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	08004f34 	.word	0x08004f34

0800336c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003374:	f7ff fef4 	bl	8003160 <LL_RCC_GetAPB2Prescaler>
 8003378:	4603      	mov	r3, r0
 800337a:	0adb      	lsrs	r3, r3, #11
 800337c:	4a04      	ldr	r2, [pc, #16]	; (8003390 <RCC_GetPCLK2ClockFreq+0x24>)
 800337e:	5cd3      	ldrb	r3, [r2, r3]
 8003380:	461a      	mov	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	40d3      	lsrs	r3, r2
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	08004f34 	.word	0x08004f34

08003394 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003394:	b590      	push	{r4, r7, lr}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	2300      	movs	r3, #0
 80033a0:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80033a2:	f7ff ff01 	bl	80031a8 <LL_RCC_PLL_GetMainSource>
 80033a6:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b4:	d003      	beq.n	80033be <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80033b6:	e005      	b.n	80033c4 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80033b8:	4b13      	ldr	r3, [pc, #76]	; (8003408 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80033ba:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80033bc:	e005      	b.n	80033ca <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80033be:	4b13      	ldr	r3, [pc, #76]	; (800340c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80033c0:	60fb      	str	r3, [r7, #12]
      break;
 80033c2:	e002      	b.n	80033ca <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 80033c4:	4b10      	ldr	r3, [pc, #64]	; (8003408 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80033c6:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80033c8:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80033ca:	f7ff ff09 	bl	80031e0 <LL_RCC_PLL_GetPrediv>
 80033ce:	4603      	mov	r3, r0
 80033d0:	3301      	adds	r3, #1
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	fbb2 f4f3 	udiv	r4, r2, r3
 80033d8:	f7ff fef4 	bl	80031c4 <LL_RCC_PLL_GetMultiplicator>
 80033dc:	4603      	mov	r3, r0
 80033de:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033e2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80033e6:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	fa92 f2a2 	rbit	r2, r2
 80033ee:	603a      	str	r2, [r7, #0]
  return result;
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	fab2 f282 	clz	r2, r2
 80033f6:	b2d2      	uxtb	r2, r2
 80033f8:	40d3      	lsrs	r3, r2
 80033fa:	3302      	adds	r3, #2
 80033fc:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8003400:	4618      	mov	r0, r3
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	bd90      	pop	{r4, r7, pc}
 8003408:	003d0900 	.word	0x003d0900
 800340c:	007a1200 	.word	0x007a1200

08003410 <LL_USART_IsEnabled>:
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <LL_USART_IsEnabled+0x18>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <LL_USART_IsEnabled+0x1a>
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <LL_USART_SetStopBitsLength>:
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	605a      	str	r2, [r3, #4]
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <LL_USART_SetHWFlowCtrl>:
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	431a      	orrs	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	609a      	str	r2, [r3, #8]
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <LL_USART_SetBaudRate>:
{
 8003482:	b480      	push	{r7}
 8003484:	b087      	sub	sp, #28
 8003486:	af00      	add	r7, sp, #0
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
 800348e:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003496:	d11a      	bne.n	80034ce <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	005a      	lsls	r2, r3, #1
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	085b      	lsrs	r3, r3, #1
 80034a0:	441a      	add	r2, r3
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80034b2:	4013      	ands	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	085b      	lsrs	r3, r3, #1
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	60da      	str	r2, [r3, #12]
}
 80034cc:	e00a      	b.n	80034e4 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	085a      	lsrs	r2, r3, #1
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	441a      	add	r2, r3
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	b29b      	uxth	r3, r3
 80034de:	461a      	mov	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	60da      	str	r2, [r3, #12]
}
 80034e4:	bf00      	nop
 80034e6:	371c      	adds	r7, #28
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80034fe:	2300      	movs	r3, #0
 8003500:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff ff84 	bl	8003410 <LL_USART_IsEnabled>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d14e      	bne.n	80035ac <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	4b29      	ldr	r3, [pc, #164]	; (80035b8 <LL_USART_Init+0xc8>)
 8003514:	4013      	ands	r3, r2
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	6851      	ldr	r1, [r2, #4]
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	68d2      	ldr	r2, [r2, #12]
 800351e:	4311      	orrs	r1, r2
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	6912      	ldr	r2, [r2, #16]
 8003524:	4311      	orrs	r1, r2
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	6992      	ldr	r2, [r2, #24]
 800352a:	430a      	orrs	r2, r1
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	4619      	mov	r1, r3
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff ff7c 	bl	8003436 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	4619      	mov	r1, r3
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff89 	bl	800345c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a1b      	ldr	r2, [pc, #108]	; (80035bc <LL_USART_Init+0xcc>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d104      	bne.n	800355c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003552:	2000      	movs	r0, #0
 8003554:	f7ff fe78 	bl	8003248 <LL_RCC_GetUSARTClockFreq>
 8003558:	61b8      	str	r0, [r7, #24]
 800355a:	e016      	b.n	800358a <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a18      	ldr	r2, [pc, #96]	; (80035c0 <LL_USART_Init+0xd0>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d107      	bne.n	8003574 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8003564:	f107 0308 	add.w	r3, r7, #8
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff fe47 	bl	80031fc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	e00a      	b.n	800358a <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a13      	ldr	r2, [pc, #76]	; (80035c4 <LL_USART_Init+0xd4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d106      	bne.n	800358a <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800357c:	f107 0308 	add.w	r3, r7, #8
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff fe3b 	bl	80031fc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00d      	beq.n	80035ac <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d009      	beq.n	80035ac <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8003598:	2300      	movs	r3, #0
 800359a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80035a4:	69b9      	ldr	r1, [r7, #24]
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff ff6b 	bl	8003482 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80035ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3720      	adds	r7, #32
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	efff69f3 	.word	0xefff69f3
 80035bc:	40013800 	.word	0x40013800
 80035c0:	40004400 	.word	0x40004400
 80035c4:	40004800 	.word	0x40004800

080035c8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035da:	4a07      	ldr	r2, [pc, #28]	; (80035f8 <LL_InitTick+0x30>)
 80035dc:	3b01      	subs	r3, #1
 80035de:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <LL_InitTick+0x30>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035e6:	4b04      	ldr	r3, [pc, #16]	; (80035f8 <LL_InitTick+0x30>)
 80035e8:	2205      	movs	r2, #5
 80035ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	e000e010 	.word	0xe000e010

080035fc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003604:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7ff ffdd 	bl	80035c8 <LL_InitTick>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003620:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <LL_mDelay+0x48>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003626:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362e:	d00c      	beq.n	800364a <LL_mDelay+0x32>
  {
    Delay++;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3301      	adds	r3, #1
 8003634:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003636:	e008      	b.n	800364a <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003638:	4b09      	ldr	r3, [pc, #36]	; (8003660 <LL_mDelay+0x48>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <LL_mDelay+0x32>
    {
      Delay--;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	607b      	str	r3, [r7, #4]
  while (Delay)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f3      	bne.n	8003638 <LL_mDelay+0x20>
    }
  }
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	e000e010 	.word	0xe000e010

08003664 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800366c:	4a04      	ldr	r2, [pc, #16]	; (8003680 <LL_SetSystemCoreClock+0x1c>)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6013      	str	r3, [r2, #0]
}
 8003672:	bf00      	nop
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	20000000 	.word	0x20000000

08003684 <__errno>:
 8003684:	4b01      	ldr	r3, [pc, #4]	; (800368c <__errno+0x8>)
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	20000050 	.word	0x20000050

08003690 <__libc_init_array>:
 8003690:	b570      	push	{r4, r5, r6, lr}
 8003692:	4d0d      	ldr	r5, [pc, #52]	; (80036c8 <__libc_init_array+0x38>)
 8003694:	4c0d      	ldr	r4, [pc, #52]	; (80036cc <__libc_init_array+0x3c>)
 8003696:	1b64      	subs	r4, r4, r5
 8003698:	10a4      	asrs	r4, r4, #2
 800369a:	2600      	movs	r6, #0
 800369c:	42a6      	cmp	r6, r4
 800369e:	d109      	bne.n	80036b4 <__libc_init_array+0x24>
 80036a0:	4d0b      	ldr	r5, [pc, #44]	; (80036d0 <__libc_init_array+0x40>)
 80036a2:	4c0c      	ldr	r4, [pc, #48]	; (80036d4 <__libc_init_array+0x44>)
 80036a4:	f001 fc22 	bl	8004eec <_init>
 80036a8:	1b64      	subs	r4, r4, r5
 80036aa:	10a4      	asrs	r4, r4, #2
 80036ac:	2600      	movs	r6, #0
 80036ae:	42a6      	cmp	r6, r4
 80036b0:	d105      	bne.n	80036be <__libc_init_array+0x2e>
 80036b2:	bd70      	pop	{r4, r5, r6, pc}
 80036b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80036b8:	4798      	blx	r3
 80036ba:	3601      	adds	r6, #1
 80036bc:	e7ee      	b.n	800369c <__libc_init_array+0xc>
 80036be:	f855 3b04 	ldr.w	r3, [r5], #4
 80036c2:	4798      	blx	r3
 80036c4:	3601      	adds	r6, #1
 80036c6:	e7f2      	b.n	80036ae <__libc_init_array+0x1e>
 80036c8:	08005190 	.word	0x08005190
 80036cc:	08005190 	.word	0x08005190
 80036d0:	08005190 	.word	0x08005190
 80036d4:	08005194 	.word	0x08005194

080036d8 <atan2>:
 80036d8:	f000 bbbe 	b.w	8003e58 <__ieee754_atan2>

080036dc <sqrt>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	ed2d 8b02 	vpush	{d8}
 80036e2:	ec55 4b10 	vmov	r4, r5, d0
 80036e6:	f000 f8d3 	bl	8003890 <__ieee754_sqrt>
 80036ea:	4622      	mov	r2, r4
 80036ec:	462b      	mov	r3, r5
 80036ee:	4620      	mov	r0, r4
 80036f0:	4629      	mov	r1, r5
 80036f2:	eeb0 8a40 	vmov.f32	s16, s0
 80036f6:	eef0 8a60 	vmov.f32	s17, s1
 80036fa:	f7fd f9bb 	bl	8000a74 <__aeabi_dcmpun>
 80036fe:	b990      	cbnz	r0, 8003726 <sqrt+0x4a>
 8003700:	2200      	movs	r2, #0
 8003702:	2300      	movs	r3, #0
 8003704:	4620      	mov	r0, r4
 8003706:	4629      	mov	r1, r5
 8003708:	f7fd f98c 	bl	8000a24 <__aeabi_dcmplt>
 800370c:	b158      	cbz	r0, 8003726 <sqrt+0x4a>
 800370e:	f7ff ffb9 	bl	8003684 <__errno>
 8003712:	2321      	movs	r3, #33	; 0x21
 8003714:	6003      	str	r3, [r0, #0]
 8003716:	2200      	movs	r2, #0
 8003718:	2300      	movs	r3, #0
 800371a:	4610      	mov	r0, r2
 800371c:	4619      	mov	r1, r3
 800371e:	f7fd f839 	bl	8000794 <__aeabi_ddiv>
 8003722:	ec41 0b18 	vmov	d8, r0, r1
 8003726:	eeb0 0a48 	vmov.f32	s0, s16
 800372a:	eef0 0a68 	vmov.f32	s1, s17
 800372e:	ecbd 8b02 	vpop	{d8}
 8003732:	bd38      	pop	{r3, r4, r5, pc}
 8003734:	0000      	movs	r0, r0
	...

08003738 <cos>:
 8003738:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800373a:	ec53 2b10 	vmov	r2, r3, d0
 800373e:	4826      	ldr	r0, [pc, #152]	; (80037d8 <cos+0xa0>)
 8003740:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003744:	4281      	cmp	r1, r0
 8003746:	dc06      	bgt.n	8003756 <cos+0x1e>
 8003748:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80037d0 <cos+0x98>
 800374c:	b005      	add	sp, #20
 800374e:	f85d eb04 	ldr.w	lr, [sp], #4
 8003752:	f000 b9f9 	b.w	8003b48 <__kernel_cos>
 8003756:	4821      	ldr	r0, [pc, #132]	; (80037dc <cos+0xa4>)
 8003758:	4281      	cmp	r1, r0
 800375a:	dd09      	ble.n	8003770 <cos+0x38>
 800375c:	ee10 0a10 	vmov	r0, s0
 8003760:	4619      	mov	r1, r3
 8003762:	f7fc fd35 	bl	80001d0 <__aeabi_dsub>
 8003766:	ec41 0b10 	vmov	d0, r0, r1
 800376a:	b005      	add	sp, #20
 800376c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003770:	4668      	mov	r0, sp
 8003772:	f000 fc39 	bl	8003fe8 <__ieee754_rem_pio2>
 8003776:	f000 0003 	and.w	r0, r0, #3
 800377a:	2801      	cmp	r0, #1
 800377c:	d00b      	beq.n	8003796 <cos+0x5e>
 800377e:	2802      	cmp	r0, #2
 8003780:	d016      	beq.n	80037b0 <cos+0x78>
 8003782:	b9e0      	cbnz	r0, 80037be <cos+0x86>
 8003784:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003788:	ed9d 0b00 	vldr	d0, [sp]
 800378c:	f000 f9dc 	bl	8003b48 <__kernel_cos>
 8003790:	ec51 0b10 	vmov	r0, r1, d0
 8003794:	e7e7      	b.n	8003766 <cos+0x2e>
 8003796:	ed9d 1b02 	vldr	d1, [sp, #8]
 800379a:	ed9d 0b00 	vldr	d0, [sp]
 800379e:	f000 fa9b 	bl	8003cd8 <__kernel_sin>
 80037a2:	ec53 2b10 	vmov	r2, r3, d0
 80037a6:	ee10 0a10 	vmov	r0, s0
 80037aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80037ae:	e7da      	b.n	8003766 <cos+0x2e>
 80037b0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80037b4:	ed9d 0b00 	vldr	d0, [sp]
 80037b8:	f000 f9c6 	bl	8003b48 <__kernel_cos>
 80037bc:	e7f1      	b.n	80037a2 <cos+0x6a>
 80037be:	ed9d 1b02 	vldr	d1, [sp, #8]
 80037c2:	ed9d 0b00 	vldr	d0, [sp]
 80037c6:	2001      	movs	r0, #1
 80037c8:	f000 fa86 	bl	8003cd8 <__kernel_sin>
 80037cc:	e7e0      	b.n	8003790 <cos+0x58>
 80037ce:	bf00      	nop
	...
 80037d8:	3fe921fb 	.word	0x3fe921fb
 80037dc:	7fefffff 	.word	0x7fefffff

080037e0 <sin>:
 80037e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80037e2:	ec53 2b10 	vmov	r2, r3, d0
 80037e6:	4828      	ldr	r0, [pc, #160]	; (8003888 <sin+0xa8>)
 80037e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80037ec:	4281      	cmp	r1, r0
 80037ee:	dc07      	bgt.n	8003800 <sin+0x20>
 80037f0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8003880 <sin+0xa0>
 80037f4:	2000      	movs	r0, #0
 80037f6:	b005      	add	sp, #20
 80037f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80037fc:	f000 ba6c 	b.w	8003cd8 <__kernel_sin>
 8003800:	4822      	ldr	r0, [pc, #136]	; (800388c <sin+0xac>)
 8003802:	4281      	cmp	r1, r0
 8003804:	dd09      	ble.n	800381a <sin+0x3a>
 8003806:	ee10 0a10 	vmov	r0, s0
 800380a:	4619      	mov	r1, r3
 800380c:	f7fc fce0 	bl	80001d0 <__aeabi_dsub>
 8003810:	ec41 0b10 	vmov	d0, r0, r1
 8003814:	b005      	add	sp, #20
 8003816:	f85d fb04 	ldr.w	pc, [sp], #4
 800381a:	4668      	mov	r0, sp
 800381c:	f000 fbe4 	bl	8003fe8 <__ieee754_rem_pio2>
 8003820:	f000 0003 	and.w	r0, r0, #3
 8003824:	2801      	cmp	r0, #1
 8003826:	d00c      	beq.n	8003842 <sin+0x62>
 8003828:	2802      	cmp	r0, #2
 800382a:	d011      	beq.n	8003850 <sin+0x70>
 800382c:	b9f0      	cbnz	r0, 800386c <sin+0x8c>
 800382e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003832:	ed9d 0b00 	vldr	d0, [sp]
 8003836:	2001      	movs	r0, #1
 8003838:	f000 fa4e 	bl	8003cd8 <__kernel_sin>
 800383c:	ec51 0b10 	vmov	r0, r1, d0
 8003840:	e7e6      	b.n	8003810 <sin+0x30>
 8003842:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003846:	ed9d 0b00 	vldr	d0, [sp]
 800384a:	f000 f97d 	bl	8003b48 <__kernel_cos>
 800384e:	e7f5      	b.n	800383c <sin+0x5c>
 8003850:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003854:	ed9d 0b00 	vldr	d0, [sp]
 8003858:	2001      	movs	r0, #1
 800385a:	f000 fa3d 	bl	8003cd8 <__kernel_sin>
 800385e:	ec53 2b10 	vmov	r2, r3, d0
 8003862:	ee10 0a10 	vmov	r0, s0
 8003866:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800386a:	e7d1      	b.n	8003810 <sin+0x30>
 800386c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003870:	ed9d 0b00 	vldr	d0, [sp]
 8003874:	f000 f968 	bl	8003b48 <__kernel_cos>
 8003878:	e7f1      	b.n	800385e <sin+0x7e>
 800387a:	bf00      	nop
 800387c:	f3af 8000 	nop.w
	...
 8003888:	3fe921fb 	.word	0x3fe921fb
 800388c:	7fefffff 	.word	0x7fefffff

08003890 <__ieee754_sqrt>:
 8003890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003894:	ec55 4b10 	vmov	r4, r5, d0
 8003898:	4e67      	ldr	r6, [pc, #412]	; (8003a38 <__ieee754_sqrt+0x1a8>)
 800389a:	43ae      	bics	r6, r5
 800389c:	ee10 0a10 	vmov	r0, s0
 80038a0:	ee10 2a10 	vmov	r2, s0
 80038a4:	4629      	mov	r1, r5
 80038a6:	462b      	mov	r3, r5
 80038a8:	d10d      	bne.n	80038c6 <__ieee754_sqrt+0x36>
 80038aa:	f7fc fe49 	bl	8000540 <__aeabi_dmul>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4620      	mov	r0, r4
 80038b4:	4629      	mov	r1, r5
 80038b6:	f7fc fc8d 	bl	80001d4 <__adddf3>
 80038ba:	4604      	mov	r4, r0
 80038bc:	460d      	mov	r5, r1
 80038be:	ec45 4b10 	vmov	d0, r4, r5
 80038c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038c6:	2d00      	cmp	r5, #0
 80038c8:	dc0b      	bgt.n	80038e2 <__ieee754_sqrt+0x52>
 80038ca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80038ce:	4326      	orrs	r6, r4
 80038d0:	d0f5      	beq.n	80038be <__ieee754_sqrt+0x2e>
 80038d2:	b135      	cbz	r5, 80038e2 <__ieee754_sqrt+0x52>
 80038d4:	f7fc fc7c 	bl	80001d0 <__aeabi_dsub>
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	f7fc ff5a 	bl	8000794 <__aeabi_ddiv>
 80038e0:	e7eb      	b.n	80038ba <__ieee754_sqrt+0x2a>
 80038e2:	1509      	asrs	r1, r1, #20
 80038e4:	f000 808d 	beq.w	8003a02 <__ieee754_sqrt+0x172>
 80038e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038ec:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 80038f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038f4:	07c9      	lsls	r1, r1, #31
 80038f6:	bf5c      	itt	pl
 80038f8:	005b      	lslpl	r3, r3, #1
 80038fa:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80038fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003902:	bf58      	it	pl
 8003904:	0052      	lslpl	r2, r2, #1
 8003906:	2500      	movs	r5, #0
 8003908:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800390c:	1076      	asrs	r6, r6, #1
 800390e:	0052      	lsls	r2, r2, #1
 8003910:	f04f 0e16 	mov.w	lr, #22
 8003914:	46ac      	mov	ip, r5
 8003916:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800391a:	eb0c 0001 	add.w	r0, ip, r1
 800391e:	4298      	cmp	r0, r3
 8003920:	bfde      	ittt	le
 8003922:	1a1b      	suble	r3, r3, r0
 8003924:	eb00 0c01 	addle.w	ip, r0, r1
 8003928:	186d      	addle	r5, r5, r1
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	f1be 0e01 	subs.w	lr, lr, #1
 8003930:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8003934:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8003938:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800393c:	d1ed      	bne.n	800391a <__ieee754_sqrt+0x8a>
 800393e:	4674      	mov	r4, lr
 8003940:	2720      	movs	r7, #32
 8003942:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003946:	4563      	cmp	r3, ip
 8003948:	eb01 000e 	add.w	r0, r1, lr
 800394c:	dc02      	bgt.n	8003954 <__ieee754_sqrt+0xc4>
 800394e:	d113      	bne.n	8003978 <__ieee754_sqrt+0xe8>
 8003950:	4290      	cmp	r0, r2
 8003952:	d811      	bhi.n	8003978 <__ieee754_sqrt+0xe8>
 8003954:	2800      	cmp	r0, #0
 8003956:	eb00 0e01 	add.w	lr, r0, r1
 800395a:	da57      	bge.n	8003a0c <__ieee754_sqrt+0x17c>
 800395c:	f1be 0f00 	cmp.w	lr, #0
 8003960:	db54      	blt.n	8003a0c <__ieee754_sqrt+0x17c>
 8003962:	f10c 0801 	add.w	r8, ip, #1
 8003966:	eba3 030c 	sub.w	r3, r3, ip
 800396a:	4290      	cmp	r0, r2
 800396c:	bf88      	it	hi
 800396e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8003972:	1a12      	subs	r2, r2, r0
 8003974:	440c      	add	r4, r1
 8003976:	46c4      	mov	ip, r8
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	3f01      	subs	r7, #1
 800397c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8003980:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8003984:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8003988:	d1dd      	bne.n	8003946 <__ieee754_sqrt+0xb6>
 800398a:	4313      	orrs	r3, r2
 800398c:	d01b      	beq.n	80039c6 <__ieee754_sqrt+0x136>
 800398e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8003a3c <__ieee754_sqrt+0x1ac>
 8003992:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8003a40 <__ieee754_sqrt+0x1b0>
 8003996:	e9da 0100 	ldrd	r0, r1, [sl]
 800399a:	e9db 2300 	ldrd	r2, r3, [fp]
 800399e:	f7fc fc17 	bl	80001d0 <__aeabi_dsub>
 80039a2:	e9da 8900 	ldrd	r8, r9, [sl]
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4640      	mov	r0, r8
 80039ac:	4649      	mov	r1, r9
 80039ae:	f7fd f843 	bl	8000a38 <__aeabi_dcmple>
 80039b2:	b140      	cbz	r0, 80039c6 <__ieee754_sqrt+0x136>
 80039b4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80039b8:	e9da 0100 	ldrd	r0, r1, [sl]
 80039bc:	e9db 2300 	ldrd	r2, r3, [fp]
 80039c0:	d126      	bne.n	8003a10 <__ieee754_sqrt+0x180>
 80039c2:	3501      	adds	r5, #1
 80039c4:	463c      	mov	r4, r7
 80039c6:	106a      	asrs	r2, r5, #1
 80039c8:	0863      	lsrs	r3, r4, #1
 80039ca:	07e9      	lsls	r1, r5, #31
 80039cc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80039d0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80039d4:	bf48      	it	mi
 80039d6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80039da:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 80039de:	461c      	mov	r4, r3
 80039e0:	e76d      	b.n	80038be <__ieee754_sqrt+0x2e>
 80039e2:	0ad3      	lsrs	r3, r2, #11
 80039e4:	3815      	subs	r0, #21
 80039e6:	0552      	lsls	r2, r2, #21
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0fa      	beq.n	80039e2 <__ieee754_sqrt+0x152>
 80039ec:	02dc      	lsls	r4, r3, #11
 80039ee:	d50a      	bpl.n	8003a06 <__ieee754_sqrt+0x176>
 80039f0:	f1c1 0420 	rsb	r4, r1, #32
 80039f4:	fa22 f404 	lsr.w	r4, r2, r4
 80039f8:	1e4d      	subs	r5, r1, #1
 80039fa:	408a      	lsls	r2, r1
 80039fc:	4323      	orrs	r3, r4
 80039fe:	1b41      	subs	r1, r0, r5
 8003a00:	e772      	b.n	80038e8 <__ieee754_sqrt+0x58>
 8003a02:	4608      	mov	r0, r1
 8003a04:	e7f0      	b.n	80039e8 <__ieee754_sqrt+0x158>
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	3101      	adds	r1, #1
 8003a0a:	e7ef      	b.n	80039ec <__ieee754_sqrt+0x15c>
 8003a0c:	46e0      	mov	r8, ip
 8003a0e:	e7aa      	b.n	8003966 <__ieee754_sqrt+0xd6>
 8003a10:	f7fc fbe0 	bl	80001d4 <__adddf3>
 8003a14:	e9da 8900 	ldrd	r8, r9, [sl]
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4640      	mov	r0, r8
 8003a1e:	4649      	mov	r1, r9
 8003a20:	f7fd f800 	bl	8000a24 <__aeabi_dcmplt>
 8003a24:	b120      	cbz	r0, 8003a30 <__ieee754_sqrt+0x1a0>
 8003a26:	1ca0      	adds	r0, r4, #2
 8003a28:	bf08      	it	eq
 8003a2a:	3501      	addeq	r5, #1
 8003a2c:	3402      	adds	r4, #2
 8003a2e:	e7ca      	b.n	80039c6 <__ieee754_sqrt+0x136>
 8003a30:	3401      	adds	r4, #1
 8003a32:	f024 0401 	bic.w	r4, r4, #1
 8003a36:	e7c6      	b.n	80039c6 <__ieee754_sqrt+0x136>
 8003a38:	7ff00000 	.word	0x7ff00000
 8003a3c:	20000058 	.word	0x20000058
 8003a40:	20000060 	.word	0x20000060
 8003a44:	00000000 	.word	0x00000000

08003a48 <floor>:
 8003a48:	ec51 0b10 	vmov	r0, r1, d0
 8003a4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a54:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8003a58:	2e13      	cmp	r6, #19
 8003a5a:	ee10 5a10 	vmov	r5, s0
 8003a5e:	ee10 8a10 	vmov	r8, s0
 8003a62:	460c      	mov	r4, r1
 8003a64:	dc31      	bgt.n	8003aca <floor+0x82>
 8003a66:	2e00      	cmp	r6, #0
 8003a68:	da14      	bge.n	8003a94 <floor+0x4c>
 8003a6a:	a333      	add	r3, pc, #204	; (adr r3, 8003b38 <floor+0xf0>)
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	f7fc fbb0 	bl	80001d4 <__adddf3>
 8003a74:	2200      	movs	r2, #0
 8003a76:	2300      	movs	r3, #0
 8003a78:	f7fc fff2 	bl	8000a60 <__aeabi_dcmpgt>
 8003a7c:	b138      	cbz	r0, 8003a8e <floor+0x46>
 8003a7e:	2c00      	cmp	r4, #0
 8003a80:	da53      	bge.n	8003b2a <floor+0xe2>
 8003a82:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003a86:	4325      	orrs	r5, r4
 8003a88:	d052      	beq.n	8003b30 <floor+0xe8>
 8003a8a:	4c2d      	ldr	r4, [pc, #180]	; (8003b40 <floor+0xf8>)
 8003a8c:	2500      	movs	r5, #0
 8003a8e:	4621      	mov	r1, r4
 8003a90:	4628      	mov	r0, r5
 8003a92:	e024      	b.n	8003ade <floor+0x96>
 8003a94:	4f2b      	ldr	r7, [pc, #172]	; (8003b44 <floor+0xfc>)
 8003a96:	4137      	asrs	r7, r6
 8003a98:	ea01 0307 	and.w	r3, r1, r7
 8003a9c:	4303      	orrs	r3, r0
 8003a9e:	d01e      	beq.n	8003ade <floor+0x96>
 8003aa0:	a325      	add	r3, pc, #148	; (adr r3, 8003b38 <floor+0xf0>)
 8003aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa6:	f7fc fb95 	bl	80001d4 <__adddf3>
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2300      	movs	r3, #0
 8003aae:	f7fc ffd7 	bl	8000a60 <__aeabi_dcmpgt>
 8003ab2:	2800      	cmp	r0, #0
 8003ab4:	d0eb      	beq.n	8003a8e <floor+0x46>
 8003ab6:	2c00      	cmp	r4, #0
 8003ab8:	bfbe      	ittt	lt
 8003aba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003abe:	4133      	asrlt	r3, r6
 8003ac0:	18e4      	addlt	r4, r4, r3
 8003ac2:	ea24 0407 	bic.w	r4, r4, r7
 8003ac6:	2500      	movs	r5, #0
 8003ac8:	e7e1      	b.n	8003a8e <floor+0x46>
 8003aca:	2e33      	cmp	r6, #51	; 0x33
 8003acc:	dd0b      	ble.n	8003ae6 <floor+0x9e>
 8003ace:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003ad2:	d104      	bne.n	8003ade <floor+0x96>
 8003ad4:	ee10 2a10 	vmov	r2, s0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	f7fc fb7b 	bl	80001d4 <__adddf3>
 8003ade:	ec41 0b10 	vmov	d0, r0, r1
 8003ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ae6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8003aea:	f04f 37ff 	mov.w	r7, #4294967295
 8003aee:	40df      	lsrs	r7, r3
 8003af0:	4238      	tst	r0, r7
 8003af2:	d0f4      	beq.n	8003ade <floor+0x96>
 8003af4:	a310      	add	r3, pc, #64	; (adr r3, 8003b38 <floor+0xf0>)
 8003af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afa:	f7fc fb6b 	bl	80001d4 <__adddf3>
 8003afe:	2200      	movs	r2, #0
 8003b00:	2300      	movs	r3, #0
 8003b02:	f7fc ffad 	bl	8000a60 <__aeabi_dcmpgt>
 8003b06:	2800      	cmp	r0, #0
 8003b08:	d0c1      	beq.n	8003a8e <floor+0x46>
 8003b0a:	2c00      	cmp	r4, #0
 8003b0c:	da0a      	bge.n	8003b24 <floor+0xdc>
 8003b0e:	2e14      	cmp	r6, #20
 8003b10:	d101      	bne.n	8003b16 <floor+0xce>
 8003b12:	3401      	adds	r4, #1
 8003b14:	e006      	b.n	8003b24 <floor+0xdc>
 8003b16:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	40b3      	lsls	r3, r6
 8003b1e:	441d      	add	r5, r3
 8003b20:	45a8      	cmp	r8, r5
 8003b22:	d8f6      	bhi.n	8003b12 <floor+0xca>
 8003b24:	ea25 0507 	bic.w	r5, r5, r7
 8003b28:	e7b1      	b.n	8003a8e <floor+0x46>
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	462c      	mov	r4, r5
 8003b2e:	e7ae      	b.n	8003a8e <floor+0x46>
 8003b30:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8003b34:	e7ab      	b.n	8003a8e <floor+0x46>
 8003b36:	bf00      	nop
 8003b38:	8800759c 	.word	0x8800759c
 8003b3c:	7e37e43c 	.word	0x7e37e43c
 8003b40:	bff00000 	.word	0xbff00000
 8003b44:	000fffff 	.word	0x000fffff

08003b48 <__kernel_cos>:
 8003b48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b4c:	ec57 6b10 	vmov	r6, r7, d0
 8003b50:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8003b54:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8003b58:	ed8d 1b00 	vstr	d1, [sp]
 8003b5c:	da07      	bge.n	8003b6e <__kernel_cos+0x26>
 8003b5e:	ee10 0a10 	vmov	r0, s0
 8003b62:	4639      	mov	r1, r7
 8003b64:	f7fc ff9c 	bl	8000aa0 <__aeabi_d2iz>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	f000 8088 	beq.w	8003c7e <__kernel_cos+0x136>
 8003b6e:	4632      	mov	r2, r6
 8003b70:	463b      	mov	r3, r7
 8003b72:	4630      	mov	r0, r6
 8003b74:	4639      	mov	r1, r7
 8003b76:	f7fc fce3 	bl	8000540 <__aeabi_dmul>
 8003b7a:	4b51      	ldr	r3, [pc, #324]	; (8003cc0 <__kernel_cos+0x178>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	4604      	mov	r4, r0
 8003b80:	460d      	mov	r5, r1
 8003b82:	f7fc fcdd 	bl	8000540 <__aeabi_dmul>
 8003b86:	a340      	add	r3, pc, #256	; (adr r3, 8003c88 <__kernel_cos+0x140>)
 8003b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8c:	4682      	mov	sl, r0
 8003b8e:	468b      	mov	fp, r1
 8003b90:	4620      	mov	r0, r4
 8003b92:	4629      	mov	r1, r5
 8003b94:	f7fc fcd4 	bl	8000540 <__aeabi_dmul>
 8003b98:	a33d      	add	r3, pc, #244	; (adr r3, 8003c90 <__kernel_cos+0x148>)
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f7fc fb19 	bl	80001d4 <__adddf3>
 8003ba2:	4622      	mov	r2, r4
 8003ba4:	462b      	mov	r3, r5
 8003ba6:	f7fc fccb 	bl	8000540 <__aeabi_dmul>
 8003baa:	a33b      	add	r3, pc, #236	; (adr r3, 8003c98 <__kernel_cos+0x150>)
 8003bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb0:	f7fc fb0e 	bl	80001d0 <__aeabi_dsub>
 8003bb4:	4622      	mov	r2, r4
 8003bb6:	462b      	mov	r3, r5
 8003bb8:	f7fc fcc2 	bl	8000540 <__aeabi_dmul>
 8003bbc:	a338      	add	r3, pc, #224	; (adr r3, 8003ca0 <__kernel_cos+0x158>)
 8003bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc2:	f7fc fb07 	bl	80001d4 <__adddf3>
 8003bc6:	4622      	mov	r2, r4
 8003bc8:	462b      	mov	r3, r5
 8003bca:	f7fc fcb9 	bl	8000540 <__aeabi_dmul>
 8003bce:	a336      	add	r3, pc, #216	; (adr r3, 8003ca8 <__kernel_cos+0x160>)
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f7fc fafc 	bl	80001d0 <__aeabi_dsub>
 8003bd8:	4622      	mov	r2, r4
 8003bda:	462b      	mov	r3, r5
 8003bdc:	f7fc fcb0 	bl	8000540 <__aeabi_dmul>
 8003be0:	a333      	add	r3, pc, #204	; (adr r3, 8003cb0 <__kernel_cos+0x168>)
 8003be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be6:	f7fc faf5 	bl	80001d4 <__adddf3>
 8003bea:	4622      	mov	r2, r4
 8003bec:	462b      	mov	r3, r5
 8003bee:	f7fc fca7 	bl	8000540 <__aeabi_dmul>
 8003bf2:	4622      	mov	r2, r4
 8003bf4:	462b      	mov	r3, r5
 8003bf6:	f7fc fca3 	bl	8000540 <__aeabi_dmul>
 8003bfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bfe:	4604      	mov	r4, r0
 8003c00:	460d      	mov	r5, r1
 8003c02:	4630      	mov	r0, r6
 8003c04:	4639      	mov	r1, r7
 8003c06:	f7fc fc9b 	bl	8000540 <__aeabi_dmul>
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	4629      	mov	r1, r5
 8003c10:	4620      	mov	r0, r4
 8003c12:	f7fc fadd 	bl	80001d0 <__aeabi_dsub>
 8003c16:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <__kernel_cos+0x17c>)
 8003c18:	4598      	cmp	r8, r3
 8003c1a:	4606      	mov	r6, r0
 8003c1c:	460f      	mov	r7, r1
 8003c1e:	dc10      	bgt.n	8003c42 <__kernel_cos+0xfa>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	4650      	mov	r0, sl
 8003c26:	4659      	mov	r1, fp
 8003c28:	f7fc fad2 	bl	80001d0 <__aeabi_dsub>
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4926      	ldr	r1, [pc, #152]	; (8003cc8 <__kernel_cos+0x180>)
 8003c30:	4602      	mov	r2, r0
 8003c32:	2000      	movs	r0, #0
 8003c34:	f7fc facc 	bl	80001d0 <__aeabi_dsub>
 8003c38:	ec41 0b10 	vmov	d0, r0, r1
 8003c3c:	b003      	add	sp, #12
 8003c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c42:	4b22      	ldr	r3, [pc, #136]	; (8003ccc <__kernel_cos+0x184>)
 8003c44:	4920      	ldr	r1, [pc, #128]	; (8003cc8 <__kernel_cos+0x180>)
 8003c46:	4598      	cmp	r8, r3
 8003c48:	bfcc      	ite	gt
 8003c4a:	4d21      	ldrgt	r5, [pc, #132]	; (8003cd0 <__kernel_cos+0x188>)
 8003c4c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8003c50:	2400      	movs	r4, #0
 8003c52:	4622      	mov	r2, r4
 8003c54:	462b      	mov	r3, r5
 8003c56:	2000      	movs	r0, #0
 8003c58:	f7fc faba 	bl	80001d0 <__aeabi_dsub>
 8003c5c:	4622      	mov	r2, r4
 8003c5e:	4680      	mov	r8, r0
 8003c60:	4689      	mov	r9, r1
 8003c62:	462b      	mov	r3, r5
 8003c64:	4650      	mov	r0, sl
 8003c66:	4659      	mov	r1, fp
 8003c68:	f7fc fab2 	bl	80001d0 <__aeabi_dsub>
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	463b      	mov	r3, r7
 8003c70:	f7fc faae 	bl	80001d0 <__aeabi_dsub>
 8003c74:	4602      	mov	r2, r0
 8003c76:	460b      	mov	r3, r1
 8003c78:	4640      	mov	r0, r8
 8003c7a:	4649      	mov	r1, r9
 8003c7c:	e7da      	b.n	8003c34 <__kernel_cos+0xec>
 8003c7e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003cb8 <__kernel_cos+0x170>
 8003c82:	e7db      	b.n	8003c3c <__kernel_cos+0xf4>
 8003c84:	f3af 8000 	nop.w
 8003c88:	be8838d4 	.word	0xbe8838d4
 8003c8c:	bda8fae9 	.word	0xbda8fae9
 8003c90:	bdb4b1c4 	.word	0xbdb4b1c4
 8003c94:	3e21ee9e 	.word	0x3e21ee9e
 8003c98:	809c52ad 	.word	0x809c52ad
 8003c9c:	3e927e4f 	.word	0x3e927e4f
 8003ca0:	19cb1590 	.word	0x19cb1590
 8003ca4:	3efa01a0 	.word	0x3efa01a0
 8003ca8:	16c15177 	.word	0x16c15177
 8003cac:	3f56c16c 	.word	0x3f56c16c
 8003cb0:	5555554c 	.word	0x5555554c
 8003cb4:	3fa55555 	.word	0x3fa55555
 8003cb8:	00000000 	.word	0x00000000
 8003cbc:	3ff00000 	.word	0x3ff00000
 8003cc0:	3fe00000 	.word	0x3fe00000
 8003cc4:	3fd33332 	.word	0x3fd33332
 8003cc8:	3ff00000 	.word	0x3ff00000
 8003ccc:	3fe90000 	.word	0x3fe90000
 8003cd0:	3fd20000 	.word	0x3fd20000
 8003cd4:	00000000 	.word	0x00000000

08003cd8 <__kernel_sin>:
 8003cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cdc:	ed2d 8b04 	vpush	{d8-d9}
 8003ce0:	eeb0 8a41 	vmov.f32	s16, s2
 8003ce4:	eef0 8a61 	vmov.f32	s17, s3
 8003ce8:	ec55 4b10 	vmov	r4, r5, d0
 8003cec:	b083      	sub	sp, #12
 8003cee:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003cf2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003cf6:	9001      	str	r0, [sp, #4]
 8003cf8:	da06      	bge.n	8003d08 <__kernel_sin+0x30>
 8003cfa:	ee10 0a10 	vmov	r0, s0
 8003cfe:	4629      	mov	r1, r5
 8003d00:	f7fc fece 	bl	8000aa0 <__aeabi_d2iz>
 8003d04:	2800      	cmp	r0, #0
 8003d06:	d051      	beq.n	8003dac <__kernel_sin+0xd4>
 8003d08:	4622      	mov	r2, r4
 8003d0a:	462b      	mov	r3, r5
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	4629      	mov	r1, r5
 8003d10:	f7fc fc16 	bl	8000540 <__aeabi_dmul>
 8003d14:	4682      	mov	sl, r0
 8003d16:	468b      	mov	fp, r1
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	4629      	mov	r1, r5
 8003d20:	f7fc fc0e 	bl	8000540 <__aeabi_dmul>
 8003d24:	a341      	add	r3, pc, #260	; (adr r3, 8003e2c <__kernel_sin+0x154>)
 8003d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2a:	4680      	mov	r8, r0
 8003d2c:	4689      	mov	r9, r1
 8003d2e:	4650      	mov	r0, sl
 8003d30:	4659      	mov	r1, fp
 8003d32:	f7fc fc05 	bl	8000540 <__aeabi_dmul>
 8003d36:	a33f      	add	r3, pc, #252	; (adr r3, 8003e34 <__kernel_sin+0x15c>)
 8003d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3c:	f7fc fa48 	bl	80001d0 <__aeabi_dsub>
 8003d40:	4652      	mov	r2, sl
 8003d42:	465b      	mov	r3, fp
 8003d44:	f7fc fbfc 	bl	8000540 <__aeabi_dmul>
 8003d48:	a33c      	add	r3, pc, #240	; (adr r3, 8003e3c <__kernel_sin+0x164>)
 8003d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4e:	f7fc fa41 	bl	80001d4 <__adddf3>
 8003d52:	4652      	mov	r2, sl
 8003d54:	465b      	mov	r3, fp
 8003d56:	f7fc fbf3 	bl	8000540 <__aeabi_dmul>
 8003d5a:	a33a      	add	r3, pc, #232	; (adr r3, 8003e44 <__kernel_sin+0x16c>)
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f7fc fa36 	bl	80001d0 <__aeabi_dsub>
 8003d64:	4652      	mov	r2, sl
 8003d66:	465b      	mov	r3, fp
 8003d68:	f7fc fbea 	bl	8000540 <__aeabi_dmul>
 8003d6c:	a337      	add	r3, pc, #220	; (adr r3, 8003e4c <__kernel_sin+0x174>)
 8003d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d72:	f7fc fa2f 	bl	80001d4 <__adddf3>
 8003d76:	9b01      	ldr	r3, [sp, #4]
 8003d78:	4606      	mov	r6, r0
 8003d7a:	460f      	mov	r7, r1
 8003d7c:	b9eb      	cbnz	r3, 8003dba <__kernel_sin+0xe2>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	460b      	mov	r3, r1
 8003d82:	4650      	mov	r0, sl
 8003d84:	4659      	mov	r1, fp
 8003d86:	f7fc fbdb 	bl	8000540 <__aeabi_dmul>
 8003d8a:	a325      	add	r3, pc, #148	; (adr r3, 8003e20 <__kernel_sin+0x148>)
 8003d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d90:	f7fc fa1e 	bl	80001d0 <__aeabi_dsub>
 8003d94:	4642      	mov	r2, r8
 8003d96:	464b      	mov	r3, r9
 8003d98:	f7fc fbd2 	bl	8000540 <__aeabi_dmul>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4620      	mov	r0, r4
 8003da2:	4629      	mov	r1, r5
 8003da4:	f7fc fa16 	bl	80001d4 <__adddf3>
 8003da8:	4604      	mov	r4, r0
 8003daa:	460d      	mov	r5, r1
 8003dac:	ec45 4b10 	vmov	d0, r4, r5
 8003db0:	b003      	add	sp, #12
 8003db2:	ecbd 8b04 	vpop	{d8-d9}
 8003db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dba:	4b1b      	ldr	r3, [pc, #108]	; (8003e28 <__kernel_sin+0x150>)
 8003dbc:	ec51 0b18 	vmov	r0, r1, d8
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f7fc fbbd 	bl	8000540 <__aeabi_dmul>
 8003dc6:	4632      	mov	r2, r6
 8003dc8:	ec41 0b19 	vmov	d9, r0, r1
 8003dcc:	463b      	mov	r3, r7
 8003dce:	4640      	mov	r0, r8
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	f7fc fbb5 	bl	8000540 <__aeabi_dmul>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	ec51 0b19 	vmov	r0, r1, d9
 8003dde:	f7fc f9f7 	bl	80001d0 <__aeabi_dsub>
 8003de2:	4652      	mov	r2, sl
 8003de4:	465b      	mov	r3, fp
 8003de6:	f7fc fbab 	bl	8000540 <__aeabi_dmul>
 8003dea:	ec53 2b18 	vmov	r2, r3, d8
 8003dee:	f7fc f9ef 	bl	80001d0 <__aeabi_dsub>
 8003df2:	a30b      	add	r3, pc, #44	; (adr r3, 8003e20 <__kernel_sin+0x148>)
 8003df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df8:	4606      	mov	r6, r0
 8003dfa:	460f      	mov	r7, r1
 8003dfc:	4640      	mov	r0, r8
 8003dfe:	4649      	mov	r1, r9
 8003e00:	f7fc fb9e 	bl	8000540 <__aeabi_dmul>
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	4630      	mov	r0, r6
 8003e0a:	4639      	mov	r1, r7
 8003e0c:	f7fc f9e2 	bl	80001d4 <__adddf3>
 8003e10:	4602      	mov	r2, r0
 8003e12:	460b      	mov	r3, r1
 8003e14:	4620      	mov	r0, r4
 8003e16:	4629      	mov	r1, r5
 8003e18:	f7fc f9da 	bl	80001d0 <__aeabi_dsub>
 8003e1c:	e7c4      	b.n	8003da8 <__kernel_sin+0xd0>
 8003e1e:	bf00      	nop
 8003e20:	55555549 	.word	0x55555549
 8003e24:	3fc55555 	.word	0x3fc55555
 8003e28:	3fe00000 	.word	0x3fe00000
 8003e2c:	5acfd57c 	.word	0x5acfd57c
 8003e30:	3de5d93a 	.word	0x3de5d93a
 8003e34:	8a2b9ceb 	.word	0x8a2b9ceb
 8003e38:	3e5ae5e6 	.word	0x3e5ae5e6
 8003e3c:	57b1fe7d 	.word	0x57b1fe7d
 8003e40:	3ec71de3 	.word	0x3ec71de3
 8003e44:	19c161d5 	.word	0x19c161d5
 8003e48:	3f2a01a0 	.word	0x3f2a01a0
 8003e4c:	1110f8a6 	.word	0x1110f8a6
 8003e50:	3f811111 	.word	0x3f811111
 8003e54:	00000000 	.word	0x00000000

08003e58 <__ieee754_atan2>:
 8003e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e5c:	ec57 6b11 	vmov	r6, r7, d1
 8003e60:	4273      	negs	r3, r6
 8003e62:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8003fe0 <__ieee754_atan2+0x188>
 8003e66:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8003e6a:	4333      	orrs	r3, r6
 8003e6c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8003e70:	4543      	cmp	r3, r8
 8003e72:	ec51 0b10 	vmov	r0, r1, d0
 8003e76:	ee11 5a10 	vmov	r5, s2
 8003e7a:	d80a      	bhi.n	8003e92 <__ieee754_atan2+0x3a>
 8003e7c:	4244      	negs	r4, r0
 8003e7e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003e82:	4304      	orrs	r4, r0
 8003e84:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8003e88:	4544      	cmp	r4, r8
 8003e8a:	ee10 9a10 	vmov	r9, s0
 8003e8e:	468e      	mov	lr, r1
 8003e90:	d907      	bls.n	8003ea2 <__ieee754_atan2+0x4a>
 8003e92:	4632      	mov	r2, r6
 8003e94:	463b      	mov	r3, r7
 8003e96:	f7fc f99d 	bl	80001d4 <__adddf3>
 8003e9a:	ec41 0b10 	vmov	d0, r0, r1
 8003e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ea2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8003ea6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003eaa:	4334      	orrs	r4, r6
 8003eac:	d103      	bne.n	8003eb6 <__ieee754_atan2+0x5e>
 8003eae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003eb2:	f000 baa1 	b.w	80043f8 <atan>
 8003eb6:	17bc      	asrs	r4, r7, #30
 8003eb8:	f004 0402 	and.w	r4, r4, #2
 8003ebc:	ea53 0909 	orrs.w	r9, r3, r9
 8003ec0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8003ec4:	d107      	bne.n	8003ed6 <__ieee754_atan2+0x7e>
 8003ec6:	2c02      	cmp	r4, #2
 8003ec8:	d05f      	beq.n	8003f8a <__ieee754_atan2+0x132>
 8003eca:	2c03      	cmp	r4, #3
 8003ecc:	d1e5      	bne.n	8003e9a <__ieee754_atan2+0x42>
 8003ece:	a140      	add	r1, pc, #256	; (adr r1, 8003fd0 <__ieee754_atan2+0x178>)
 8003ed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ed4:	e7e1      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003ed6:	4315      	orrs	r5, r2
 8003ed8:	d106      	bne.n	8003ee8 <__ieee754_atan2+0x90>
 8003eda:	f1be 0f00 	cmp.w	lr, #0
 8003ede:	da5f      	bge.n	8003fa0 <__ieee754_atan2+0x148>
 8003ee0:	a13d      	add	r1, pc, #244	; (adr r1, 8003fd8 <__ieee754_atan2+0x180>)
 8003ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ee6:	e7d8      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003ee8:	4542      	cmp	r2, r8
 8003eea:	d10f      	bne.n	8003f0c <__ieee754_atan2+0xb4>
 8003eec:	4293      	cmp	r3, r2
 8003eee:	f104 34ff 	add.w	r4, r4, #4294967295
 8003ef2:	d107      	bne.n	8003f04 <__ieee754_atan2+0xac>
 8003ef4:	2c02      	cmp	r4, #2
 8003ef6:	d84c      	bhi.n	8003f92 <__ieee754_atan2+0x13a>
 8003ef8:	4b33      	ldr	r3, [pc, #204]	; (8003fc8 <__ieee754_atan2+0x170>)
 8003efa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003efe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f02:	e7ca      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003f04:	2c02      	cmp	r4, #2
 8003f06:	d848      	bhi.n	8003f9a <__ieee754_atan2+0x142>
 8003f08:	4b30      	ldr	r3, [pc, #192]	; (8003fcc <__ieee754_atan2+0x174>)
 8003f0a:	e7f6      	b.n	8003efa <__ieee754_atan2+0xa2>
 8003f0c:	4543      	cmp	r3, r8
 8003f0e:	d0e4      	beq.n	8003eda <__ieee754_atan2+0x82>
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8003f16:	ea4f 5223 	mov.w	r2, r3, asr #20
 8003f1a:	da1e      	bge.n	8003f5a <__ieee754_atan2+0x102>
 8003f1c:	2f00      	cmp	r7, #0
 8003f1e:	da01      	bge.n	8003f24 <__ieee754_atan2+0xcc>
 8003f20:	323c      	adds	r2, #60	; 0x3c
 8003f22:	db1e      	blt.n	8003f62 <__ieee754_atan2+0x10a>
 8003f24:	4632      	mov	r2, r6
 8003f26:	463b      	mov	r3, r7
 8003f28:	f7fc fc34 	bl	8000794 <__aeabi_ddiv>
 8003f2c:	ec41 0b10 	vmov	d0, r0, r1
 8003f30:	f000 fc02 	bl	8004738 <fabs>
 8003f34:	f000 fa60 	bl	80043f8 <atan>
 8003f38:	ec51 0b10 	vmov	r0, r1, d0
 8003f3c:	2c01      	cmp	r4, #1
 8003f3e:	d013      	beq.n	8003f68 <__ieee754_atan2+0x110>
 8003f40:	2c02      	cmp	r4, #2
 8003f42:	d015      	beq.n	8003f70 <__ieee754_atan2+0x118>
 8003f44:	2c00      	cmp	r4, #0
 8003f46:	d0a8      	beq.n	8003e9a <__ieee754_atan2+0x42>
 8003f48:	a317      	add	r3, pc, #92	; (adr r3, 8003fa8 <__ieee754_atan2+0x150>)
 8003f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4e:	f7fc f93f 	bl	80001d0 <__aeabi_dsub>
 8003f52:	a317      	add	r3, pc, #92	; (adr r3, 8003fb0 <__ieee754_atan2+0x158>)
 8003f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f58:	e014      	b.n	8003f84 <__ieee754_atan2+0x12c>
 8003f5a:	a117      	add	r1, pc, #92	; (adr r1, 8003fb8 <__ieee754_atan2+0x160>)
 8003f5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f60:	e7ec      	b.n	8003f3c <__ieee754_atan2+0xe4>
 8003f62:	2000      	movs	r0, #0
 8003f64:	2100      	movs	r1, #0
 8003f66:	e7e9      	b.n	8003f3c <__ieee754_atan2+0xe4>
 8003f68:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	e794      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003f70:	a30d      	add	r3, pc, #52	; (adr r3, 8003fa8 <__ieee754_atan2+0x150>)
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f7fc f92b 	bl	80001d0 <__aeabi_dsub>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	a10c      	add	r1, pc, #48	; (adr r1, 8003fb0 <__ieee754_atan2+0x158>)
 8003f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f84:	f7fc f924 	bl	80001d0 <__aeabi_dsub>
 8003f88:	e787      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003f8a:	a109      	add	r1, pc, #36	; (adr r1, 8003fb0 <__ieee754_atan2+0x158>)
 8003f8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f90:	e783      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003f92:	a10b      	add	r1, pc, #44	; (adr r1, 8003fc0 <__ieee754_atan2+0x168>)
 8003f94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f98:	e77f      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	e77c      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003fa0:	a105      	add	r1, pc, #20	; (adr r1, 8003fb8 <__ieee754_atan2+0x160>)
 8003fa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fa6:	e778      	b.n	8003e9a <__ieee754_atan2+0x42>
 8003fa8:	33145c07 	.word	0x33145c07
 8003fac:	3ca1a626 	.word	0x3ca1a626
 8003fb0:	54442d18 	.word	0x54442d18
 8003fb4:	400921fb 	.word	0x400921fb
 8003fb8:	54442d18 	.word	0x54442d18
 8003fbc:	3ff921fb 	.word	0x3ff921fb
 8003fc0:	54442d18 	.word	0x54442d18
 8003fc4:	3fe921fb 	.word	0x3fe921fb
 8003fc8:	08004f48 	.word	0x08004f48
 8003fcc:	08004f60 	.word	0x08004f60
 8003fd0:	54442d18 	.word	0x54442d18
 8003fd4:	c00921fb 	.word	0xc00921fb
 8003fd8:	54442d18 	.word	0x54442d18
 8003fdc:	bff921fb 	.word	0xbff921fb
 8003fe0:	7ff00000 	.word	0x7ff00000
 8003fe4:	00000000 	.word	0x00000000

08003fe8 <__ieee754_rem_pio2>:
 8003fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fec:	ed2d 8b02 	vpush	{d8}
 8003ff0:	ec55 4b10 	vmov	r4, r5, d0
 8003ff4:	4bca      	ldr	r3, [pc, #808]	; (8004320 <__ieee754_rem_pio2+0x338>)
 8003ff6:	b08b      	sub	sp, #44	; 0x2c
 8003ff8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8003ffc:	4598      	cmp	r8, r3
 8003ffe:	4682      	mov	sl, r0
 8004000:	9502      	str	r5, [sp, #8]
 8004002:	dc08      	bgt.n	8004016 <__ieee754_rem_pio2+0x2e>
 8004004:	2200      	movs	r2, #0
 8004006:	2300      	movs	r3, #0
 8004008:	ed80 0b00 	vstr	d0, [r0]
 800400c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004010:	f04f 0b00 	mov.w	fp, #0
 8004014:	e028      	b.n	8004068 <__ieee754_rem_pio2+0x80>
 8004016:	4bc3      	ldr	r3, [pc, #780]	; (8004324 <__ieee754_rem_pio2+0x33c>)
 8004018:	4598      	cmp	r8, r3
 800401a:	dc78      	bgt.n	800410e <__ieee754_rem_pio2+0x126>
 800401c:	9b02      	ldr	r3, [sp, #8]
 800401e:	4ec2      	ldr	r6, [pc, #776]	; (8004328 <__ieee754_rem_pio2+0x340>)
 8004020:	2b00      	cmp	r3, #0
 8004022:	ee10 0a10 	vmov	r0, s0
 8004026:	a3b0      	add	r3, pc, #704	; (adr r3, 80042e8 <__ieee754_rem_pio2+0x300>)
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	4629      	mov	r1, r5
 800402e:	dd39      	ble.n	80040a4 <__ieee754_rem_pio2+0xbc>
 8004030:	f7fc f8ce 	bl	80001d0 <__aeabi_dsub>
 8004034:	45b0      	cmp	r8, r6
 8004036:	4604      	mov	r4, r0
 8004038:	460d      	mov	r5, r1
 800403a:	d01b      	beq.n	8004074 <__ieee754_rem_pio2+0x8c>
 800403c:	a3ac      	add	r3, pc, #688	; (adr r3, 80042f0 <__ieee754_rem_pio2+0x308>)
 800403e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004042:	f7fc f8c5 	bl	80001d0 <__aeabi_dsub>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	e9ca 2300 	strd	r2, r3, [sl]
 800404e:	4620      	mov	r0, r4
 8004050:	4629      	mov	r1, r5
 8004052:	f7fc f8bd 	bl	80001d0 <__aeabi_dsub>
 8004056:	a3a6      	add	r3, pc, #664	; (adr r3, 80042f0 <__ieee754_rem_pio2+0x308>)
 8004058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405c:	f7fc f8b8 	bl	80001d0 <__aeabi_dsub>
 8004060:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004064:	f04f 0b01 	mov.w	fp, #1
 8004068:	4658      	mov	r0, fp
 800406a:	b00b      	add	sp, #44	; 0x2c
 800406c:	ecbd 8b02 	vpop	{d8}
 8004070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004074:	a3a0      	add	r3, pc, #640	; (adr r3, 80042f8 <__ieee754_rem_pio2+0x310>)
 8004076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407a:	f7fc f8a9 	bl	80001d0 <__aeabi_dsub>
 800407e:	a3a0      	add	r3, pc, #640	; (adr r3, 8004300 <__ieee754_rem_pio2+0x318>)
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	4604      	mov	r4, r0
 8004086:	460d      	mov	r5, r1
 8004088:	f7fc f8a2 	bl	80001d0 <__aeabi_dsub>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	e9ca 2300 	strd	r2, r3, [sl]
 8004094:	4620      	mov	r0, r4
 8004096:	4629      	mov	r1, r5
 8004098:	f7fc f89a 	bl	80001d0 <__aeabi_dsub>
 800409c:	a398      	add	r3, pc, #608	; (adr r3, 8004300 <__ieee754_rem_pio2+0x318>)
 800409e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a2:	e7db      	b.n	800405c <__ieee754_rem_pio2+0x74>
 80040a4:	f7fc f896 	bl	80001d4 <__adddf3>
 80040a8:	45b0      	cmp	r8, r6
 80040aa:	4604      	mov	r4, r0
 80040ac:	460d      	mov	r5, r1
 80040ae:	d016      	beq.n	80040de <__ieee754_rem_pio2+0xf6>
 80040b0:	a38f      	add	r3, pc, #572	; (adr r3, 80042f0 <__ieee754_rem_pio2+0x308>)
 80040b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b6:	f7fc f88d 	bl	80001d4 <__adddf3>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	e9ca 2300 	strd	r2, r3, [sl]
 80040c2:	4620      	mov	r0, r4
 80040c4:	4629      	mov	r1, r5
 80040c6:	f7fc f883 	bl	80001d0 <__aeabi_dsub>
 80040ca:	a389      	add	r3, pc, #548	; (adr r3, 80042f0 <__ieee754_rem_pio2+0x308>)
 80040cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d0:	f7fc f880 	bl	80001d4 <__adddf3>
 80040d4:	f04f 3bff 	mov.w	fp, #4294967295
 80040d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80040dc:	e7c4      	b.n	8004068 <__ieee754_rem_pio2+0x80>
 80040de:	a386      	add	r3, pc, #536	; (adr r3, 80042f8 <__ieee754_rem_pio2+0x310>)
 80040e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e4:	f7fc f876 	bl	80001d4 <__adddf3>
 80040e8:	a385      	add	r3, pc, #532	; (adr r3, 8004300 <__ieee754_rem_pio2+0x318>)
 80040ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ee:	4604      	mov	r4, r0
 80040f0:	460d      	mov	r5, r1
 80040f2:	f7fc f86f 	bl	80001d4 <__adddf3>
 80040f6:	4602      	mov	r2, r0
 80040f8:	460b      	mov	r3, r1
 80040fa:	e9ca 2300 	strd	r2, r3, [sl]
 80040fe:	4620      	mov	r0, r4
 8004100:	4629      	mov	r1, r5
 8004102:	f7fc f865 	bl	80001d0 <__aeabi_dsub>
 8004106:	a37e      	add	r3, pc, #504	; (adr r3, 8004300 <__ieee754_rem_pio2+0x318>)
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	e7e0      	b.n	80040d0 <__ieee754_rem_pio2+0xe8>
 800410e:	4b87      	ldr	r3, [pc, #540]	; (800432c <__ieee754_rem_pio2+0x344>)
 8004110:	4598      	cmp	r8, r3
 8004112:	f300 80d8 	bgt.w	80042c6 <__ieee754_rem_pio2+0x2de>
 8004116:	f000 fb0f 	bl	8004738 <fabs>
 800411a:	ec55 4b10 	vmov	r4, r5, d0
 800411e:	ee10 0a10 	vmov	r0, s0
 8004122:	a379      	add	r3, pc, #484	; (adr r3, 8004308 <__ieee754_rem_pio2+0x320>)
 8004124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004128:	4629      	mov	r1, r5
 800412a:	f7fc fa09 	bl	8000540 <__aeabi_dmul>
 800412e:	4b80      	ldr	r3, [pc, #512]	; (8004330 <__ieee754_rem_pio2+0x348>)
 8004130:	2200      	movs	r2, #0
 8004132:	f7fc f84f 	bl	80001d4 <__adddf3>
 8004136:	f7fc fcb3 	bl	8000aa0 <__aeabi_d2iz>
 800413a:	4683      	mov	fp, r0
 800413c:	f7fc f996 	bl	800046c <__aeabi_i2d>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	ec43 2b18 	vmov	d8, r2, r3
 8004148:	a367      	add	r3, pc, #412	; (adr r3, 80042e8 <__ieee754_rem_pio2+0x300>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f7fc f9f7 	bl	8000540 <__aeabi_dmul>
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4620      	mov	r0, r4
 8004158:	4629      	mov	r1, r5
 800415a:	f7fc f839 	bl	80001d0 <__aeabi_dsub>
 800415e:	a364      	add	r3, pc, #400	; (adr r3, 80042f0 <__ieee754_rem_pio2+0x308>)
 8004160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004164:	4606      	mov	r6, r0
 8004166:	460f      	mov	r7, r1
 8004168:	ec51 0b18 	vmov	r0, r1, d8
 800416c:	f7fc f9e8 	bl	8000540 <__aeabi_dmul>
 8004170:	f1bb 0f1f 	cmp.w	fp, #31
 8004174:	4604      	mov	r4, r0
 8004176:	460d      	mov	r5, r1
 8004178:	dc0d      	bgt.n	8004196 <__ieee754_rem_pio2+0x1ae>
 800417a:	4b6e      	ldr	r3, [pc, #440]	; (8004334 <__ieee754_rem_pio2+0x34c>)
 800417c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004184:	4543      	cmp	r3, r8
 8004186:	d006      	beq.n	8004196 <__ieee754_rem_pio2+0x1ae>
 8004188:	4622      	mov	r2, r4
 800418a:	462b      	mov	r3, r5
 800418c:	4630      	mov	r0, r6
 800418e:	4639      	mov	r1, r7
 8004190:	f7fc f81e 	bl	80001d0 <__aeabi_dsub>
 8004194:	e00e      	b.n	80041b4 <__ieee754_rem_pio2+0x1cc>
 8004196:	462b      	mov	r3, r5
 8004198:	4622      	mov	r2, r4
 800419a:	4630      	mov	r0, r6
 800419c:	4639      	mov	r1, r7
 800419e:	f7fc f817 	bl	80001d0 <__aeabi_dsub>
 80041a2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80041a6:	9303      	str	r3, [sp, #12]
 80041a8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80041ac:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80041b0:	2b10      	cmp	r3, #16
 80041b2:	dc02      	bgt.n	80041ba <__ieee754_rem_pio2+0x1d2>
 80041b4:	e9ca 0100 	strd	r0, r1, [sl]
 80041b8:	e039      	b.n	800422e <__ieee754_rem_pio2+0x246>
 80041ba:	a34f      	add	r3, pc, #316	; (adr r3, 80042f8 <__ieee754_rem_pio2+0x310>)
 80041bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c0:	ec51 0b18 	vmov	r0, r1, d8
 80041c4:	f7fc f9bc 	bl	8000540 <__aeabi_dmul>
 80041c8:	4604      	mov	r4, r0
 80041ca:	460d      	mov	r5, r1
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4630      	mov	r0, r6
 80041d2:	4639      	mov	r1, r7
 80041d4:	f7fb fffc 	bl	80001d0 <__aeabi_dsub>
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
 80041dc:	4680      	mov	r8, r0
 80041de:	4689      	mov	r9, r1
 80041e0:	4630      	mov	r0, r6
 80041e2:	4639      	mov	r1, r7
 80041e4:	f7fb fff4 	bl	80001d0 <__aeabi_dsub>
 80041e8:	4622      	mov	r2, r4
 80041ea:	462b      	mov	r3, r5
 80041ec:	f7fb fff0 	bl	80001d0 <__aeabi_dsub>
 80041f0:	a343      	add	r3, pc, #268	; (adr r3, 8004300 <__ieee754_rem_pio2+0x318>)
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	4604      	mov	r4, r0
 80041f8:	460d      	mov	r5, r1
 80041fa:	ec51 0b18 	vmov	r0, r1, d8
 80041fe:	f7fc f99f 	bl	8000540 <__aeabi_dmul>
 8004202:	4622      	mov	r2, r4
 8004204:	462b      	mov	r3, r5
 8004206:	f7fb ffe3 	bl	80001d0 <__aeabi_dsub>
 800420a:	4602      	mov	r2, r0
 800420c:	460b      	mov	r3, r1
 800420e:	4604      	mov	r4, r0
 8004210:	460d      	mov	r5, r1
 8004212:	4640      	mov	r0, r8
 8004214:	4649      	mov	r1, r9
 8004216:	f7fb ffdb 	bl	80001d0 <__aeabi_dsub>
 800421a:	9a03      	ldr	r2, [sp, #12]
 800421c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b31      	cmp	r3, #49	; 0x31
 8004224:	dc24      	bgt.n	8004270 <__ieee754_rem_pio2+0x288>
 8004226:	e9ca 0100 	strd	r0, r1, [sl]
 800422a:	4646      	mov	r6, r8
 800422c:	464f      	mov	r7, r9
 800422e:	e9da 8900 	ldrd	r8, r9, [sl]
 8004232:	4630      	mov	r0, r6
 8004234:	4642      	mov	r2, r8
 8004236:	464b      	mov	r3, r9
 8004238:	4639      	mov	r1, r7
 800423a:	f7fb ffc9 	bl	80001d0 <__aeabi_dsub>
 800423e:	462b      	mov	r3, r5
 8004240:	4622      	mov	r2, r4
 8004242:	f7fb ffc5 	bl	80001d0 <__aeabi_dsub>
 8004246:	9b02      	ldr	r3, [sp, #8]
 8004248:	2b00      	cmp	r3, #0
 800424a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800424e:	f6bf af0b 	bge.w	8004068 <__ieee754_rem_pio2+0x80>
 8004252:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004256:	f8ca 3004 	str.w	r3, [sl, #4]
 800425a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800425e:	f8ca 8000 	str.w	r8, [sl]
 8004262:	f8ca 0008 	str.w	r0, [sl, #8]
 8004266:	f8ca 300c 	str.w	r3, [sl, #12]
 800426a:	f1cb 0b00 	rsb	fp, fp, #0
 800426e:	e6fb      	b.n	8004068 <__ieee754_rem_pio2+0x80>
 8004270:	a327      	add	r3, pc, #156	; (adr r3, 8004310 <__ieee754_rem_pio2+0x328>)
 8004272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004276:	ec51 0b18 	vmov	r0, r1, d8
 800427a:	f7fc f961 	bl	8000540 <__aeabi_dmul>
 800427e:	4604      	mov	r4, r0
 8004280:	460d      	mov	r5, r1
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	4640      	mov	r0, r8
 8004288:	4649      	mov	r1, r9
 800428a:	f7fb ffa1 	bl	80001d0 <__aeabi_dsub>
 800428e:	4602      	mov	r2, r0
 8004290:	460b      	mov	r3, r1
 8004292:	4606      	mov	r6, r0
 8004294:	460f      	mov	r7, r1
 8004296:	4640      	mov	r0, r8
 8004298:	4649      	mov	r1, r9
 800429a:	f7fb ff99 	bl	80001d0 <__aeabi_dsub>
 800429e:	4622      	mov	r2, r4
 80042a0:	462b      	mov	r3, r5
 80042a2:	f7fb ff95 	bl	80001d0 <__aeabi_dsub>
 80042a6:	a31c      	add	r3, pc, #112	; (adr r3, 8004318 <__ieee754_rem_pio2+0x330>)
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	4604      	mov	r4, r0
 80042ae:	460d      	mov	r5, r1
 80042b0:	ec51 0b18 	vmov	r0, r1, d8
 80042b4:	f7fc f944 	bl	8000540 <__aeabi_dmul>
 80042b8:	4622      	mov	r2, r4
 80042ba:	462b      	mov	r3, r5
 80042bc:	f7fb ff88 	bl	80001d0 <__aeabi_dsub>
 80042c0:	4604      	mov	r4, r0
 80042c2:	460d      	mov	r5, r1
 80042c4:	e760      	b.n	8004188 <__ieee754_rem_pio2+0x1a0>
 80042c6:	4b1c      	ldr	r3, [pc, #112]	; (8004338 <__ieee754_rem_pio2+0x350>)
 80042c8:	4598      	cmp	r8, r3
 80042ca:	dd37      	ble.n	800433c <__ieee754_rem_pio2+0x354>
 80042cc:	ee10 2a10 	vmov	r2, s0
 80042d0:	462b      	mov	r3, r5
 80042d2:	4620      	mov	r0, r4
 80042d4:	4629      	mov	r1, r5
 80042d6:	f7fb ff7b 	bl	80001d0 <__aeabi_dsub>
 80042da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80042de:	e9ca 0100 	strd	r0, r1, [sl]
 80042e2:	e695      	b.n	8004010 <__ieee754_rem_pio2+0x28>
 80042e4:	f3af 8000 	nop.w
 80042e8:	54400000 	.word	0x54400000
 80042ec:	3ff921fb 	.word	0x3ff921fb
 80042f0:	1a626331 	.word	0x1a626331
 80042f4:	3dd0b461 	.word	0x3dd0b461
 80042f8:	1a600000 	.word	0x1a600000
 80042fc:	3dd0b461 	.word	0x3dd0b461
 8004300:	2e037073 	.word	0x2e037073
 8004304:	3ba3198a 	.word	0x3ba3198a
 8004308:	6dc9c883 	.word	0x6dc9c883
 800430c:	3fe45f30 	.word	0x3fe45f30
 8004310:	2e000000 	.word	0x2e000000
 8004314:	3ba3198a 	.word	0x3ba3198a
 8004318:	252049c1 	.word	0x252049c1
 800431c:	397b839a 	.word	0x397b839a
 8004320:	3fe921fb 	.word	0x3fe921fb
 8004324:	4002d97b 	.word	0x4002d97b
 8004328:	3ff921fb 	.word	0x3ff921fb
 800432c:	413921fb 	.word	0x413921fb
 8004330:	3fe00000 	.word	0x3fe00000
 8004334:	08004f78 	.word	0x08004f78
 8004338:	7fefffff 	.word	0x7fefffff
 800433c:	ea4f 5628 	mov.w	r6, r8, asr #20
 8004340:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8004344:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8004348:	4620      	mov	r0, r4
 800434a:	460d      	mov	r5, r1
 800434c:	f7fc fba8 	bl	8000aa0 <__aeabi_d2iz>
 8004350:	f7fc f88c 	bl	800046c <__aeabi_i2d>
 8004354:	4602      	mov	r2, r0
 8004356:	460b      	mov	r3, r1
 8004358:	4620      	mov	r0, r4
 800435a:	4629      	mov	r1, r5
 800435c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004360:	f7fb ff36 	bl	80001d0 <__aeabi_dsub>
 8004364:	4b21      	ldr	r3, [pc, #132]	; (80043ec <__ieee754_rem_pio2+0x404>)
 8004366:	2200      	movs	r2, #0
 8004368:	f7fc f8ea 	bl	8000540 <__aeabi_dmul>
 800436c:	460d      	mov	r5, r1
 800436e:	4604      	mov	r4, r0
 8004370:	f7fc fb96 	bl	8000aa0 <__aeabi_d2iz>
 8004374:	f7fc f87a 	bl	800046c <__aeabi_i2d>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	4620      	mov	r0, r4
 800437e:	4629      	mov	r1, r5
 8004380:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004384:	f7fb ff24 	bl	80001d0 <__aeabi_dsub>
 8004388:	4b18      	ldr	r3, [pc, #96]	; (80043ec <__ieee754_rem_pio2+0x404>)
 800438a:	2200      	movs	r2, #0
 800438c:	f7fc f8d8 	bl	8000540 <__aeabi_dmul>
 8004390:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004394:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8004398:	2703      	movs	r7, #3
 800439a:	2400      	movs	r4, #0
 800439c:	2500      	movs	r5, #0
 800439e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 80043a2:	4622      	mov	r2, r4
 80043a4:	462b      	mov	r3, r5
 80043a6:	46b9      	mov	r9, r7
 80043a8:	3f01      	subs	r7, #1
 80043aa:	f7fc fb31 	bl	8000a10 <__aeabi_dcmpeq>
 80043ae:	2800      	cmp	r0, #0
 80043b0:	d1f5      	bne.n	800439e <__ieee754_rem_pio2+0x3b6>
 80043b2:	4b0f      	ldr	r3, [pc, #60]	; (80043f0 <__ieee754_rem_pio2+0x408>)
 80043b4:	9301      	str	r3, [sp, #4]
 80043b6:	2302      	movs	r3, #2
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	4632      	mov	r2, r6
 80043bc:	464b      	mov	r3, r9
 80043be:	4651      	mov	r1, sl
 80043c0:	a804      	add	r0, sp, #16
 80043c2:	f000 f9c5 	bl	8004750 <__kernel_rem_pio2>
 80043c6:	9b02      	ldr	r3, [sp, #8]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	4683      	mov	fp, r0
 80043cc:	f6bf ae4c 	bge.w	8004068 <__ieee754_rem_pio2+0x80>
 80043d0:	e9da 2100 	ldrd	r2, r1, [sl]
 80043d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043d8:	e9ca 2300 	strd	r2, r3, [sl]
 80043dc:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80043e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043e4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80043e8:	e73f      	b.n	800426a <__ieee754_rem_pio2+0x282>
 80043ea:	bf00      	nop
 80043ec:	41700000 	.word	0x41700000
 80043f0:	08004ff8 	.word	0x08004ff8
 80043f4:	00000000 	.word	0x00000000

080043f8 <atan>:
 80043f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043fc:	ec55 4b10 	vmov	r4, r5, d0
 8004400:	4bc3      	ldr	r3, [pc, #780]	; (8004710 <atan+0x318>)
 8004402:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004406:	429e      	cmp	r6, r3
 8004408:	46ab      	mov	fp, r5
 800440a:	dd18      	ble.n	800443e <atan+0x46>
 800440c:	4bc1      	ldr	r3, [pc, #772]	; (8004714 <atan+0x31c>)
 800440e:	429e      	cmp	r6, r3
 8004410:	dc01      	bgt.n	8004416 <atan+0x1e>
 8004412:	d109      	bne.n	8004428 <atan+0x30>
 8004414:	b144      	cbz	r4, 8004428 <atan+0x30>
 8004416:	4622      	mov	r2, r4
 8004418:	462b      	mov	r3, r5
 800441a:	4620      	mov	r0, r4
 800441c:	4629      	mov	r1, r5
 800441e:	f7fb fed9 	bl	80001d4 <__adddf3>
 8004422:	4604      	mov	r4, r0
 8004424:	460d      	mov	r5, r1
 8004426:	e006      	b.n	8004436 <atan+0x3e>
 8004428:	f1bb 0f00 	cmp.w	fp, #0
 800442c:	f300 8131 	bgt.w	8004692 <atan+0x29a>
 8004430:	a59b      	add	r5, pc, #620	; (adr r5, 80046a0 <atan+0x2a8>)
 8004432:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004436:	ec45 4b10 	vmov	d0, r4, r5
 800443a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800443e:	4bb6      	ldr	r3, [pc, #728]	; (8004718 <atan+0x320>)
 8004440:	429e      	cmp	r6, r3
 8004442:	dc14      	bgt.n	800446e <atan+0x76>
 8004444:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8004448:	429e      	cmp	r6, r3
 800444a:	dc0d      	bgt.n	8004468 <atan+0x70>
 800444c:	a396      	add	r3, pc, #600	; (adr r3, 80046a8 <atan+0x2b0>)
 800444e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004452:	ee10 0a10 	vmov	r0, s0
 8004456:	4629      	mov	r1, r5
 8004458:	f7fb febc 	bl	80001d4 <__adddf3>
 800445c:	4baf      	ldr	r3, [pc, #700]	; (800471c <atan+0x324>)
 800445e:	2200      	movs	r2, #0
 8004460:	f7fc fafe 	bl	8000a60 <__aeabi_dcmpgt>
 8004464:	2800      	cmp	r0, #0
 8004466:	d1e6      	bne.n	8004436 <atan+0x3e>
 8004468:	f04f 3aff 	mov.w	sl, #4294967295
 800446c:	e02b      	b.n	80044c6 <atan+0xce>
 800446e:	f000 f963 	bl	8004738 <fabs>
 8004472:	4bab      	ldr	r3, [pc, #684]	; (8004720 <atan+0x328>)
 8004474:	429e      	cmp	r6, r3
 8004476:	ec55 4b10 	vmov	r4, r5, d0
 800447a:	f300 80bf 	bgt.w	80045fc <atan+0x204>
 800447e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8004482:	429e      	cmp	r6, r3
 8004484:	f300 80a0 	bgt.w	80045c8 <atan+0x1d0>
 8004488:	ee10 2a10 	vmov	r2, s0
 800448c:	ee10 0a10 	vmov	r0, s0
 8004490:	462b      	mov	r3, r5
 8004492:	4629      	mov	r1, r5
 8004494:	f7fb fe9e 	bl	80001d4 <__adddf3>
 8004498:	4ba0      	ldr	r3, [pc, #640]	; (800471c <atan+0x324>)
 800449a:	2200      	movs	r2, #0
 800449c:	f7fb fe98 	bl	80001d0 <__aeabi_dsub>
 80044a0:	2200      	movs	r2, #0
 80044a2:	4606      	mov	r6, r0
 80044a4:	460f      	mov	r7, r1
 80044a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80044aa:	4620      	mov	r0, r4
 80044ac:	4629      	mov	r1, r5
 80044ae:	f7fb fe91 	bl	80001d4 <__adddf3>
 80044b2:	4602      	mov	r2, r0
 80044b4:	460b      	mov	r3, r1
 80044b6:	4630      	mov	r0, r6
 80044b8:	4639      	mov	r1, r7
 80044ba:	f7fc f96b 	bl	8000794 <__aeabi_ddiv>
 80044be:	f04f 0a00 	mov.w	sl, #0
 80044c2:	4604      	mov	r4, r0
 80044c4:	460d      	mov	r5, r1
 80044c6:	4622      	mov	r2, r4
 80044c8:	462b      	mov	r3, r5
 80044ca:	4620      	mov	r0, r4
 80044cc:	4629      	mov	r1, r5
 80044ce:	f7fc f837 	bl	8000540 <__aeabi_dmul>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4680      	mov	r8, r0
 80044d8:	4689      	mov	r9, r1
 80044da:	f7fc f831 	bl	8000540 <__aeabi_dmul>
 80044de:	a374      	add	r3, pc, #464	; (adr r3, 80046b0 <atan+0x2b8>)
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	4606      	mov	r6, r0
 80044e6:	460f      	mov	r7, r1
 80044e8:	f7fc f82a 	bl	8000540 <__aeabi_dmul>
 80044ec:	a372      	add	r3, pc, #456	; (adr r3, 80046b8 <atan+0x2c0>)
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f7fb fe6f 	bl	80001d4 <__adddf3>
 80044f6:	4632      	mov	r2, r6
 80044f8:	463b      	mov	r3, r7
 80044fa:	f7fc f821 	bl	8000540 <__aeabi_dmul>
 80044fe:	a370      	add	r3, pc, #448	; (adr r3, 80046c0 <atan+0x2c8>)
 8004500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004504:	f7fb fe66 	bl	80001d4 <__adddf3>
 8004508:	4632      	mov	r2, r6
 800450a:	463b      	mov	r3, r7
 800450c:	f7fc f818 	bl	8000540 <__aeabi_dmul>
 8004510:	a36d      	add	r3, pc, #436	; (adr r3, 80046c8 <atan+0x2d0>)
 8004512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004516:	f7fb fe5d 	bl	80001d4 <__adddf3>
 800451a:	4632      	mov	r2, r6
 800451c:	463b      	mov	r3, r7
 800451e:	f7fc f80f 	bl	8000540 <__aeabi_dmul>
 8004522:	a36b      	add	r3, pc, #428	; (adr r3, 80046d0 <atan+0x2d8>)
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	f7fb fe54 	bl	80001d4 <__adddf3>
 800452c:	4632      	mov	r2, r6
 800452e:	463b      	mov	r3, r7
 8004530:	f7fc f806 	bl	8000540 <__aeabi_dmul>
 8004534:	a368      	add	r3, pc, #416	; (adr r3, 80046d8 <atan+0x2e0>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f7fb fe4b 	bl	80001d4 <__adddf3>
 800453e:	4642      	mov	r2, r8
 8004540:	464b      	mov	r3, r9
 8004542:	f7fb fffd 	bl	8000540 <__aeabi_dmul>
 8004546:	a366      	add	r3, pc, #408	; (adr r3, 80046e0 <atan+0x2e8>)
 8004548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454c:	4680      	mov	r8, r0
 800454e:	4689      	mov	r9, r1
 8004550:	4630      	mov	r0, r6
 8004552:	4639      	mov	r1, r7
 8004554:	f7fb fff4 	bl	8000540 <__aeabi_dmul>
 8004558:	a363      	add	r3, pc, #396	; (adr r3, 80046e8 <atan+0x2f0>)
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	f7fb fe37 	bl	80001d0 <__aeabi_dsub>
 8004562:	4632      	mov	r2, r6
 8004564:	463b      	mov	r3, r7
 8004566:	f7fb ffeb 	bl	8000540 <__aeabi_dmul>
 800456a:	a361      	add	r3, pc, #388	; (adr r3, 80046f0 <atan+0x2f8>)
 800456c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004570:	f7fb fe2e 	bl	80001d0 <__aeabi_dsub>
 8004574:	4632      	mov	r2, r6
 8004576:	463b      	mov	r3, r7
 8004578:	f7fb ffe2 	bl	8000540 <__aeabi_dmul>
 800457c:	a35e      	add	r3, pc, #376	; (adr r3, 80046f8 <atan+0x300>)
 800457e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004582:	f7fb fe25 	bl	80001d0 <__aeabi_dsub>
 8004586:	4632      	mov	r2, r6
 8004588:	463b      	mov	r3, r7
 800458a:	f7fb ffd9 	bl	8000540 <__aeabi_dmul>
 800458e:	a35c      	add	r3, pc, #368	; (adr r3, 8004700 <atan+0x308>)
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	f7fb fe1c 	bl	80001d0 <__aeabi_dsub>
 8004598:	4632      	mov	r2, r6
 800459a:	463b      	mov	r3, r7
 800459c:	f7fb ffd0 	bl	8000540 <__aeabi_dmul>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4640      	mov	r0, r8
 80045a6:	4649      	mov	r1, r9
 80045a8:	f7fb fe14 	bl	80001d4 <__adddf3>
 80045ac:	4622      	mov	r2, r4
 80045ae:	462b      	mov	r3, r5
 80045b0:	f7fb ffc6 	bl	8000540 <__aeabi_dmul>
 80045b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	d14b      	bne.n	8004656 <atan+0x25e>
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	f7fb fe05 	bl	80001d0 <__aeabi_dsub>
 80045c6:	e72c      	b.n	8004422 <atan+0x2a>
 80045c8:	ee10 0a10 	vmov	r0, s0
 80045cc:	4b53      	ldr	r3, [pc, #332]	; (800471c <atan+0x324>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	4629      	mov	r1, r5
 80045d2:	f7fb fdfd 	bl	80001d0 <__aeabi_dsub>
 80045d6:	4b51      	ldr	r3, [pc, #324]	; (800471c <atan+0x324>)
 80045d8:	4606      	mov	r6, r0
 80045da:	460f      	mov	r7, r1
 80045dc:	2200      	movs	r2, #0
 80045de:	4620      	mov	r0, r4
 80045e0:	4629      	mov	r1, r5
 80045e2:	f7fb fdf7 	bl	80001d4 <__adddf3>
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	4630      	mov	r0, r6
 80045ec:	4639      	mov	r1, r7
 80045ee:	f7fc f8d1 	bl	8000794 <__aeabi_ddiv>
 80045f2:	f04f 0a01 	mov.w	sl, #1
 80045f6:	4604      	mov	r4, r0
 80045f8:	460d      	mov	r5, r1
 80045fa:	e764      	b.n	80044c6 <atan+0xce>
 80045fc:	4b49      	ldr	r3, [pc, #292]	; (8004724 <atan+0x32c>)
 80045fe:	429e      	cmp	r6, r3
 8004600:	da1d      	bge.n	800463e <atan+0x246>
 8004602:	ee10 0a10 	vmov	r0, s0
 8004606:	4b48      	ldr	r3, [pc, #288]	; (8004728 <atan+0x330>)
 8004608:	2200      	movs	r2, #0
 800460a:	4629      	mov	r1, r5
 800460c:	f7fb fde0 	bl	80001d0 <__aeabi_dsub>
 8004610:	4b45      	ldr	r3, [pc, #276]	; (8004728 <atan+0x330>)
 8004612:	4606      	mov	r6, r0
 8004614:	460f      	mov	r7, r1
 8004616:	2200      	movs	r2, #0
 8004618:	4620      	mov	r0, r4
 800461a:	4629      	mov	r1, r5
 800461c:	f7fb ff90 	bl	8000540 <__aeabi_dmul>
 8004620:	4b3e      	ldr	r3, [pc, #248]	; (800471c <atan+0x324>)
 8004622:	2200      	movs	r2, #0
 8004624:	f7fb fdd6 	bl	80001d4 <__adddf3>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4630      	mov	r0, r6
 800462e:	4639      	mov	r1, r7
 8004630:	f7fc f8b0 	bl	8000794 <__aeabi_ddiv>
 8004634:	f04f 0a02 	mov.w	sl, #2
 8004638:	4604      	mov	r4, r0
 800463a:	460d      	mov	r5, r1
 800463c:	e743      	b.n	80044c6 <atan+0xce>
 800463e:	462b      	mov	r3, r5
 8004640:	ee10 2a10 	vmov	r2, s0
 8004644:	4939      	ldr	r1, [pc, #228]	; (800472c <atan+0x334>)
 8004646:	2000      	movs	r0, #0
 8004648:	f7fc f8a4 	bl	8000794 <__aeabi_ddiv>
 800464c:	f04f 0a03 	mov.w	sl, #3
 8004650:	4604      	mov	r4, r0
 8004652:	460d      	mov	r5, r1
 8004654:	e737      	b.n	80044c6 <atan+0xce>
 8004656:	4b36      	ldr	r3, [pc, #216]	; (8004730 <atan+0x338>)
 8004658:	4e36      	ldr	r6, [pc, #216]	; (8004734 <atan+0x33c>)
 800465a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800465e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004662:	f7fb fdb5 	bl	80001d0 <__aeabi_dsub>
 8004666:	4622      	mov	r2, r4
 8004668:	462b      	mov	r3, r5
 800466a:	f7fb fdb1 	bl	80001d0 <__aeabi_dsub>
 800466e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	e9d6 0100 	ldrd	r0, r1, [r6]
 800467a:	f7fb fda9 	bl	80001d0 <__aeabi_dsub>
 800467e:	f1bb 0f00 	cmp.w	fp, #0
 8004682:	4604      	mov	r4, r0
 8004684:	460d      	mov	r5, r1
 8004686:	f6bf aed6 	bge.w	8004436 <atan+0x3e>
 800468a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800468e:	461d      	mov	r5, r3
 8004690:	e6d1      	b.n	8004436 <atan+0x3e>
 8004692:	a51d      	add	r5, pc, #116	; (adr r5, 8004708 <atan+0x310>)
 8004694:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004698:	e6cd      	b.n	8004436 <atan+0x3e>
 800469a:	bf00      	nop
 800469c:	f3af 8000 	nop.w
 80046a0:	54442d18 	.word	0x54442d18
 80046a4:	bff921fb 	.word	0xbff921fb
 80046a8:	8800759c 	.word	0x8800759c
 80046ac:	7e37e43c 	.word	0x7e37e43c
 80046b0:	e322da11 	.word	0xe322da11
 80046b4:	3f90ad3a 	.word	0x3f90ad3a
 80046b8:	24760deb 	.word	0x24760deb
 80046bc:	3fa97b4b 	.word	0x3fa97b4b
 80046c0:	a0d03d51 	.word	0xa0d03d51
 80046c4:	3fb10d66 	.word	0x3fb10d66
 80046c8:	c54c206e 	.word	0xc54c206e
 80046cc:	3fb745cd 	.word	0x3fb745cd
 80046d0:	920083ff 	.word	0x920083ff
 80046d4:	3fc24924 	.word	0x3fc24924
 80046d8:	5555550d 	.word	0x5555550d
 80046dc:	3fd55555 	.word	0x3fd55555
 80046e0:	2c6a6c2f 	.word	0x2c6a6c2f
 80046e4:	bfa2b444 	.word	0xbfa2b444
 80046e8:	52defd9a 	.word	0x52defd9a
 80046ec:	3fadde2d 	.word	0x3fadde2d
 80046f0:	af749a6d 	.word	0xaf749a6d
 80046f4:	3fb3b0f2 	.word	0x3fb3b0f2
 80046f8:	fe231671 	.word	0xfe231671
 80046fc:	3fbc71c6 	.word	0x3fbc71c6
 8004700:	9998ebc4 	.word	0x9998ebc4
 8004704:	3fc99999 	.word	0x3fc99999
 8004708:	54442d18 	.word	0x54442d18
 800470c:	3ff921fb 	.word	0x3ff921fb
 8004710:	440fffff 	.word	0x440fffff
 8004714:	7ff00000 	.word	0x7ff00000
 8004718:	3fdbffff 	.word	0x3fdbffff
 800471c:	3ff00000 	.word	0x3ff00000
 8004720:	3ff2ffff 	.word	0x3ff2ffff
 8004724:	40038000 	.word	0x40038000
 8004728:	3ff80000 	.word	0x3ff80000
 800472c:	bff00000 	.word	0xbff00000
 8004730:	08005120 	.word	0x08005120
 8004734:	08005100 	.word	0x08005100

08004738 <fabs>:
 8004738:	ec51 0b10 	vmov	r0, r1, d0
 800473c:	ee10 2a10 	vmov	r2, s0
 8004740:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004744:	ec43 2b10 	vmov	d0, r2, r3
 8004748:	4770      	bx	lr
 800474a:	0000      	movs	r0, r0
 800474c:	0000      	movs	r0, r0
	...

08004750 <__kernel_rem_pio2>:
 8004750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004754:	ed2d 8b02 	vpush	{d8}
 8004758:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800475c:	f112 0f14 	cmn.w	r2, #20
 8004760:	9306      	str	r3, [sp, #24]
 8004762:	9104      	str	r1, [sp, #16]
 8004764:	4bc2      	ldr	r3, [pc, #776]	; (8004a70 <__kernel_rem_pio2+0x320>)
 8004766:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004768:	9009      	str	r0, [sp, #36]	; 0x24
 800476a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	9b06      	ldr	r3, [sp, #24]
 8004772:	f103 33ff 	add.w	r3, r3, #4294967295
 8004776:	bfa8      	it	ge
 8004778:	1ed4      	subge	r4, r2, #3
 800477a:	9305      	str	r3, [sp, #20]
 800477c:	bfb2      	itee	lt
 800477e:	2400      	movlt	r4, #0
 8004780:	2318      	movge	r3, #24
 8004782:	fb94 f4f3 	sdivge	r4, r4, r3
 8004786:	f06f 0317 	mvn.w	r3, #23
 800478a:	fb04 3303 	mla	r3, r4, r3, r3
 800478e:	eb03 0a02 	add.w	sl, r3, r2
 8004792:	9b00      	ldr	r3, [sp, #0]
 8004794:	9a05      	ldr	r2, [sp, #20]
 8004796:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8004a60 <__kernel_rem_pio2+0x310>
 800479a:	eb03 0802 	add.w	r8, r3, r2
 800479e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80047a0:	1aa7      	subs	r7, r4, r2
 80047a2:	ae20      	add	r6, sp, #128	; 0x80
 80047a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80047a8:	2500      	movs	r5, #0
 80047aa:	4545      	cmp	r5, r8
 80047ac:	dd13      	ble.n	80047d6 <__kernel_rem_pio2+0x86>
 80047ae:	9b06      	ldr	r3, [sp, #24]
 80047b0:	aa20      	add	r2, sp, #128	; 0x80
 80047b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80047b6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80047ba:	f04f 0800 	mov.w	r8, #0
 80047be:	9b00      	ldr	r3, [sp, #0]
 80047c0:	4598      	cmp	r8, r3
 80047c2:	dc31      	bgt.n	8004828 <__kernel_rem_pio2+0xd8>
 80047c4:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8004a60 <__kernel_rem_pio2+0x310>
 80047c8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80047cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80047d0:	462f      	mov	r7, r5
 80047d2:	2600      	movs	r6, #0
 80047d4:	e01b      	b.n	800480e <__kernel_rem_pio2+0xbe>
 80047d6:	42ef      	cmn	r7, r5
 80047d8:	d407      	bmi.n	80047ea <__kernel_rem_pio2+0x9a>
 80047da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80047de:	f7fb fe45 	bl	800046c <__aeabi_i2d>
 80047e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80047e6:	3501      	adds	r5, #1
 80047e8:	e7df      	b.n	80047aa <__kernel_rem_pio2+0x5a>
 80047ea:	ec51 0b18 	vmov	r0, r1, d8
 80047ee:	e7f8      	b.n	80047e2 <__kernel_rem_pio2+0x92>
 80047f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80047f8:	f7fb fea2 	bl	8000540 <__aeabi_dmul>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004804:	f7fb fce6 	bl	80001d4 <__adddf3>
 8004808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800480c:	3601      	adds	r6, #1
 800480e:	9b05      	ldr	r3, [sp, #20]
 8004810:	429e      	cmp	r6, r3
 8004812:	f1a7 0708 	sub.w	r7, r7, #8
 8004816:	ddeb      	ble.n	80047f0 <__kernel_rem_pio2+0xa0>
 8004818:	ed9d 7b02 	vldr	d7, [sp, #8]
 800481c:	f108 0801 	add.w	r8, r8, #1
 8004820:	ecab 7b02 	vstmia	fp!, {d7}
 8004824:	3508      	adds	r5, #8
 8004826:	e7ca      	b.n	80047be <__kernel_rem_pio2+0x6e>
 8004828:	9b00      	ldr	r3, [sp, #0]
 800482a:	aa0c      	add	r2, sp, #48	; 0x30
 800482c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004830:	930b      	str	r3, [sp, #44]	; 0x2c
 8004832:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004834:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004838:	9c00      	ldr	r4, [sp, #0]
 800483a:	930a      	str	r3, [sp, #40]	; 0x28
 800483c:	00e3      	lsls	r3, r4, #3
 800483e:	9308      	str	r3, [sp, #32]
 8004840:	ab98      	add	r3, sp, #608	; 0x260
 8004842:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004846:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800484a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800484e:	ab70      	add	r3, sp, #448	; 0x1c0
 8004850:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8004854:	46c3      	mov	fp, r8
 8004856:	46a1      	mov	r9, r4
 8004858:	f1b9 0f00 	cmp.w	r9, #0
 800485c:	f1a5 0508 	sub.w	r5, r5, #8
 8004860:	dc77      	bgt.n	8004952 <__kernel_rem_pio2+0x202>
 8004862:	ec47 6b10 	vmov	d0, r6, r7
 8004866:	4650      	mov	r0, sl
 8004868:	f000 fac2 	bl	8004df0 <scalbn>
 800486c:	ec57 6b10 	vmov	r6, r7, d0
 8004870:	2200      	movs	r2, #0
 8004872:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004876:	ee10 0a10 	vmov	r0, s0
 800487a:	4639      	mov	r1, r7
 800487c:	f7fb fe60 	bl	8000540 <__aeabi_dmul>
 8004880:	ec41 0b10 	vmov	d0, r0, r1
 8004884:	f7ff f8e0 	bl	8003a48 <floor>
 8004888:	4b7a      	ldr	r3, [pc, #488]	; (8004a74 <__kernel_rem_pio2+0x324>)
 800488a:	ec51 0b10 	vmov	r0, r1, d0
 800488e:	2200      	movs	r2, #0
 8004890:	f7fb fe56 	bl	8000540 <__aeabi_dmul>
 8004894:	4602      	mov	r2, r0
 8004896:	460b      	mov	r3, r1
 8004898:	4630      	mov	r0, r6
 800489a:	4639      	mov	r1, r7
 800489c:	f7fb fc98 	bl	80001d0 <__aeabi_dsub>
 80048a0:	460f      	mov	r7, r1
 80048a2:	4606      	mov	r6, r0
 80048a4:	f7fc f8fc 	bl	8000aa0 <__aeabi_d2iz>
 80048a8:	9002      	str	r0, [sp, #8]
 80048aa:	f7fb fddf 	bl	800046c <__aeabi_i2d>
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	4630      	mov	r0, r6
 80048b4:	4639      	mov	r1, r7
 80048b6:	f7fb fc8b 	bl	80001d0 <__aeabi_dsub>
 80048ba:	f1ba 0f00 	cmp.w	sl, #0
 80048be:	4606      	mov	r6, r0
 80048c0:	460f      	mov	r7, r1
 80048c2:	dd6d      	ble.n	80049a0 <__kernel_rem_pio2+0x250>
 80048c4:	1e61      	subs	r1, r4, #1
 80048c6:	ab0c      	add	r3, sp, #48	; 0x30
 80048c8:	9d02      	ldr	r5, [sp, #8]
 80048ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80048ce:	f1ca 0018 	rsb	r0, sl, #24
 80048d2:	fa43 f200 	asr.w	r2, r3, r0
 80048d6:	4415      	add	r5, r2
 80048d8:	4082      	lsls	r2, r0
 80048da:	1a9b      	subs	r3, r3, r2
 80048dc:	aa0c      	add	r2, sp, #48	; 0x30
 80048de:	9502      	str	r5, [sp, #8]
 80048e0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80048e4:	f1ca 0217 	rsb	r2, sl, #23
 80048e8:	fa43 fb02 	asr.w	fp, r3, r2
 80048ec:	f1bb 0f00 	cmp.w	fp, #0
 80048f0:	dd65      	ble.n	80049be <__kernel_rem_pio2+0x26e>
 80048f2:	9b02      	ldr	r3, [sp, #8]
 80048f4:	2200      	movs	r2, #0
 80048f6:	3301      	adds	r3, #1
 80048f8:	9302      	str	r3, [sp, #8]
 80048fa:	4615      	mov	r5, r2
 80048fc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004900:	4294      	cmp	r4, r2
 8004902:	f300 809f 	bgt.w	8004a44 <__kernel_rem_pio2+0x2f4>
 8004906:	f1ba 0f00 	cmp.w	sl, #0
 800490a:	dd07      	ble.n	800491c <__kernel_rem_pio2+0x1cc>
 800490c:	f1ba 0f01 	cmp.w	sl, #1
 8004910:	f000 80c1 	beq.w	8004a96 <__kernel_rem_pio2+0x346>
 8004914:	f1ba 0f02 	cmp.w	sl, #2
 8004918:	f000 80c7 	beq.w	8004aaa <__kernel_rem_pio2+0x35a>
 800491c:	f1bb 0f02 	cmp.w	fp, #2
 8004920:	d14d      	bne.n	80049be <__kernel_rem_pio2+0x26e>
 8004922:	4632      	mov	r2, r6
 8004924:	463b      	mov	r3, r7
 8004926:	4954      	ldr	r1, [pc, #336]	; (8004a78 <__kernel_rem_pio2+0x328>)
 8004928:	2000      	movs	r0, #0
 800492a:	f7fb fc51 	bl	80001d0 <__aeabi_dsub>
 800492e:	4606      	mov	r6, r0
 8004930:	460f      	mov	r7, r1
 8004932:	2d00      	cmp	r5, #0
 8004934:	d043      	beq.n	80049be <__kernel_rem_pio2+0x26e>
 8004936:	4650      	mov	r0, sl
 8004938:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8004a68 <__kernel_rem_pio2+0x318>
 800493c:	f000 fa58 	bl	8004df0 <scalbn>
 8004940:	4630      	mov	r0, r6
 8004942:	4639      	mov	r1, r7
 8004944:	ec53 2b10 	vmov	r2, r3, d0
 8004948:	f7fb fc42 	bl	80001d0 <__aeabi_dsub>
 800494c:	4606      	mov	r6, r0
 800494e:	460f      	mov	r7, r1
 8004950:	e035      	b.n	80049be <__kernel_rem_pio2+0x26e>
 8004952:	4b4a      	ldr	r3, [pc, #296]	; (8004a7c <__kernel_rem_pio2+0x32c>)
 8004954:	2200      	movs	r2, #0
 8004956:	4630      	mov	r0, r6
 8004958:	4639      	mov	r1, r7
 800495a:	f7fb fdf1 	bl	8000540 <__aeabi_dmul>
 800495e:	f7fc f89f 	bl	8000aa0 <__aeabi_d2iz>
 8004962:	f7fb fd83 	bl	800046c <__aeabi_i2d>
 8004966:	4602      	mov	r2, r0
 8004968:	460b      	mov	r3, r1
 800496a:	ec43 2b18 	vmov	d8, r2, r3
 800496e:	4b44      	ldr	r3, [pc, #272]	; (8004a80 <__kernel_rem_pio2+0x330>)
 8004970:	2200      	movs	r2, #0
 8004972:	f7fb fde5 	bl	8000540 <__aeabi_dmul>
 8004976:	4602      	mov	r2, r0
 8004978:	460b      	mov	r3, r1
 800497a:	4630      	mov	r0, r6
 800497c:	4639      	mov	r1, r7
 800497e:	f7fb fc27 	bl	80001d0 <__aeabi_dsub>
 8004982:	f7fc f88d 	bl	8000aa0 <__aeabi_d2iz>
 8004986:	e9d5 2300 	ldrd	r2, r3, [r5]
 800498a:	f84b 0b04 	str.w	r0, [fp], #4
 800498e:	ec51 0b18 	vmov	r0, r1, d8
 8004992:	f7fb fc1f 	bl	80001d4 <__adddf3>
 8004996:	f109 39ff 	add.w	r9, r9, #4294967295
 800499a:	4606      	mov	r6, r0
 800499c:	460f      	mov	r7, r1
 800499e:	e75b      	b.n	8004858 <__kernel_rem_pio2+0x108>
 80049a0:	d106      	bne.n	80049b0 <__kernel_rem_pio2+0x260>
 80049a2:	1e63      	subs	r3, r4, #1
 80049a4:	aa0c      	add	r2, sp, #48	; 0x30
 80049a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049aa:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80049ae:	e79d      	b.n	80048ec <__kernel_rem_pio2+0x19c>
 80049b0:	4b34      	ldr	r3, [pc, #208]	; (8004a84 <__kernel_rem_pio2+0x334>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	f7fc f84a 	bl	8000a4c <__aeabi_dcmpge>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	d140      	bne.n	8004a3e <__kernel_rem_pio2+0x2ee>
 80049bc:	4683      	mov	fp, r0
 80049be:	2200      	movs	r2, #0
 80049c0:	2300      	movs	r3, #0
 80049c2:	4630      	mov	r0, r6
 80049c4:	4639      	mov	r1, r7
 80049c6:	f7fc f823 	bl	8000a10 <__aeabi_dcmpeq>
 80049ca:	2800      	cmp	r0, #0
 80049cc:	f000 80c1 	beq.w	8004b52 <__kernel_rem_pio2+0x402>
 80049d0:	1e65      	subs	r5, r4, #1
 80049d2:	462b      	mov	r3, r5
 80049d4:	2200      	movs	r2, #0
 80049d6:	9900      	ldr	r1, [sp, #0]
 80049d8:	428b      	cmp	r3, r1
 80049da:	da6d      	bge.n	8004ab8 <__kernel_rem_pio2+0x368>
 80049dc:	2a00      	cmp	r2, #0
 80049de:	f000 808a 	beq.w	8004af6 <__kernel_rem_pio2+0x3a6>
 80049e2:	ab0c      	add	r3, sp, #48	; 0x30
 80049e4:	f1aa 0a18 	sub.w	sl, sl, #24
 80049e8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f000 80ae 	beq.w	8004b4e <__kernel_rem_pio2+0x3fe>
 80049f2:	4650      	mov	r0, sl
 80049f4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004a68 <__kernel_rem_pio2+0x318>
 80049f8:	f000 f9fa 	bl	8004df0 <scalbn>
 80049fc:	1c6b      	adds	r3, r5, #1
 80049fe:	00da      	lsls	r2, r3, #3
 8004a00:	9205      	str	r2, [sp, #20]
 8004a02:	ec57 6b10 	vmov	r6, r7, d0
 8004a06:	aa70      	add	r2, sp, #448	; 0x1c0
 8004a08:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8004a7c <__kernel_rem_pio2+0x32c>
 8004a0c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8004a10:	462c      	mov	r4, r5
 8004a12:	f04f 0800 	mov.w	r8, #0
 8004a16:	2c00      	cmp	r4, #0
 8004a18:	f280 80d4 	bge.w	8004bc4 <__kernel_rem_pio2+0x474>
 8004a1c:	462c      	mov	r4, r5
 8004a1e:	2c00      	cmp	r4, #0
 8004a20:	f2c0 8102 	blt.w	8004c28 <__kernel_rem_pio2+0x4d8>
 8004a24:	4b18      	ldr	r3, [pc, #96]	; (8004a88 <__kernel_rem_pio2+0x338>)
 8004a26:	461e      	mov	r6, r3
 8004a28:	ab70      	add	r3, sp, #448	; 0x1c0
 8004a2a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8004a2e:	1b2b      	subs	r3, r5, r4
 8004a30:	f04f 0900 	mov.w	r9, #0
 8004a34:	f04f 0a00 	mov.w	sl, #0
 8004a38:	2700      	movs	r7, #0
 8004a3a:	9306      	str	r3, [sp, #24]
 8004a3c:	e0e6      	b.n	8004c0c <__kernel_rem_pio2+0x4bc>
 8004a3e:	f04f 0b02 	mov.w	fp, #2
 8004a42:	e756      	b.n	80048f2 <__kernel_rem_pio2+0x1a2>
 8004a44:	f8d8 3000 	ldr.w	r3, [r8]
 8004a48:	bb05      	cbnz	r5, 8004a8c <__kernel_rem_pio2+0x33c>
 8004a4a:	b123      	cbz	r3, 8004a56 <__kernel_rem_pio2+0x306>
 8004a4c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004a50:	f8c8 3000 	str.w	r3, [r8]
 8004a54:	2301      	movs	r3, #1
 8004a56:	3201      	adds	r2, #1
 8004a58:	f108 0804 	add.w	r8, r8, #4
 8004a5c:	461d      	mov	r5, r3
 8004a5e:	e74f      	b.n	8004900 <__kernel_rem_pio2+0x1b0>
	...
 8004a6c:	3ff00000 	.word	0x3ff00000
 8004a70:	08005180 	.word	0x08005180
 8004a74:	40200000 	.word	0x40200000
 8004a78:	3ff00000 	.word	0x3ff00000
 8004a7c:	3e700000 	.word	0x3e700000
 8004a80:	41700000 	.word	0x41700000
 8004a84:	3fe00000 	.word	0x3fe00000
 8004a88:	08005140 	.word	0x08005140
 8004a8c:	1acb      	subs	r3, r1, r3
 8004a8e:	f8c8 3000 	str.w	r3, [r8]
 8004a92:	462b      	mov	r3, r5
 8004a94:	e7df      	b.n	8004a56 <__kernel_rem_pio2+0x306>
 8004a96:	1e62      	subs	r2, r4, #1
 8004a98:	ab0c      	add	r3, sp, #48	; 0x30
 8004a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a9e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004aa2:	a90c      	add	r1, sp, #48	; 0x30
 8004aa4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004aa8:	e738      	b.n	800491c <__kernel_rem_pio2+0x1cc>
 8004aaa:	1e62      	subs	r2, r4, #1
 8004aac:	ab0c      	add	r3, sp, #48	; 0x30
 8004aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ab2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004ab6:	e7f4      	b.n	8004aa2 <__kernel_rem_pio2+0x352>
 8004ab8:	a90c      	add	r1, sp, #48	; 0x30
 8004aba:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	e788      	b.n	80049d6 <__kernel_rem_pio2+0x286>
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004aca:	2900      	cmp	r1, #0
 8004acc:	d0fa      	beq.n	8004ac4 <__kernel_rem_pio2+0x374>
 8004ace:	9a08      	ldr	r2, [sp, #32]
 8004ad0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8004ad4:	446a      	add	r2, sp
 8004ad6:	3a98      	subs	r2, #152	; 0x98
 8004ad8:	9208      	str	r2, [sp, #32]
 8004ada:	9a06      	ldr	r2, [sp, #24]
 8004adc:	a920      	add	r1, sp, #128	; 0x80
 8004ade:	18a2      	adds	r2, r4, r2
 8004ae0:	18e3      	adds	r3, r4, r3
 8004ae2:	f104 0801 	add.w	r8, r4, #1
 8004ae6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8004aea:	9302      	str	r3, [sp, #8]
 8004aec:	9b02      	ldr	r3, [sp, #8]
 8004aee:	4543      	cmp	r3, r8
 8004af0:	da04      	bge.n	8004afc <__kernel_rem_pio2+0x3ac>
 8004af2:	461c      	mov	r4, r3
 8004af4:	e6a2      	b.n	800483c <__kernel_rem_pio2+0xec>
 8004af6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004af8:	2301      	movs	r3, #1
 8004afa:	e7e4      	b.n	8004ac6 <__kernel_rem_pio2+0x376>
 8004afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004afe:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004b02:	f7fb fcb3 	bl	800046c <__aeabi_i2d>
 8004b06:	e8e5 0102 	strd	r0, r1, [r5], #8
 8004b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b0c:	46ab      	mov	fp, r5
 8004b0e:	461c      	mov	r4, r3
 8004b10:	f04f 0900 	mov.w	r9, #0
 8004b14:	2600      	movs	r6, #0
 8004b16:	2700      	movs	r7, #0
 8004b18:	9b05      	ldr	r3, [sp, #20]
 8004b1a:	4599      	cmp	r9, r3
 8004b1c:	dd06      	ble.n	8004b2c <__kernel_rem_pio2+0x3dc>
 8004b1e:	9b08      	ldr	r3, [sp, #32]
 8004b20:	e8e3 6702 	strd	r6, r7, [r3], #8
 8004b24:	f108 0801 	add.w	r8, r8, #1
 8004b28:	9308      	str	r3, [sp, #32]
 8004b2a:	e7df      	b.n	8004aec <__kernel_rem_pio2+0x39c>
 8004b2c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004b30:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8004b34:	f7fb fd04 	bl	8000540 <__aeabi_dmul>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4630      	mov	r0, r6
 8004b3e:	4639      	mov	r1, r7
 8004b40:	f7fb fb48 	bl	80001d4 <__adddf3>
 8004b44:	f109 0901 	add.w	r9, r9, #1
 8004b48:	4606      	mov	r6, r0
 8004b4a:	460f      	mov	r7, r1
 8004b4c:	e7e4      	b.n	8004b18 <__kernel_rem_pio2+0x3c8>
 8004b4e:	3d01      	subs	r5, #1
 8004b50:	e747      	b.n	80049e2 <__kernel_rem_pio2+0x292>
 8004b52:	ec47 6b10 	vmov	d0, r6, r7
 8004b56:	f1ca 0000 	rsb	r0, sl, #0
 8004b5a:	f000 f949 	bl	8004df0 <scalbn>
 8004b5e:	ec57 6b10 	vmov	r6, r7, d0
 8004b62:	4ba0      	ldr	r3, [pc, #640]	; (8004de4 <__kernel_rem_pio2+0x694>)
 8004b64:	ee10 0a10 	vmov	r0, s0
 8004b68:	2200      	movs	r2, #0
 8004b6a:	4639      	mov	r1, r7
 8004b6c:	f7fb ff6e 	bl	8000a4c <__aeabi_dcmpge>
 8004b70:	b1f8      	cbz	r0, 8004bb2 <__kernel_rem_pio2+0x462>
 8004b72:	4b9d      	ldr	r3, [pc, #628]	; (8004de8 <__kernel_rem_pio2+0x698>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	4630      	mov	r0, r6
 8004b78:	4639      	mov	r1, r7
 8004b7a:	f7fb fce1 	bl	8000540 <__aeabi_dmul>
 8004b7e:	f7fb ff8f 	bl	8000aa0 <__aeabi_d2iz>
 8004b82:	4680      	mov	r8, r0
 8004b84:	f7fb fc72 	bl	800046c <__aeabi_i2d>
 8004b88:	4b96      	ldr	r3, [pc, #600]	; (8004de4 <__kernel_rem_pio2+0x694>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f7fb fcd8 	bl	8000540 <__aeabi_dmul>
 8004b90:	460b      	mov	r3, r1
 8004b92:	4602      	mov	r2, r0
 8004b94:	4639      	mov	r1, r7
 8004b96:	4630      	mov	r0, r6
 8004b98:	f7fb fb1a 	bl	80001d0 <__aeabi_dsub>
 8004b9c:	f7fb ff80 	bl	8000aa0 <__aeabi_d2iz>
 8004ba0:	1c65      	adds	r5, r4, #1
 8004ba2:	ab0c      	add	r3, sp, #48	; 0x30
 8004ba4:	f10a 0a18 	add.w	sl, sl, #24
 8004ba8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004bac:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004bb0:	e71f      	b.n	80049f2 <__kernel_rem_pio2+0x2a2>
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	4639      	mov	r1, r7
 8004bb6:	f7fb ff73 	bl	8000aa0 <__aeabi_d2iz>
 8004bba:	ab0c      	add	r3, sp, #48	; 0x30
 8004bbc:	4625      	mov	r5, r4
 8004bbe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004bc2:	e716      	b.n	80049f2 <__kernel_rem_pio2+0x2a2>
 8004bc4:	ab0c      	add	r3, sp, #48	; 0x30
 8004bc6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004bca:	f7fb fc4f 	bl	800046c <__aeabi_i2d>
 8004bce:	4632      	mov	r2, r6
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	f7fb fcb5 	bl	8000540 <__aeabi_dmul>
 8004bd6:	4642      	mov	r2, r8
 8004bd8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8004bdc:	464b      	mov	r3, r9
 8004bde:	4630      	mov	r0, r6
 8004be0:	4639      	mov	r1, r7
 8004be2:	f7fb fcad 	bl	8000540 <__aeabi_dmul>
 8004be6:	3c01      	subs	r4, #1
 8004be8:	4606      	mov	r6, r0
 8004bea:	460f      	mov	r7, r1
 8004bec:	e713      	b.n	8004a16 <__kernel_rem_pio2+0x2c6>
 8004bee:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004bf2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8004bf6:	f7fb fca3 	bl	8000540 <__aeabi_dmul>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4648      	mov	r0, r9
 8004c00:	4651      	mov	r1, sl
 8004c02:	f7fb fae7 	bl	80001d4 <__adddf3>
 8004c06:	3701      	adds	r7, #1
 8004c08:	4681      	mov	r9, r0
 8004c0a:	468a      	mov	sl, r1
 8004c0c:	9b00      	ldr	r3, [sp, #0]
 8004c0e:	429f      	cmp	r7, r3
 8004c10:	dc02      	bgt.n	8004c18 <__kernel_rem_pio2+0x4c8>
 8004c12:	9b06      	ldr	r3, [sp, #24]
 8004c14:	429f      	cmp	r7, r3
 8004c16:	ddea      	ble.n	8004bee <__kernel_rem_pio2+0x49e>
 8004c18:	9a06      	ldr	r2, [sp, #24]
 8004c1a:	ab48      	add	r3, sp, #288	; 0x120
 8004c1c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8004c20:	e9c6 9a00 	strd	r9, sl, [r6]
 8004c24:	3c01      	subs	r4, #1
 8004c26:	e6fa      	b.n	8004a1e <__kernel_rem_pio2+0x2ce>
 8004c28:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	dc0b      	bgt.n	8004c46 <__kernel_rem_pio2+0x4f6>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	dc39      	bgt.n	8004ca6 <__kernel_rem_pio2+0x556>
 8004c32:	d05d      	beq.n	8004cf0 <__kernel_rem_pio2+0x5a0>
 8004c34:	9b02      	ldr	r3, [sp, #8]
 8004c36:	f003 0007 	and.w	r0, r3, #7
 8004c3a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004c3e:	ecbd 8b02 	vpop	{d8}
 8004c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c46:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	d1f3      	bne.n	8004c34 <__kernel_rem_pio2+0x4e4>
 8004c4c:	9b05      	ldr	r3, [sp, #20]
 8004c4e:	9500      	str	r5, [sp, #0]
 8004c50:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8004c54:	eb0d 0403 	add.w	r4, sp, r3
 8004c58:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8004c5c:	46a2      	mov	sl, r4
 8004c5e:	9b00      	ldr	r3, [sp, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f1aa 0a08 	sub.w	sl, sl, #8
 8004c66:	dc69      	bgt.n	8004d3c <__kernel_rem_pio2+0x5ec>
 8004c68:	46aa      	mov	sl, r5
 8004c6a:	f1ba 0f01 	cmp.w	sl, #1
 8004c6e:	f1a4 0408 	sub.w	r4, r4, #8
 8004c72:	f300 8083 	bgt.w	8004d7c <__kernel_rem_pio2+0x62c>
 8004c76:	9c05      	ldr	r4, [sp, #20]
 8004c78:	ab48      	add	r3, sp, #288	; 0x120
 8004c7a:	441c      	add	r4, r3
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	2100      	movs	r1, #0
 8004c80:	2d01      	cmp	r5, #1
 8004c82:	f300 809a 	bgt.w	8004dba <__kernel_rem_pio2+0x66a>
 8004c86:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8004c8a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8004c8e:	f1bb 0f00 	cmp.w	fp, #0
 8004c92:	f040 8098 	bne.w	8004dc6 <__kernel_rem_pio2+0x676>
 8004c96:	9b04      	ldr	r3, [sp, #16]
 8004c98:	e9c3 7800 	strd	r7, r8, [r3]
 8004c9c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004ca0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004ca4:	e7c6      	b.n	8004c34 <__kernel_rem_pio2+0x4e4>
 8004ca6:	9e05      	ldr	r6, [sp, #20]
 8004ca8:	ab48      	add	r3, sp, #288	; 0x120
 8004caa:	441e      	add	r6, r3
 8004cac:	462c      	mov	r4, r5
 8004cae:	2000      	movs	r0, #0
 8004cb0:	2100      	movs	r1, #0
 8004cb2:	2c00      	cmp	r4, #0
 8004cb4:	da33      	bge.n	8004d1e <__kernel_rem_pio2+0x5ce>
 8004cb6:	f1bb 0f00 	cmp.w	fp, #0
 8004cba:	d036      	beq.n	8004d2a <__kernel_rem_pio2+0x5da>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004cc2:	9c04      	ldr	r4, [sp, #16]
 8004cc4:	e9c4 2300 	strd	r2, r3, [r4]
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004cd0:	f7fb fa7e 	bl	80001d0 <__aeabi_dsub>
 8004cd4:	ae4a      	add	r6, sp, #296	; 0x128
 8004cd6:	2401      	movs	r4, #1
 8004cd8:	42a5      	cmp	r5, r4
 8004cda:	da29      	bge.n	8004d30 <__kernel_rem_pio2+0x5e0>
 8004cdc:	f1bb 0f00 	cmp.w	fp, #0
 8004ce0:	d002      	beq.n	8004ce8 <__kernel_rem_pio2+0x598>
 8004ce2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	9b04      	ldr	r3, [sp, #16]
 8004cea:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004cee:	e7a1      	b.n	8004c34 <__kernel_rem_pio2+0x4e4>
 8004cf0:	9c05      	ldr	r4, [sp, #20]
 8004cf2:	ab48      	add	r3, sp, #288	; 0x120
 8004cf4:	441c      	add	r4, r3
 8004cf6:	2000      	movs	r0, #0
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	2d00      	cmp	r5, #0
 8004cfc:	da09      	bge.n	8004d12 <__kernel_rem_pio2+0x5c2>
 8004cfe:	f1bb 0f00 	cmp.w	fp, #0
 8004d02:	d002      	beq.n	8004d0a <__kernel_rem_pio2+0x5ba>
 8004d04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d08:	4619      	mov	r1, r3
 8004d0a:	9b04      	ldr	r3, [sp, #16]
 8004d0c:	e9c3 0100 	strd	r0, r1, [r3]
 8004d10:	e790      	b.n	8004c34 <__kernel_rem_pio2+0x4e4>
 8004d12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004d16:	f7fb fa5d 	bl	80001d4 <__adddf3>
 8004d1a:	3d01      	subs	r5, #1
 8004d1c:	e7ed      	b.n	8004cfa <__kernel_rem_pio2+0x5aa>
 8004d1e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8004d22:	f7fb fa57 	bl	80001d4 <__adddf3>
 8004d26:	3c01      	subs	r4, #1
 8004d28:	e7c3      	b.n	8004cb2 <__kernel_rem_pio2+0x562>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	e7c8      	b.n	8004cc2 <__kernel_rem_pio2+0x572>
 8004d30:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8004d34:	f7fb fa4e 	bl	80001d4 <__adddf3>
 8004d38:	3401      	adds	r4, #1
 8004d3a:	e7cd      	b.n	8004cd8 <__kernel_rem_pio2+0x588>
 8004d3c:	e9da 8900 	ldrd	r8, r9, [sl]
 8004d40:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8004d44:	9b00      	ldr	r3, [sp, #0]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	4632      	mov	r2, r6
 8004d4c:	463b      	mov	r3, r7
 8004d4e:	4640      	mov	r0, r8
 8004d50:	4649      	mov	r1, r9
 8004d52:	f7fb fa3f 	bl	80001d4 <__adddf3>
 8004d56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	4640      	mov	r0, r8
 8004d60:	4649      	mov	r1, r9
 8004d62:	f7fb fa35 	bl	80001d0 <__aeabi_dsub>
 8004d66:	4632      	mov	r2, r6
 8004d68:	463b      	mov	r3, r7
 8004d6a:	f7fb fa33 	bl	80001d4 <__adddf3>
 8004d6e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004d72:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004d76:	ed8a 7b00 	vstr	d7, [sl]
 8004d7a:	e770      	b.n	8004c5e <__kernel_rem_pio2+0x50e>
 8004d7c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004d80:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8004d84:	4640      	mov	r0, r8
 8004d86:	4632      	mov	r2, r6
 8004d88:	463b      	mov	r3, r7
 8004d8a:	4649      	mov	r1, r9
 8004d8c:	f7fb fa22 	bl	80001d4 <__adddf3>
 8004d90:	e9cd 0100 	strd	r0, r1, [sp]
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4640      	mov	r0, r8
 8004d9a:	4649      	mov	r1, r9
 8004d9c:	f7fb fa18 	bl	80001d0 <__aeabi_dsub>
 8004da0:	4632      	mov	r2, r6
 8004da2:	463b      	mov	r3, r7
 8004da4:	f7fb fa16 	bl	80001d4 <__adddf3>
 8004da8:	ed9d 7b00 	vldr	d7, [sp]
 8004dac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004db0:	ed84 7b00 	vstr	d7, [r4]
 8004db4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004db8:	e757      	b.n	8004c6a <__kernel_rem_pio2+0x51a>
 8004dba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004dbe:	f7fb fa09 	bl	80001d4 <__adddf3>
 8004dc2:	3d01      	subs	r5, #1
 8004dc4:	e75c      	b.n	8004c80 <__kernel_rem_pio2+0x530>
 8004dc6:	9b04      	ldr	r3, [sp, #16]
 8004dc8:	9a04      	ldr	r2, [sp, #16]
 8004dca:	601f      	str	r7, [r3, #0]
 8004dcc:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8004dd0:	605c      	str	r4, [r3, #4]
 8004dd2:	609d      	str	r5, [r3, #8]
 8004dd4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004dd8:	60d3      	str	r3, [r2, #12]
 8004dda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004dde:	6110      	str	r0, [r2, #16]
 8004de0:	6153      	str	r3, [r2, #20]
 8004de2:	e727      	b.n	8004c34 <__kernel_rem_pio2+0x4e4>
 8004de4:	41700000 	.word	0x41700000
 8004de8:	3e700000 	.word	0x3e700000
 8004dec:	00000000 	.word	0x00000000

08004df0 <scalbn>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	ec55 4b10 	vmov	r4, r5, d0
 8004df6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004dfa:	4606      	mov	r6, r0
 8004dfc:	462b      	mov	r3, r5
 8004dfe:	b999      	cbnz	r1, 8004e28 <scalbn+0x38>
 8004e00:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004e04:	4323      	orrs	r3, r4
 8004e06:	d03f      	beq.n	8004e88 <scalbn+0x98>
 8004e08:	4b35      	ldr	r3, [pc, #212]	; (8004ee0 <scalbn+0xf0>)
 8004e0a:	4629      	mov	r1, r5
 8004e0c:	ee10 0a10 	vmov	r0, s0
 8004e10:	2200      	movs	r2, #0
 8004e12:	f7fb fb95 	bl	8000540 <__aeabi_dmul>
 8004e16:	4b33      	ldr	r3, [pc, #204]	; (8004ee4 <scalbn+0xf4>)
 8004e18:	429e      	cmp	r6, r3
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	460d      	mov	r5, r1
 8004e1e:	da10      	bge.n	8004e42 <scalbn+0x52>
 8004e20:	a327      	add	r3, pc, #156	; (adr r3, 8004ec0 <scalbn+0xd0>)
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	e01f      	b.n	8004e68 <scalbn+0x78>
 8004e28:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004e2c:	4291      	cmp	r1, r2
 8004e2e:	d10c      	bne.n	8004e4a <scalbn+0x5a>
 8004e30:	ee10 2a10 	vmov	r2, s0
 8004e34:	4620      	mov	r0, r4
 8004e36:	4629      	mov	r1, r5
 8004e38:	f7fb f9cc 	bl	80001d4 <__adddf3>
 8004e3c:	4604      	mov	r4, r0
 8004e3e:	460d      	mov	r5, r1
 8004e40:	e022      	b.n	8004e88 <scalbn+0x98>
 8004e42:	460b      	mov	r3, r1
 8004e44:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004e48:	3936      	subs	r1, #54	; 0x36
 8004e4a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004e4e:	4296      	cmp	r6, r2
 8004e50:	dd0d      	ble.n	8004e6e <scalbn+0x7e>
 8004e52:	2d00      	cmp	r5, #0
 8004e54:	a11c      	add	r1, pc, #112	; (adr r1, 8004ec8 <scalbn+0xd8>)
 8004e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e5a:	da02      	bge.n	8004e62 <scalbn+0x72>
 8004e5c:	a11c      	add	r1, pc, #112	; (adr r1, 8004ed0 <scalbn+0xe0>)
 8004e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e62:	a319      	add	r3, pc, #100	; (adr r3, 8004ec8 <scalbn+0xd8>)
 8004e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e68:	f7fb fb6a 	bl	8000540 <__aeabi_dmul>
 8004e6c:	e7e6      	b.n	8004e3c <scalbn+0x4c>
 8004e6e:	1872      	adds	r2, r6, r1
 8004e70:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004e74:	428a      	cmp	r2, r1
 8004e76:	dcec      	bgt.n	8004e52 <scalbn+0x62>
 8004e78:	2a00      	cmp	r2, #0
 8004e7a:	dd08      	ble.n	8004e8e <scalbn+0x9e>
 8004e7c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004e80:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004e84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004e88:	ec45 4b10 	vmov	d0, r4, r5
 8004e8c:	bd70      	pop	{r4, r5, r6, pc}
 8004e8e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004e92:	da08      	bge.n	8004ea6 <scalbn+0xb6>
 8004e94:	2d00      	cmp	r5, #0
 8004e96:	a10a      	add	r1, pc, #40	; (adr r1, 8004ec0 <scalbn+0xd0>)
 8004e98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e9c:	dac0      	bge.n	8004e20 <scalbn+0x30>
 8004e9e:	a10e      	add	r1, pc, #56	; (adr r1, 8004ed8 <scalbn+0xe8>)
 8004ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ea4:	e7bc      	b.n	8004e20 <scalbn+0x30>
 8004ea6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004eaa:	3236      	adds	r2, #54	; 0x36
 8004eac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004eb0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	4b0c      	ldr	r3, [pc, #48]	; (8004ee8 <scalbn+0xf8>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	e7d5      	b.n	8004e68 <scalbn+0x78>
 8004ebc:	f3af 8000 	nop.w
 8004ec0:	c2f8f359 	.word	0xc2f8f359
 8004ec4:	01a56e1f 	.word	0x01a56e1f
 8004ec8:	8800759c 	.word	0x8800759c
 8004ecc:	7e37e43c 	.word	0x7e37e43c
 8004ed0:	8800759c 	.word	0x8800759c
 8004ed4:	fe37e43c 	.word	0xfe37e43c
 8004ed8:	c2f8f359 	.word	0xc2f8f359
 8004edc:	81a56e1f 	.word	0x81a56e1f
 8004ee0:	43500000 	.word	0x43500000
 8004ee4:	ffff3cb0 	.word	0xffff3cb0
 8004ee8:	3c900000 	.word	0x3c900000

08004eec <_init>:
 8004eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eee:	bf00      	nop
 8004ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ef2:	bc08      	pop	{r3}
 8004ef4:	469e      	mov	lr, r3
 8004ef6:	4770      	bx	lr

08004ef8 <_fini>:
 8004ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efa:	bf00      	nop
 8004efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004efe:	bc08      	pop	{r3}
 8004f00:	469e      	mov	lr, r3
 8004f02:	4770      	bx	lr
