{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656571422216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656571422216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 03:43:42 2022 " "Processing started: Thu Jun 30 03:43:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656571422216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571422216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571422216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656571423096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656571423096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff16.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF16 " "Found entity 1: EFF16" {  } { { "modules/EFF16.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/EFF16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/elatch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/elatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 elatch16 " "Found entity 1: elatch16" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_k.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k " "Found entity 1: mux_k" {  } { { "modules/mux_k.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/mux_k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443749 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux modules/mux.v " "Entity \"mux\" obtained from \"modules/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/mux.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656571443755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "modules/mux.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/latch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch16 " "Found entity 1: latch16" {  } { { "modules/latch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(23) " "Verilog HDL information at alu.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656571443771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF32 " "Found entity 1: EFF32" {  } { { "modules/EFF32.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/EFF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR.v(90) " "Verilog HDL information at MIR.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656571443791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443809 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656571443817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.v 1 1 " "Found 1 design units, including 1 entities, in source file program.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "PROGRAM.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PROGRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571443828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571443828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656571444125 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "EFF24 InstReg " "Block or symbol \"EFF24\" of instance \"InstReg\" overlaps another block or symbol" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "InstReg" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1656571444132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "EV22G5.bdf" "pll" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571444157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500000 " "Parameter \"clk2_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 750000 " "Parameter \"clk3_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571445319 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656571445319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571445583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elatch16 elatch16:LATCHB " "Elaborating entity \"elatch16\" for hierarchy \"elatch16:LATCHB\"" {  } { { "EV22G5.bdf" "LATCHB" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 408 776 936 488 "LATCHB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445622 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q elatch.v(6) " "Verilog HDL Always Construct warning at elatch.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] elatch.v(6) " "Inferred latch for \"Q\[0\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] elatch.v(6) " "Inferred latch for \"Q\[1\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] elatch.v(6) " "Inferred latch for \"Q\[2\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] elatch.v(6) " "Inferred latch for \"Q\[3\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] elatch.v(6) " "Inferred latch for \"Q\[4\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] elatch.v(6) " "Inferred latch for \"Q\[5\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] elatch.v(6) " "Inferred latch for \"Q\[6\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445651 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] elatch.v(6) " "Inferred latch for \"Q\[7\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] elatch.v(6) " "Inferred latch for \"Q\[8\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] elatch.v(6) " "Inferred latch for \"Q\[9\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] elatch.v(6) " "Inferred latch for \"Q\[10\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] elatch.v(6) " "Inferred latch for \"Q\[11\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] elatch.v(6) " "Inferred latch for \"Q\[12\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] elatch.v(6) " "Inferred latch for \"Q\[13\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] elatch.v(6) " "Inferred latch for \"Q\[14\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445652 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] elatch.v(6) " "Inferred latch for \"Q\[15\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445653 "|EV22G5|elatch16:LATCHA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCtest UCtest:uctest " "Elaborating entity \"UCtest\" for hierarchy \"UCtest:uctest\"" {  } { { "EV22G5.bdf" "uctest" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -40 -104 24 40 "uctest" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:inst8 " "Elaborating entity \"RB\" for hierarchy \"RB:inst8\"" {  } { { "EV22G5.bdf" "inst8" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 400 176 408 672 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445684 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Register RB.v(44) " "Verilog HDL warning at RB.v(44): initial value for variable Register should be constant" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1656571445688 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "busC RB.v(57) " "Verilog HDL Always Construct warning at RB.v(57): variable \"busC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571445688 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataC RB.v(64) " "Verilog HDL Always Construct warning at RB.v(64): variable \"dataC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571445689 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "busC RB.v(64) " "Verilog HDL Always Construct warning at RB.v(64): variable \"busC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571445689 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regRead RB.v(79) " "Verilog HDL Always Construct warning at RB.v(79): variable \"regRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571445700 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "workRegRead RB.v(79) " "Verilog HDL Always Construct warning at RB.v(79): variable \"workRegRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571445700 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RB.v(83) " "Verilog HDL or VHDL warning at the RB.v(83): index expression is not wide enough to address all of the elements in the array" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 83 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1656571445701 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B RB.v(77) " "Verilog HDL Always Construct warning at RB.v(77): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656571445703 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A RB.v(77) " "Verilog HDL Always Construct warning at RB.v(77): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656571445703 "|EV22G5|RB:inst8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WRdata RB.v(29) " "Output port \"WRdata\" at RB.v(29) has no driver" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656571445713 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] RB.v(77) " "Inferred latch for \"A\[0\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445729 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] RB.v(77) " "Inferred latch for \"A\[1\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445730 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] RB.v(77) " "Inferred latch for \"A\[2\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445730 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] RB.v(77) " "Inferred latch for \"A\[3\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445730 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] RB.v(77) " "Inferred latch for \"A\[4\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445730 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] RB.v(77) " "Inferred latch for \"A\[5\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445730 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] RB.v(77) " "Inferred latch for \"A\[6\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445731 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] RB.v(77) " "Inferred latch for \"A\[7\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445731 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] RB.v(77) " "Inferred latch for \"A\[8\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445731 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] RB.v(77) " "Inferred latch for \"A\[9\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445731 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] RB.v(77) " "Inferred latch for \"A\[10\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445731 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] RB.v(77) " "Inferred latch for \"A\[11\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445732 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] RB.v(77) " "Inferred latch for \"A\[12\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445732 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] RB.v(77) " "Inferred latch for \"A\[13\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445732 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] RB.v(77) " "Inferred latch for \"A\[14\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445733 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] RB.v(77) " "Inferred latch for \"A\[15\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445733 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] RB.v(77) " "Inferred latch for \"B\[0\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445733 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] RB.v(77) " "Inferred latch for \"B\[1\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445734 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] RB.v(77) " "Inferred latch for \"B\[2\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445734 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] RB.v(77) " "Inferred latch for \"B\[3\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445734 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] RB.v(77) " "Inferred latch for \"B\[4\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445734 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] RB.v(77) " "Inferred latch for \"B\[5\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445735 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] RB.v(77) " "Inferred latch for \"B\[6\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445735 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] RB.v(77) " "Inferred latch for \"B\[7\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445736 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] RB.v(77) " "Inferred latch for \"B\[8\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445736 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] RB.v(77) " "Inferred latch for \"B\[9\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445736 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] RB.v(77) " "Inferred latch for \"B\[10\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445736 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] RB.v(77) " "Inferred latch for \"B\[11\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445737 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] RB.v(77) " "Inferred latch for \"B\[12\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445737 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] RB.v(77) " "Inferred latch for \"B\[13\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445737 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] RB.v(77) " "Inferred latch for \"B\[14\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445738 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] RB.v(77) " "Inferred latch for \"B\[15\]\" at RB.v(77)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445738 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[0\] RB.v(55) " "Inferred latch for \"Register\[35\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445738 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[1\] RB.v(55) " "Inferred latch for \"Register\[35\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445738 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[2\] RB.v(55) " "Inferred latch for \"Register\[35\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445739 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[3\] RB.v(55) " "Inferred latch for \"Register\[35\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445740 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[4\] RB.v(55) " "Inferred latch for \"Register\[35\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445740 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[5\] RB.v(55) " "Inferred latch for \"Register\[35\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445741 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[6\] RB.v(55) " "Inferred latch for \"Register\[35\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445741 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[7\] RB.v(55) " "Inferred latch for \"Register\[35\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445741 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[8\] RB.v(55) " "Inferred latch for \"Register\[35\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445741 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[9\] RB.v(55) " "Inferred latch for \"Register\[35\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445741 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[10\] RB.v(55) " "Inferred latch for \"Register\[35\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445742 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[11\] RB.v(55) " "Inferred latch for \"Register\[35\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445742 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[12\] RB.v(55) " "Inferred latch for \"Register\[35\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445742 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[13\] RB.v(55) " "Inferred latch for \"Register\[35\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445743 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[14\] RB.v(55) " "Inferred latch for \"Register\[35\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445743 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[35\]\[15\] RB.v(55) " "Inferred latch for \"Register\[35\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445743 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[0\] RB.v(55) " "Inferred latch for \"Register\[34\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445743 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[1\] RB.v(55) " "Inferred latch for \"Register\[34\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445744 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[2\] RB.v(55) " "Inferred latch for \"Register\[34\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445744 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[3\] RB.v(55) " "Inferred latch for \"Register\[34\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445744 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[4\] RB.v(55) " "Inferred latch for \"Register\[34\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445744 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[5\] RB.v(55) " "Inferred latch for \"Register\[34\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445745 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[6\] RB.v(55) " "Inferred latch for \"Register\[34\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445745 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[7\] RB.v(55) " "Inferred latch for \"Register\[34\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445745 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[8\] RB.v(55) " "Inferred latch for \"Register\[34\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445746 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[9\] RB.v(55) " "Inferred latch for \"Register\[34\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445746 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[10\] RB.v(55) " "Inferred latch for \"Register\[34\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445746 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[11\] RB.v(55) " "Inferred latch for \"Register\[34\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445747 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[12\] RB.v(55) " "Inferred latch for \"Register\[34\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445747 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[13\] RB.v(55) " "Inferred latch for \"Register\[34\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445747 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[14\] RB.v(55) " "Inferred latch for \"Register\[34\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445748 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[34\]\[15\] RB.v(55) " "Inferred latch for \"Register\[34\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445748 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[0\] RB.v(55) " "Inferred latch for \"Register\[33\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445748 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[1\] RB.v(55) " "Inferred latch for \"Register\[33\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445748 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[2\] RB.v(55) " "Inferred latch for \"Register\[33\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445749 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[3\] RB.v(55) " "Inferred latch for \"Register\[33\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445749 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[4\] RB.v(55) " "Inferred latch for \"Register\[33\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445749 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[5\] RB.v(55) " "Inferred latch for \"Register\[33\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445749 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[6\] RB.v(55) " "Inferred latch for \"Register\[33\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445750 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[7\] RB.v(55) " "Inferred latch for \"Register\[33\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445750 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[8\] RB.v(55) " "Inferred latch for \"Register\[33\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445750 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[9\] RB.v(55) " "Inferred latch for \"Register\[33\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445751 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[10\] RB.v(55) " "Inferred latch for \"Register\[33\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445751 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[11\] RB.v(55) " "Inferred latch for \"Register\[33\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445751 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[12\] RB.v(55) " "Inferred latch for \"Register\[33\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445751 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[13\] RB.v(55) " "Inferred latch for \"Register\[33\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445751 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[14\] RB.v(55) " "Inferred latch for \"Register\[33\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445752 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[33\]\[15\] RB.v(55) " "Inferred latch for \"Register\[33\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445752 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[0\] RB.v(55) " "Inferred latch for \"Register\[32\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445752 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[1\] RB.v(55) " "Inferred latch for \"Register\[32\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445752 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[2\] RB.v(55) " "Inferred latch for \"Register\[32\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445752 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[3\] RB.v(55) " "Inferred latch for \"Register\[32\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445753 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[4\] RB.v(55) " "Inferred latch for \"Register\[32\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445753 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[5\] RB.v(55) " "Inferred latch for \"Register\[32\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445753 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[6\] RB.v(55) " "Inferred latch for \"Register\[32\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445753 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[7\] RB.v(55) " "Inferred latch for \"Register\[32\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445754 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[8\] RB.v(55) " "Inferred latch for \"Register\[32\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445754 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[9\] RB.v(55) " "Inferred latch for \"Register\[32\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445755 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[10\] RB.v(55) " "Inferred latch for \"Register\[32\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445755 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[11\] RB.v(55) " "Inferred latch for \"Register\[32\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445756 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[12\] RB.v(55) " "Inferred latch for \"Register\[32\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445756 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[13\] RB.v(55) " "Inferred latch for \"Register\[32\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445757 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[14\] RB.v(55) " "Inferred latch for \"Register\[32\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445757 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[32\]\[15\] RB.v(55) " "Inferred latch for \"Register\[32\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445758 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[0\] RB.v(55) " "Inferred latch for \"Register\[31\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445758 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[1\] RB.v(55) " "Inferred latch for \"Register\[31\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445759 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[2\] RB.v(55) " "Inferred latch for \"Register\[31\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445759 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[3\] RB.v(55) " "Inferred latch for \"Register\[31\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445759 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[4\] RB.v(55) " "Inferred latch for \"Register\[31\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445760 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[5\] RB.v(55) " "Inferred latch for \"Register\[31\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445760 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[6\] RB.v(55) " "Inferred latch for \"Register\[31\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445760 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[7\] RB.v(55) " "Inferred latch for \"Register\[31\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445760 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[8\] RB.v(55) " "Inferred latch for \"Register\[31\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445761 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[9\] RB.v(55) " "Inferred latch for \"Register\[31\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445761 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[10\] RB.v(55) " "Inferred latch for \"Register\[31\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445761 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[11\] RB.v(55) " "Inferred latch for \"Register\[31\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445761 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[12\] RB.v(55) " "Inferred latch for \"Register\[31\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445762 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[13\] RB.v(55) " "Inferred latch for \"Register\[31\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445762 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[14\] RB.v(55) " "Inferred latch for \"Register\[31\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445762 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[31\]\[15\] RB.v(55) " "Inferred latch for \"Register\[31\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445763 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[0\] RB.v(55) " "Inferred latch for \"Register\[30\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445763 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[1\] RB.v(55) " "Inferred latch for \"Register\[30\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445763 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[2\] RB.v(55) " "Inferred latch for \"Register\[30\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445763 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[3\] RB.v(55) " "Inferred latch for \"Register\[30\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445764 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[4\] RB.v(55) " "Inferred latch for \"Register\[30\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445764 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[5\] RB.v(55) " "Inferred latch for \"Register\[30\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445764 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[6\] RB.v(55) " "Inferred latch for \"Register\[30\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445764 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[7\] RB.v(55) " "Inferred latch for \"Register\[30\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445764 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[8\] RB.v(55) " "Inferred latch for \"Register\[30\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445765 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[9\] RB.v(55) " "Inferred latch for \"Register\[30\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445765 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[10\] RB.v(55) " "Inferred latch for \"Register\[30\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445765 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[11\] RB.v(55) " "Inferred latch for \"Register\[30\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445766 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[12\] RB.v(55) " "Inferred latch for \"Register\[30\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445766 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[13\] RB.v(55) " "Inferred latch for \"Register\[30\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445766 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[14\] RB.v(55) " "Inferred latch for \"Register\[30\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445766 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[30\]\[15\] RB.v(55) " "Inferred latch for \"Register\[30\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445766 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[0\] RB.v(55) " "Inferred latch for \"Register\[29\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445767 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[1\] RB.v(55) " "Inferred latch for \"Register\[29\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445767 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[2\] RB.v(55) " "Inferred latch for \"Register\[29\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445767 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[3\] RB.v(55) " "Inferred latch for \"Register\[29\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445767 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[4\] RB.v(55) " "Inferred latch for \"Register\[29\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445767 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[5\] RB.v(55) " "Inferred latch for \"Register\[29\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445768 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[6\] RB.v(55) " "Inferred latch for \"Register\[29\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445768 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[7\] RB.v(55) " "Inferred latch for \"Register\[29\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445768 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[8\] RB.v(55) " "Inferred latch for \"Register\[29\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445768 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[9\] RB.v(55) " "Inferred latch for \"Register\[29\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445769 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[10\] RB.v(55) " "Inferred latch for \"Register\[29\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445769 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[11\] RB.v(55) " "Inferred latch for \"Register\[29\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445769 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[12\] RB.v(55) " "Inferred latch for \"Register\[29\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445770 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[13\] RB.v(55) " "Inferred latch for \"Register\[29\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445770 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[14\] RB.v(55) " "Inferred latch for \"Register\[29\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445770 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[29\]\[15\] RB.v(55) " "Inferred latch for \"Register\[29\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445770 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[0\] RB.v(55) " "Inferred latch for \"Register\[28\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445771 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[1\] RB.v(55) " "Inferred latch for \"Register\[28\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445771 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[2\] RB.v(55) " "Inferred latch for \"Register\[28\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445771 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[3\] RB.v(55) " "Inferred latch for \"Register\[28\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445772 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[4\] RB.v(55) " "Inferred latch for \"Register\[28\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445772 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[5\] RB.v(55) " "Inferred latch for \"Register\[28\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445773 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[6\] RB.v(55) " "Inferred latch for \"Register\[28\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445774 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[7\] RB.v(55) " "Inferred latch for \"Register\[28\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445775 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[8\] RB.v(55) " "Inferred latch for \"Register\[28\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445775 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[9\] RB.v(55) " "Inferred latch for \"Register\[28\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445776 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[10\] RB.v(55) " "Inferred latch for \"Register\[28\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445776 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[11\] RB.v(55) " "Inferred latch for \"Register\[28\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445776 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[12\] RB.v(55) " "Inferred latch for \"Register\[28\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445777 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[13\] RB.v(55) " "Inferred latch for \"Register\[28\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445777 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[14\] RB.v(55) " "Inferred latch for \"Register\[28\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445777 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[28\]\[15\] RB.v(55) " "Inferred latch for \"Register\[28\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445777 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[0\] RB.v(55) " "Inferred latch for \"Register\[27\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445778 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[1\] RB.v(55) " "Inferred latch for \"Register\[27\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445778 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[2\] RB.v(55) " "Inferred latch for \"Register\[27\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445778 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[3\] RB.v(55) " "Inferred latch for \"Register\[27\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445778 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[4\] RB.v(55) " "Inferred latch for \"Register\[27\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445779 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[5\] RB.v(55) " "Inferred latch for \"Register\[27\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445779 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[6\] RB.v(55) " "Inferred latch for \"Register\[27\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445779 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[7\] RB.v(55) " "Inferred latch for \"Register\[27\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445779 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[8\] RB.v(55) " "Inferred latch for \"Register\[27\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445780 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[9\] RB.v(55) " "Inferred latch for \"Register\[27\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445780 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[10\] RB.v(55) " "Inferred latch for \"Register\[27\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445780 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[11\] RB.v(55) " "Inferred latch for \"Register\[27\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445780 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[12\] RB.v(55) " "Inferred latch for \"Register\[27\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445781 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[13\] RB.v(55) " "Inferred latch for \"Register\[27\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445781 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[14\] RB.v(55) " "Inferred latch for \"Register\[27\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445781 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[27\]\[15\] RB.v(55) " "Inferred latch for \"Register\[27\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445781 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[0\] RB.v(55) " "Inferred latch for \"Register\[26\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445782 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[1\] RB.v(55) " "Inferred latch for \"Register\[26\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445782 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[2\] RB.v(55) " "Inferred latch for \"Register\[26\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445782 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[3\] RB.v(55) " "Inferred latch for \"Register\[26\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445782 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[4\] RB.v(55) " "Inferred latch for \"Register\[26\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445782 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[5\] RB.v(55) " "Inferred latch for \"Register\[26\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445783 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[6\] RB.v(55) " "Inferred latch for \"Register\[26\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445783 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[7\] RB.v(55) " "Inferred latch for \"Register\[26\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445783 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[8\] RB.v(55) " "Inferred latch for \"Register\[26\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445784 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[9\] RB.v(55) " "Inferred latch for \"Register\[26\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445784 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[10\] RB.v(55) " "Inferred latch for \"Register\[26\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445784 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[11\] RB.v(55) " "Inferred latch for \"Register\[26\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445785 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[12\] RB.v(55) " "Inferred latch for \"Register\[26\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445785 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[13\] RB.v(55) " "Inferred latch for \"Register\[26\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445786 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[14\] RB.v(55) " "Inferred latch for \"Register\[26\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445786 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[26\]\[15\] RB.v(55) " "Inferred latch for \"Register\[26\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445787 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[0\] RB.v(55) " "Inferred latch for \"Register\[25\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445787 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[1\] RB.v(55) " "Inferred latch for \"Register\[25\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445787 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[2\] RB.v(55) " "Inferred latch for \"Register\[25\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445787 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[3\] RB.v(55) " "Inferred latch for \"Register\[25\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445788 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[4\] RB.v(55) " "Inferred latch for \"Register\[25\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445788 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[5\] RB.v(55) " "Inferred latch for \"Register\[25\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445788 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[6\] RB.v(55) " "Inferred latch for \"Register\[25\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445788 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[7\] RB.v(55) " "Inferred latch for \"Register\[25\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445788 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[8\] RB.v(55) " "Inferred latch for \"Register\[25\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445789 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[9\] RB.v(55) " "Inferred latch for \"Register\[25\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445789 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[10\] RB.v(55) " "Inferred latch for \"Register\[25\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445789 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[11\] RB.v(55) " "Inferred latch for \"Register\[25\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445789 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[12\] RB.v(55) " "Inferred latch for \"Register\[25\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445790 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[13\] RB.v(55) " "Inferred latch for \"Register\[25\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445790 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[14\] RB.v(55) " "Inferred latch for \"Register\[25\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445790 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[25\]\[15\] RB.v(55) " "Inferred latch for \"Register\[25\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445791 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[0\] RB.v(55) " "Inferred latch for \"Register\[24\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445791 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[1\] RB.v(55) " "Inferred latch for \"Register\[24\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445791 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[2\] RB.v(55) " "Inferred latch for \"Register\[24\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445791 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[3\] RB.v(55) " "Inferred latch for \"Register\[24\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445792 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[4\] RB.v(55) " "Inferred latch for \"Register\[24\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445792 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[5\] RB.v(55) " "Inferred latch for \"Register\[24\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445792 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[6\] RB.v(55) " "Inferred latch for \"Register\[24\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445793 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[7\] RB.v(55) " "Inferred latch for \"Register\[24\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445793 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[8\] RB.v(55) " "Inferred latch for \"Register\[24\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445793 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[9\] RB.v(55) " "Inferred latch for \"Register\[24\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445793 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[10\] RB.v(55) " "Inferred latch for \"Register\[24\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445794 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[11\] RB.v(55) " "Inferred latch for \"Register\[24\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445794 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[12\] RB.v(55) " "Inferred latch for \"Register\[24\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445794 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[13\] RB.v(55) " "Inferred latch for \"Register\[24\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445795 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[14\] RB.v(55) " "Inferred latch for \"Register\[24\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445795 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[24\]\[15\] RB.v(55) " "Inferred latch for \"Register\[24\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445795 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[0\] RB.v(55) " "Inferred latch for \"Register\[23\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445796 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[1\] RB.v(55) " "Inferred latch for \"Register\[23\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445796 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[2\] RB.v(55) " "Inferred latch for \"Register\[23\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445796 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[3\] RB.v(55) " "Inferred latch for \"Register\[23\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445797 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[4\] RB.v(55) " "Inferred latch for \"Register\[23\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445797 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[5\] RB.v(55) " "Inferred latch for \"Register\[23\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445797 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[6\] RB.v(55) " "Inferred latch for \"Register\[23\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445797 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[7\] RB.v(55) " "Inferred latch for \"Register\[23\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445798 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[8\] RB.v(55) " "Inferred latch for \"Register\[23\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445798 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[9\] RB.v(55) " "Inferred latch for \"Register\[23\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445798 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[10\] RB.v(55) " "Inferred latch for \"Register\[23\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445798 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[11\] RB.v(55) " "Inferred latch for \"Register\[23\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445799 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[12\] RB.v(55) " "Inferred latch for \"Register\[23\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445799 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[13\] RB.v(55) " "Inferred latch for \"Register\[23\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445799 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[14\] RB.v(55) " "Inferred latch for \"Register\[23\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445799 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[23\]\[15\] RB.v(55) " "Inferred latch for \"Register\[23\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445800 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[0\] RB.v(55) " "Inferred latch for \"Register\[22\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445800 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[1\] RB.v(55) " "Inferred latch for \"Register\[22\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445801 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[2\] RB.v(55) " "Inferred latch for \"Register\[22\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445801 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[3\] RB.v(55) " "Inferred latch for \"Register\[22\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445801 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[4\] RB.v(55) " "Inferred latch for \"Register\[22\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445801 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[5\] RB.v(55) " "Inferred latch for \"Register\[22\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445802 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[6\] RB.v(55) " "Inferred latch for \"Register\[22\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445802 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[7\] RB.v(55) " "Inferred latch for \"Register\[22\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445802 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[8\] RB.v(55) " "Inferred latch for \"Register\[22\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445802 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[9\] RB.v(55) " "Inferred latch for \"Register\[22\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445803 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[10\] RB.v(55) " "Inferred latch for \"Register\[22\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445803 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[11\] RB.v(55) " "Inferred latch for \"Register\[22\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445803 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[12\] RB.v(55) " "Inferred latch for \"Register\[22\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445804 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[13\] RB.v(55) " "Inferred latch for \"Register\[22\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445804 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[14\] RB.v(55) " "Inferred latch for \"Register\[22\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445805 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[22\]\[15\] RB.v(55) " "Inferred latch for \"Register\[22\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445805 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[0\] RB.v(55) " "Inferred latch for \"Register\[21\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445806 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[1\] RB.v(55) " "Inferred latch for \"Register\[21\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445806 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[2\] RB.v(55) " "Inferred latch for \"Register\[21\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445807 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[3\] RB.v(55) " "Inferred latch for \"Register\[21\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445807 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[4\] RB.v(55) " "Inferred latch for \"Register\[21\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445807 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[5\] RB.v(55) " "Inferred latch for \"Register\[21\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445808 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[6\] RB.v(55) " "Inferred latch for \"Register\[21\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445808 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[7\] RB.v(55) " "Inferred latch for \"Register\[21\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445808 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[8\] RB.v(55) " "Inferred latch for \"Register\[21\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445809 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[9\] RB.v(55) " "Inferred latch for \"Register\[21\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445809 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[10\] RB.v(55) " "Inferred latch for \"Register\[21\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445809 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[11\] RB.v(55) " "Inferred latch for \"Register\[21\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[12\] RB.v(55) " "Inferred latch for \"Register\[21\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[13\] RB.v(55) " "Inferred latch for \"Register\[21\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[14\] RB.v(55) " "Inferred latch for \"Register\[21\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[21\]\[15\] RB.v(55) " "Inferred latch for \"Register\[21\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[0\] RB.v(55) " "Inferred latch for \"Register\[20\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[1\] RB.v(55) " "Inferred latch for \"Register\[20\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445810 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[2\] RB.v(55) " "Inferred latch for \"Register\[20\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445811 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[3\] RB.v(55) " "Inferred latch for \"Register\[20\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445811 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[4\] RB.v(55) " "Inferred latch for \"Register\[20\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445811 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[5\] RB.v(55) " "Inferred latch for \"Register\[20\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445811 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[6\] RB.v(55) " "Inferred latch for \"Register\[20\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445811 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[7\] RB.v(55) " "Inferred latch for \"Register\[20\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445812 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[8\] RB.v(55) " "Inferred latch for \"Register\[20\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445812 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[9\] RB.v(55) " "Inferred latch for \"Register\[20\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445812 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[10\] RB.v(55) " "Inferred latch for \"Register\[20\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445812 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[11\] RB.v(55) " "Inferred latch for \"Register\[20\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445812 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[12\] RB.v(55) " "Inferred latch for \"Register\[20\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[13\] RB.v(55) " "Inferred latch for \"Register\[20\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[14\] RB.v(55) " "Inferred latch for \"Register\[20\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[20\]\[15\] RB.v(55) " "Inferred latch for \"Register\[20\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[0\] RB.v(55) " "Inferred latch for \"Register\[19\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[1\] RB.v(55) " "Inferred latch for \"Register\[19\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445813 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[2\] RB.v(55) " "Inferred latch for \"Register\[19\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445814 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[3\] RB.v(55) " "Inferred latch for \"Register\[19\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445814 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[4\] RB.v(55) " "Inferred latch for \"Register\[19\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445814 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[5\] RB.v(55) " "Inferred latch for \"Register\[19\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445814 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[6\] RB.v(55) " "Inferred latch for \"Register\[19\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[7\] RB.v(55) " "Inferred latch for \"Register\[19\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[8\] RB.v(55) " "Inferred latch for \"Register\[19\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[9\] RB.v(55) " "Inferred latch for \"Register\[19\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[10\] RB.v(55) " "Inferred latch for \"Register\[19\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[11\] RB.v(55) " "Inferred latch for \"Register\[19\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445815 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[12\] RB.v(55) " "Inferred latch for \"Register\[19\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445816 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[13\] RB.v(55) " "Inferred latch for \"Register\[19\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445816 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[14\] RB.v(55) " "Inferred latch for \"Register\[19\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445816 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[19\]\[15\] RB.v(55) " "Inferred latch for \"Register\[19\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445816 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[0\] RB.v(55) " "Inferred latch for \"Register\[18\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[1\] RB.v(55) " "Inferred latch for \"Register\[18\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[2\] RB.v(55) " "Inferred latch for \"Register\[18\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[3\] RB.v(55) " "Inferred latch for \"Register\[18\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[4\] RB.v(55) " "Inferred latch for \"Register\[18\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[5\] RB.v(55) " "Inferred latch for \"Register\[18\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[6\] RB.v(55) " "Inferred latch for \"Register\[18\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[7\] RB.v(55) " "Inferred latch for \"Register\[18\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[8\] RB.v(55) " "Inferred latch for \"Register\[18\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445817 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[9\] RB.v(55) " "Inferred latch for \"Register\[18\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[10\] RB.v(55) " "Inferred latch for \"Register\[18\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[11\] RB.v(55) " "Inferred latch for \"Register\[18\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[12\] RB.v(55) " "Inferred latch for \"Register\[18\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[13\] RB.v(55) " "Inferred latch for \"Register\[18\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[14\] RB.v(55) " "Inferred latch for \"Register\[18\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[18\]\[15\] RB.v(55) " "Inferred latch for \"Register\[18\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445818 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[0\] RB.v(55) " "Inferred latch for \"Register\[17\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[1\] RB.v(55) " "Inferred latch for \"Register\[17\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[2\] RB.v(55) " "Inferred latch for \"Register\[17\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[3\] RB.v(55) " "Inferred latch for \"Register\[17\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[4\] RB.v(55) " "Inferred latch for \"Register\[17\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[5\] RB.v(55) " "Inferred latch for \"Register\[17\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445819 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[6\] RB.v(55) " "Inferred latch for \"Register\[17\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[7\] RB.v(55) " "Inferred latch for \"Register\[17\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[8\] RB.v(55) " "Inferred latch for \"Register\[17\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[9\] RB.v(55) " "Inferred latch for \"Register\[17\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[10\] RB.v(55) " "Inferred latch for \"Register\[17\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[11\] RB.v(55) " "Inferred latch for \"Register\[17\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[12\] RB.v(55) " "Inferred latch for \"Register\[17\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[13\] RB.v(55) " "Inferred latch for \"Register\[17\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445820 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[14\] RB.v(55) " "Inferred latch for \"Register\[17\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[17\]\[15\] RB.v(55) " "Inferred latch for \"Register\[17\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[0\] RB.v(55) " "Inferred latch for \"Register\[16\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[1\] RB.v(55) " "Inferred latch for \"Register\[16\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[2\] RB.v(55) " "Inferred latch for \"Register\[16\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[3\] RB.v(55) " "Inferred latch for \"Register\[16\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[4\] RB.v(55) " "Inferred latch for \"Register\[16\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445821 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[5\] RB.v(55) " "Inferred latch for \"Register\[16\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[6\] RB.v(55) " "Inferred latch for \"Register\[16\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[7\] RB.v(55) " "Inferred latch for \"Register\[16\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[8\] RB.v(55) " "Inferred latch for \"Register\[16\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[9\] RB.v(55) " "Inferred latch for \"Register\[16\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[10\] RB.v(55) " "Inferred latch for \"Register\[16\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[11\] RB.v(55) " "Inferred latch for \"Register\[16\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[12\] RB.v(55) " "Inferred latch for \"Register\[16\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[13\] RB.v(55) " "Inferred latch for \"Register\[16\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445822 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[14\] RB.v(55) " "Inferred latch for \"Register\[16\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[16\]\[15\] RB.v(55) " "Inferred latch for \"Register\[16\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[0\] RB.v(55) " "Inferred latch for \"Register\[15\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[1\] RB.v(55) " "Inferred latch for \"Register\[15\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[2\] RB.v(55) " "Inferred latch for \"Register\[15\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[3\] RB.v(55) " "Inferred latch for \"Register\[15\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[4\] RB.v(55) " "Inferred latch for \"Register\[15\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[5\] RB.v(55) " "Inferred latch for \"Register\[15\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[6\] RB.v(55) " "Inferred latch for \"Register\[15\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[7\] RB.v(55) " "Inferred latch for \"Register\[15\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[8\] RB.v(55) " "Inferred latch for \"Register\[15\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[9\] RB.v(55) " "Inferred latch for \"Register\[15\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445823 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[10\] RB.v(55) " "Inferred latch for \"Register\[15\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[11\] RB.v(55) " "Inferred latch for \"Register\[15\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[12\] RB.v(55) " "Inferred latch for \"Register\[15\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[13\] RB.v(55) " "Inferred latch for \"Register\[15\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[14\] RB.v(55) " "Inferred latch for \"Register\[15\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[15\]\[15\] RB.v(55) " "Inferred latch for \"Register\[15\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[0\] RB.v(55) " "Inferred latch for \"Register\[14\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[1\] RB.v(55) " "Inferred latch for \"Register\[14\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[2\] RB.v(55) " "Inferred latch for \"Register\[14\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[3\] RB.v(55) " "Inferred latch for \"Register\[14\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[4\] RB.v(55) " "Inferred latch for \"Register\[14\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445824 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[5\] RB.v(55) " "Inferred latch for \"Register\[14\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[6\] RB.v(55) " "Inferred latch for \"Register\[14\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[7\] RB.v(55) " "Inferred latch for \"Register\[14\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[8\] RB.v(55) " "Inferred latch for \"Register\[14\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[9\] RB.v(55) " "Inferred latch for \"Register\[14\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[10\] RB.v(55) " "Inferred latch for \"Register\[14\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[11\] RB.v(55) " "Inferred latch for \"Register\[14\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[12\] RB.v(55) " "Inferred latch for \"Register\[14\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[13\] RB.v(55) " "Inferred latch for \"Register\[14\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445825 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[14\] RB.v(55) " "Inferred latch for \"Register\[14\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[14\]\[15\] RB.v(55) " "Inferred latch for \"Register\[14\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[0\] RB.v(55) " "Inferred latch for \"Register\[13\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[1\] RB.v(55) " "Inferred latch for \"Register\[13\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[2\] RB.v(55) " "Inferred latch for \"Register\[13\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[3\] RB.v(55) " "Inferred latch for \"Register\[13\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[4\] RB.v(55) " "Inferred latch for \"Register\[13\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[5\] RB.v(55) " "Inferred latch for \"Register\[13\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[6\] RB.v(55) " "Inferred latch for \"Register\[13\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[7\] RB.v(55) " "Inferred latch for \"Register\[13\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[8\] RB.v(55) " "Inferred latch for \"Register\[13\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445826 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[9\] RB.v(55) " "Inferred latch for \"Register\[13\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[10\] RB.v(55) " "Inferred latch for \"Register\[13\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[11\] RB.v(55) " "Inferred latch for \"Register\[13\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[12\] RB.v(55) " "Inferred latch for \"Register\[13\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[13\] RB.v(55) " "Inferred latch for \"Register\[13\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[14\] RB.v(55) " "Inferred latch for \"Register\[13\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[13\]\[15\] RB.v(55) " "Inferred latch for \"Register\[13\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[0\] RB.v(55) " "Inferred latch for \"Register\[12\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[1\] RB.v(55) " "Inferred latch for \"Register\[12\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[2\] RB.v(55) " "Inferred latch for \"Register\[12\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[3\] RB.v(55) " "Inferred latch for \"Register\[12\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[4\] RB.v(55) " "Inferred latch for \"Register\[12\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445827 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[5\] RB.v(55) " "Inferred latch for \"Register\[12\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[6\] RB.v(55) " "Inferred latch for \"Register\[12\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[7\] RB.v(55) " "Inferred latch for \"Register\[12\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[8\] RB.v(55) " "Inferred latch for \"Register\[12\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[9\] RB.v(55) " "Inferred latch for \"Register\[12\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[10\] RB.v(55) " "Inferred latch for \"Register\[12\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[11\] RB.v(55) " "Inferred latch for \"Register\[12\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[12\] RB.v(55) " "Inferred latch for \"Register\[12\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[13\] RB.v(55) " "Inferred latch for \"Register\[12\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[14\] RB.v(55) " "Inferred latch for \"Register\[12\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[12\]\[15\] RB.v(55) " "Inferred latch for \"Register\[12\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[0\] RB.v(55) " "Inferred latch for \"Register\[11\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445828 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[1\] RB.v(55) " "Inferred latch for \"Register\[11\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[2\] RB.v(55) " "Inferred latch for \"Register\[11\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[3\] RB.v(55) " "Inferred latch for \"Register\[11\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[4\] RB.v(55) " "Inferred latch for \"Register\[11\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[5\] RB.v(55) " "Inferred latch for \"Register\[11\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[6\] RB.v(55) " "Inferred latch for \"Register\[11\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[7\] RB.v(55) " "Inferred latch for \"Register\[11\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[8\] RB.v(55) " "Inferred latch for \"Register\[11\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[9\] RB.v(55) " "Inferred latch for \"Register\[11\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[10\] RB.v(55) " "Inferred latch for \"Register\[11\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[11\] RB.v(55) " "Inferred latch for \"Register\[11\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[12\] RB.v(55) " "Inferred latch for \"Register\[11\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445829 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[13\] RB.v(55) " "Inferred latch for \"Register\[11\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[14\] RB.v(55) " "Inferred latch for \"Register\[11\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[11\]\[15\] RB.v(55) " "Inferred latch for \"Register\[11\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[0\] RB.v(55) " "Inferred latch for \"Register\[10\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[1\] RB.v(55) " "Inferred latch for \"Register\[10\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[2\] RB.v(55) " "Inferred latch for \"Register\[10\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[3\] RB.v(55) " "Inferred latch for \"Register\[10\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[4\] RB.v(55) " "Inferred latch for \"Register\[10\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[5\] RB.v(55) " "Inferred latch for \"Register\[10\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[6\] RB.v(55) " "Inferred latch for \"Register\[10\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[7\] RB.v(55) " "Inferred latch for \"Register\[10\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[8\] RB.v(55) " "Inferred latch for \"Register\[10\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445830 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[9\] RB.v(55) " "Inferred latch for \"Register\[10\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[10\] RB.v(55) " "Inferred latch for \"Register\[10\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[11\] RB.v(55) " "Inferred latch for \"Register\[10\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[12\] RB.v(55) " "Inferred latch for \"Register\[10\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[13\] RB.v(55) " "Inferred latch for \"Register\[10\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[14\] RB.v(55) " "Inferred latch for \"Register\[10\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[10\]\[15\] RB.v(55) " "Inferred latch for \"Register\[10\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[0\] RB.v(55) " "Inferred latch for \"Register\[9\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[1\] RB.v(55) " "Inferred latch for \"Register\[9\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[2\] RB.v(55) " "Inferred latch for \"Register\[9\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[3\] RB.v(55) " "Inferred latch for \"Register\[9\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[4\] RB.v(55) " "Inferred latch for \"Register\[9\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445831 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[5\] RB.v(55) " "Inferred latch for \"Register\[9\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[6\] RB.v(55) " "Inferred latch for \"Register\[9\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[7\] RB.v(55) " "Inferred latch for \"Register\[9\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[8\] RB.v(55) " "Inferred latch for \"Register\[9\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[9\] RB.v(55) " "Inferred latch for \"Register\[9\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[10\] RB.v(55) " "Inferred latch for \"Register\[9\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[11\] RB.v(55) " "Inferred latch for \"Register\[9\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[12\] RB.v(55) " "Inferred latch for \"Register\[9\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[13\] RB.v(55) " "Inferred latch for \"Register\[9\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[14\] RB.v(55) " "Inferred latch for \"Register\[9\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[9\]\[15\] RB.v(55) " "Inferred latch for \"Register\[9\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[0\] RB.v(55) " "Inferred latch for \"Register\[8\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445832 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[1\] RB.v(55) " "Inferred latch for \"Register\[8\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[2\] RB.v(55) " "Inferred latch for \"Register\[8\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[3\] RB.v(55) " "Inferred latch for \"Register\[8\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[4\] RB.v(55) " "Inferred latch for \"Register\[8\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[5\] RB.v(55) " "Inferred latch for \"Register\[8\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[6\] RB.v(55) " "Inferred latch for \"Register\[8\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[7\] RB.v(55) " "Inferred latch for \"Register\[8\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[8\] RB.v(55) " "Inferred latch for \"Register\[8\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[9\] RB.v(55) " "Inferred latch for \"Register\[8\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[10\] RB.v(55) " "Inferred latch for \"Register\[8\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[11\] RB.v(55) " "Inferred latch for \"Register\[8\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445833 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[12\] RB.v(55) " "Inferred latch for \"Register\[8\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[13\] RB.v(55) " "Inferred latch for \"Register\[8\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[14\] RB.v(55) " "Inferred latch for \"Register\[8\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[8\]\[15\] RB.v(55) " "Inferred latch for \"Register\[8\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[0\] RB.v(55) " "Inferred latch for \"Register\[7\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[1\] RB.v(55) " "Inferred latch for \"Register\[7\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[2\] RB.v(55) " "Inferred latch for \"Register\[7\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[3\] RB.v(55) " "Inferred latch for \"Register\[7\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[4\] RB.v(55) " "Inferred latch for \"Register\[7\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[5\] RB.v(55) " "Inferred latch for \"Register\[7\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[6\] RB.v(55) " "Inferred latch for \"Register\[7\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[7\] RB.v(55) " "Inferred latch for \"Register\[7\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445834 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[8\] RB.v(55) " "Inferred latch for \"Register\[7\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[9\] RB.v(55) " "Inferred latch for \"Register\[7\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[10\] RB.v(55) " "Inferred latch for \"Register\[7\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[11\] RB.v(55) " "Inferred latch for \"Register\[7\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[12\] RB.v(55) " "Inferred latch for \"Register\[7\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[13\] RB.v(55) " "Inferred latch for \"Register\[7\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[14\] RB.v(55) " "Inferred latch for \"Register\[7\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[7\]\[15\] RB.v(55) " "Inferred latch for \"Register\[7\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[0\] RB.v(55) " "Inferred latch for \"Register\[6\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445835 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[1\] RB.v(55) " "Inferred latch for \"Register\[6\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[2\] RB.v(55) " "Inferred latch for \"Register\[6\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[3\] RB.v(55) " "Inferred latch for \"Register\[6\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[4\] RB.v(55) " "Inferred latch for \"Register\[6\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[5\] RB.v(55) " "Inferred latch for \"Register\[6\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[6\] RB.v(55) " "Inferred latch for \"Register\[6\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[7\] RB.v(55) " "Inferred latch for \"Register\[6\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[8\] RB.v(55) " "Inferred latch for \"Register\[6\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[9\] RB.v(55) " "Inferred latch for \"Register\[6\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[10\] RB.v(55) " "Inferred latch for \"Register\[6\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445836 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[11\] RB.v(55) " "Inferred latch for \"Register\[6\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[12\] RB.v(55) " "Inferred latch for \"Register\[6\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[13\] RB.v(55) " "Inferred latch for \"Register\[6\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[14\] RB.v(55) " "Inferred latch for \"Register\[6\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[6\]\[15\] RB.v(55) " "Inferred latch for \"Register\[6\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[0\] RB.v(55) " "Inferred latch for \"Register\[5\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[1\] RB.v(55) " "Inferred latch for \"Register\[5\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[2\] RB.v(55) " "Inferred latch for \"Register\[5\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[3\] RB.v(55) " "Inferred latch for \"Register\[5\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[4\] RB.v(55) " "Inferred latch for \"Register\[5\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445837 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[5\] RB.v(55) " "Inferred latch for \"Register\[5\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[6\] RB.v(55) " "Inferred latch for \"Register\[5\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[7\] RB.v(55) " "Inferred latch for \"Register\[5\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[8\] RB.v(55) " "Inferred latch for \"Register\[5\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[9\] RB.v(55) " "Inferred latch for \"Register\[5\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[10\] RB.v(55) " "Inferred latch for \"Register\[5\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[11\] RB.v(55) " "Inferred latch for \"Register\[5\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[12\] RB.v(55) " "Inferred latch for \"Register\[5\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[13\] RB.v(55) " "Inferred latch for \"Register\[5\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[14\] RB.v(55) " "Inferred latch for \"Register\[5\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[5\]\[15\] RB.v(55) " "Inferred latch for \"Register\[5\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445838 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[0\] RB.v(55) " "Inferred latch for \"Register\[4\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[1\] RB.v(55) " "Inferred latch for \"Register\[4\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[2\] RB.v(55) " "Inferred latch for \"Register\[4\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[3\] RB.v(55) " "Inferred latch for \"Register\[4\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[4\] RB.v(55) " "Inferred latch for \"Register\[4\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[5\] RB.v(55) " "Inferred latch for \"Register\[4\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[6\] RB.v(55) " "Inferred latch for \"Register\[4\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[7\] RB.v(55) " "Inferred latch for \"Register\[4\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[8\] RB.v(55) " "Inferred latch for \"Register\[4\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[9\] RB.v(55) " "Inferred latch for \"Register\[4\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[10\] RB.v(55) " "Inferred latch for \"Register\[4\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445839 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[11\] RB.v(55) " "Inferred latch for \"Register\[4\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[12\] RB.v(55) " "Inferred latch for \"Register\[4\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[13\] RB.v(55) " "Inferred latch for \"Register\[4\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[14\] RB.v(55) " "Inferred latch for \"Register\[4\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[4\]\[15\] RB.v(55) " "Inferred latch for \"Register\[4\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[0\] RB.v(55) " "Inferred latch for \"Register\[3\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[1\] RB.v(55) " "Inferred latch for \"Register\[3\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[2\] RB.v(55) " "Inferred latch for \"Register\[3\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[3\] RB.v(55) " "Inferred latch for \"Register\[3\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[4\] RB.v(55) " "Inferred latch for \"Register\[3\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[5\] RB.v(55) " "Inferred latch for \"Register\[3\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[6\] RB.v(55) " "Inferred latch for \"Register\[3\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445840 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[7\] RB.v(55) " "Inferred latch for \"Register\[3\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[8\] RB.v(55) " "Inferred latch for \"Register\[3\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[9\] RB.v(55) " "Inferred latch for \"Register\[3\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[10\] RB.v(55) " "Inferred latch for \"Register\[3\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[11\] RB.v(55) " "Inferred latch for \"Register\[3\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[12\] RB.v(55) " "Inferred latch for \"Register\[3\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[13\] RB.v(55) " "Inferred latch for \"Register\[3\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[14\] RB.v(55) " "Inferred latch for \"Register\[3\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[3\]\[15\] RB.v(55) " "Inferred latch for \"Register\[3\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[0\] RB.v(55) " "Inferred latch for \"Register\[2\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[1\] RB.v(55) " "Inferred latch for \"Register\[2\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445841 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[2\] RB.v(55) " "Inferred latch for \"Register\[2\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[3\] RB.v(55) " "Inferred latch for \"Register\[2\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[4\] RB.v(55) " "Inferred latch for \"Register\[2\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[5\] RB.v(55) " "Inferred latch for \"Register\[2\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[6\] RB.v(55) " "Inferred latch for \"Register\[2\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[7\] RB.v(55) " "Inferred latch for \"Register\[2\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[8\] RB.v(55) " "Inferred latch for \"Register\[2\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[9\] RB.v(55) " "Inferred latch for \"Register\[2\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[10\] RB.v(55) " "Inferred latch for \"Register\[2\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[11\] RB.v(55) " "Inferred latch for \"Register\[2\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[12\] RB.v(55) " "Inferred latch for \"Register\[2\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445842 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[13\] RB.v(55) " "Inferred latch for \"Register\[2\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[14\] RB.v(55) " "Inferred latch for \"Register\[2\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[2\]\[15\] RB.v(55) " "Inferred latch for \"Register\[2\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[0\] RB.v(55) " "Inferred latch for \"Register\[1\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[1\] RB.v(55) " "Inferred latch for \"Register\[1\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[2\] RB.v(55) " "Inferred latch for \"Register\[1\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[3\] RB.v(55) " "Inferred latch for \"Register\[1\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[4\] RB.v(55) " "Inferred latch for \"Register\[1\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[5\] RB.v(55) " "Inferred latch for \"Register\[1\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[6\] RB.v(55) " "Inferred latch for \"Register\[1\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[7\] RB.v(55) " "Inferred latch for \"Register\[1\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445843 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[8\] RB.v(55) " "Inferred latch for \"Register\[1\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[9\] RB.v(55) " "Inferred latch for \"Register\[1\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[10\] RB.v(55) " "Inferred latch for \"Register\[1\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[11\] RB.v(55) " "Inferred latch for \"Register\[1\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[12\] RB.v(55) " "Inferred latch for \"Register\[1\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[13\] RB.v(55) " "Inferred latch for \"Register\[1\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[14\] RB.v(55) " "Inferred latch for \"Register\[1\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[1\]\[15\] RB.v(55) " "Inferred latch for \"Register\[1\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[0\] RB.v(55) " "Inferred latch for \"Register\[0\]\[0\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[1\] RB.v(55) " "Inferred latch for \"Register\[0\]\[1\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445844 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[2\] RB.v(55) " "Inferred latch for \"Register\[0\]\[2\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[3\] RB.v(55) " "Inferred latch for \"Register\[0\]\[3\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[4\] RB.v(55) " "Inferred latch for \"Register\[0\]\[4\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[5\] RB.v(55) " "Inferred latch for \"Register\[0\]\[5\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[6\] RB.v(55) " "Inferred latch for \"Register\[0\]\[6\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[7\] RB.v(55) " "Inferred latch for \"Register\[0\]\[7\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[8\] RB.v(55) " "Inferred latch for \"Register\[0\]\[8\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[9\] RB.v(55) " "Inferred latch for \"Register\[0\]\[9\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[10\] RB.v(55) " "Inferred latch for \"Register\[0\]\[10\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[11\] RB.v(55) " "Inferred latch for \"Register\[0\]\[11\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[12\] RB.v(55) " "Inferred latch for \"Register\[0\]\[12\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445845 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[13\] RB.v(55) " "Inferred latch for \"Register\[0\]\[13\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445846 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[14\] RB.v(55) " "Inferred latch for \"Register\[0\]\[14\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445846 "|EV22G5|RB:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register\[0\]\[15\] RB.v(55) " "Inferred latch for \"Register\[0\]\[15\]\" at RB.v(55)" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571445846 "|EV22G5|RB:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF32 EFF32:RetireStage " "Elaborating entity \"EFF32\" for hierarchy \"EFF32:RetireStage\"" {  } { { "EV22G5.bdf" "RetireStage" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -168 1728 1896 -56 "RetireStage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:inst5 " "Elaborating entity \"MIR\" for hierarchy \"MIR:inst5\"" {  } { { "EV22G5.bdf" "inst5" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -344 728 928 -232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445897 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIR.v(95) " "Verilog HDL Case Statement information at MIR.v(95): all case item expressions in this case statement are onehot" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656571445927 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 MIR.v(9) " "Net \"ROM0.data_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a 0 MIR.v(9) " "Net \"ROM0.waddr_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 MIR.v(10) " "Net \"ROM1.data_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 MIR.v(10) " "Net \"ROM1.waddr_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 MIR.v(11) " "Net \"ROM2.data_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 MIR.v(11) " "Net \"ROM2.waddr_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 MIR.v(12) " "Net \"ROM3.data_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 MIR.v(12) " "Net \"ROM3.waddr_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445931 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 MIR.v(13) " "Net \"ROM4.data_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 MIR.v(13) " "Net \"ROM4.waddr_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 MIR.v(9) " "Net \"ROM0.we_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 MIR.v(10) " "Net \"ROM1.we_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 MIR.v(11) " "Net \"ROM2.we_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 MIR.v(12) " "Net \"ROM3.we_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 MIR.v(13) " "Net \"ROM4.we_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656571445932 "|EV22G5|MIR:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF24 EFF24:InstReg " "Elaborating entity \"EFF24\" for hierarchy \"EFF24:InstReg\"" {  } { { "EV22G5.bdf" "InstReg" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "InstReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:program " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:program\"" {  } { { "EV22G5.bdf" "program" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -352 -128 88 -224 "program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571445970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:program\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.hex " "Parameter \"init_file\" = \"PROGRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446221 ""}  } { { "PROGRAM.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656571446221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57a1 " "Found entity 1: altsyncram_57a1" {  } { { "db/altsyncram_57a1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_57a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571446323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571446323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_57a1 PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated " "Elaborating entity \"altsyncram_57a1\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "EV22G5.bdf" "pc" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -176 -136 72 -64 "pc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(24) " "Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446347 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(25) " "Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446347 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(29) " "Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446347 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(41) " "Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(43) " "Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(53) " "Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(55) " "Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(64) " "Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(66) " "Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/pc.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656571446348 "|EV22G5|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "EV22G5.bdf" "alu" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 816 1208 1320 1016 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446350 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571446360 "|EV22G5|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656571446360 "|EV22G5|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k mux_k:muxK " "Elaborating entity \"mux_k\" for hierarchy \"mux_k:muxK\"" {  } { { "EV22G5.bdf" "muxK" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 624 648 816 736 "muxK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF16 EFF16:ff1 " "Elaborating entity \"EFF16\" for hierarchy \"EFF16:ff1\"" {  } { { "EV22G5.bdf" "ff1" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 744 384 544 856 "ff1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "EV22G5.bdf" "shifter" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 1008 920 1096 1088 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst3 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst3\"" {  } { { "EV22G5.bdf" "inst3" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571446460 ""}  } { { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656571446460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571446518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571446518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571446519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[1\] " "LATCH primitive \"elatch16:LATCHB\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[2\] " "LATCH primitive \"elatch16:LATCHB\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[3\] " "LATCH primitive \"elatch16:LATCHB\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[4\] " "LATCH primitive \"elatch16:LATCHB\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[5\] " "LATCH primitive \"elatch16:LATCHB\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[6\] " "LATCH primitive \"elatch16:LATCHB\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[7\] " "LATCH primitive \"elatch16:LATCHB\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[8\] " "LATCH primitive \"elatch16:LATCHB\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[9\] " "LATCH primitive \"elatch16:LATCHB\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[10\] " "LATCH primitive \"elatch16:LATCHB\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[11\] " "LATCH primitive \"elatch16:LATCHB\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[12\] " "LATCH primitive \"elatch16:LATCHB\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[13\] " "LATCH primitive \"elatch16:LATCHB\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[14\] " "LATCH primitive \"elatch16:LATCHB\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[15\] " "LATCH primitive \"elatch16:LATCHB\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[0\] " "LATCH primitive \"elatch16:LATCHB\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[1\] " "LATCH primitive \"elatch16:LATCHA\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[2\] " "LATCH primitive \"elatch16:LATCHA\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[3\] " "LATCH primitive \"elatch16:LATCHA\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[4\] " "LATCH primitive \"elatch16:LATCHA\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[5\] " "LATCH primitive \"elatch16:LATCHA\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[6\] " "LATCH primitive \"elatch16:LATCHA\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[7\] " "LATCH primitive \"elatch16:LATCHA\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[8\] " "LATCH primitive \"elatch16:LATCHA\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[9\] " "LATCH primitive \"elatch16:LATCHA\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[10\] " "LATCH primitive \"elatch16:LATCHA\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[11\] " "LATCH primitive \"elatch16:LATCHA\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[12\] " "LATCH primitive \"elatch16:LATCHA\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[13\] " "LATCH primitive \"elatch16:LATCHA\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[14\] " "LATCH primitive \"elatch16:LATCHA\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[15\] " "LATCH primitive \"elatch16:LATCHA\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[0\] " "LATCH primitive \"elatch16:LATCHA\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656571446755 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/altsyncram_2jf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571446756 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656571446756 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1656571446756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[15\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[15\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[14\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[14\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[13\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[13\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[12\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[12\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[11\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[11\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[10\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[10\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[9\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[9\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[8\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[8\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[7\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[7\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[6\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[6\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[5\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[5\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[4\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[4\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[3\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[3\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[2\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[2\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[1\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[1\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RB:inst8\|Register\[35\]\[0\] " "LATCH primitive \"RB:inst8\|Register\[35\]\[0\]\" is permanently disabled" {  } { { "modules/RB.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/RB.v" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1656571447085 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:inst5\|ROM0 " "RAM logic \"MIR:inst5\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM0" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656571447112 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:inst5\|ROM1 " "RAM logic \"MIR:inst5\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM1" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656571447112 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:inst5\|ROM2 " "RAM logic \"MIR:inst5\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM2" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656571447112 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:inst5\|ROM3 " "RAM logic \"MIR:inst5\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM3" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656571447112 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:inst5\|ROM4 " "RAM logic \"MIR:inst5\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM4" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/MIR.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656571447112 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656571447112 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656571447114 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656571447115 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656571447116 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656571447117 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656571447118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu\|Mod0\"" {  } { { "modules/alu.v" "Mod0" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656571447373 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656571447373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:alu\|lpm_divide:Mod0\"" {  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571447527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571447527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571447527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571447527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656571447527 ""}  } { { "modules/alu.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656571447527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571447587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571447587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571447621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571447621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571447667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571447667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571447749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571447749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656571447815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571447815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[28\] GND " "Pin \"MIR_output\[28\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571449847 "|EV22G5|MIR_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[27\] GND " "Pin \"MIR_output\[27\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571449847 "|EV22G5|MIR_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[22\] GND " "Pin \"MIR_output\[22\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571449847 "|EV22G5|MIR_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[21\] GND " "Pin \"MIR_output\[21\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571449847 "|EV22G5|MIR_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[20\] GND " "Pin \"MIR_output\[20\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656571449847 "|EV22G5|MIR_output[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656571449847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656571449986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656571452910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571453222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656571453724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656571453724 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/intelFPGA_lite/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "C:/intelFPGA_lite/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656571455052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1817 " "Implemented 1817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656571455200 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656571455200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1661 " "Implemented 1661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656571455200 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656571455200 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656571455200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656571455200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656571455313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 03:44:15 2022 " "Processing ended: Thu Jun 30 03:44:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656571455313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656571455313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656571455313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656571455313 ""}
