Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  6 05:11:27 2019
| Host         : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_zedboard_timing_summary_routed.rpt -pb top_zedboard_timing_summary_routed.pb -rpx top_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zedboard
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.716        0.000                      0                 5042        0.032        0.000                      0                 5042        4.020        0.000                       0                  1675  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.716        0.000                      0                 3393        0.032        0.000                      0                 3393        4.020        0.000                       0                  1675  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.933        0.000                      0                 1649        0.690        0.000                      0                 1649  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 3.094ns (37.516%)  route 5.153ns (62.484%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=258, routed)         4.499    12.534    u_top_core/u_register_file/douta[1]
    SLICE_X111Y76        LUT6 (Prop_lut6_I2_O)        0.124    12.658 r  u_top_core/u_register_file/buffer_reg[1]_i_9__0/O
                         net (fo=1, routed)           0.000    12.658    u_top_core/u_register_file/buffer_reg[1]_i_9__0_n_0
    SLICE_X111Y76        MUXF7 (Prop_muxf7_I1_O)      0.217    12.875 r  u_top_core/u_register_file/buffer_reg_reg[1]_i_3/O
                         net (fo=1, routed)           0.654    13.529    u_top_core/u_register_file/buffer_reg_reg[1]_i_3_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I1_O)        0.299    13.828 r  u_top_core/u_register_file/buffer_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000    13.828    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[1]
    SLICE_X111Y75        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.672    15.154    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[1]/C
                         clock pessimism              0.394    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X111Y75        FDCE (Setup_fdce_C_D)        0.031    15.544    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 3.043ns (36.892%)  route 5.205ns (63.108%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=130, routed)         4.227    12.262    u_top_core/u_register_file/douta[2]
    SLICE_X108Y85        MUXF7 (Prop_muxf7_S_O)       0.292    12.554 r  u_top_core/u_register_file/buffer_reg_reg[18]_i_3/O
                         net (fo=1, routed)           0.979    13.532    u_top_core/u_register_file/buffer_reg_reg[18]_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.297    13.829 r  u_top_core/u_register_file/buffer_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    13.829    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[18]
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.685    15.167    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[18]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X111Y87        FDCE (Setup_fdce_C_D)        0.032    15.558    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 3.029ns (36.885%)  route 5.183ns (63.115%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=130, routed)         4.234    12.269    u_top_core/u_register_file/douta[2]
    SLICE_X111Y88        MUXF7 (Prop_muxf7_S_O)       0.276    12.545 r  u_top_core/u_register_file/buffer_reg_reg[25]_i_2/O
                         net (fo=1, routed)           0.949    13.494    u_top_core/u_register_file/buffer_reg_reg[25]_i_2_n_0
    SLICE_X110Y89        LUT6 (Prop_lut6_I0_O)        0.299    13.793 r  u_top_core/u_register_file/buffer_reg[25]_i_1__0/O
                         net (fo=1, routed)           0.000    13.793    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[25]
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.687    15.169    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/C
                         clock pessimism              0.394    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X110Y89        FDCE (Setup_fdce_C_D)        0.031    15.559    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 3.392ns (41.133%)  route 4.854ns (58.867%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.812     5.575    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.029 f  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=35, routed)          1.372     9.401    u_inst_memory/inst_data[4]
    SLICE_X94Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.551 r  u_inst_memory/buffer_reg[31]_i_16/O
                         net (fo=1, routed)           0.508    10.059    u_inst_memory/buffer_reg[31]_i_16_n_0
    SLICE_X92Y76         LUT6 (Prop_lut6_I5_O)        0.328    10.387 r  u_inst_memory/buffer_reg[31]_i_5/O
                         net (fo=3, routed)           0.575    10.962    u_inst_memory/buffer_reg[31]_i_5_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  u_inst_memory/buffer_reg[31]_i_8/O
                         net (fo=64, routed)          2.399    13.485    u_top_core/u_register_file/rs1sel[3]
    SLICE_X110Y89        LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  u_top_core/u_register_file/buffer_reg[25]_i_2/O
                         net (fo=1, routed)           0.000    13.609    u_top_core/u_register_file/buffer_reg[25]_i_2_n_0
    SLICE_X110Y89        MUXF7 (Prop_muxf7_I0_O)      0.212    13.821 r  u_top_core/u_register_file/buffer_reg_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    13.821    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[31]_6[25]
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.687    15.169    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/C
                         clock pessimism              0.394    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X110Y89        FDCE (Setup_fdce_C_D)        0.064    15.592    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.592    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.043ns (37.310%)  route 5.113ns (62.690%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=130, routed)         4.525    12.560    u_top_core/u_register_file/douta[2]
    SLICE_X112Y84        MUXF7 (Prop_muxf7_S_O)       0.292    12.852 r  u_top_core/u_register_file/buffer_reg_reg[9]_i_5/O
                         net (fo=1, routed)           0.588    13.440    u_top_core/u_register_file/buffer_reg_reg[9]_i_5_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.297    13.737 r  u_top_core/u_register_file/buffer_reg[9]_i_1__1/O
                         net (fo=1, routed)           0.000    13.737    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[9]
    SLICE_X110Y83        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.682    15.164    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[9]/C
                         clock pessimism              0.394    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.031    15.554    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 3.029ns (37.288%)  route 5.094ns (62.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=130, routed)         4.519    12.554    u_top_core/u_register_file/douta[2]
    SLICE_X111Y89        MUXF7 (Prop_muxf7_S_O)       0.276    12.830 r  u_top_core/u_register_file/buffer_reg_reg[16]_i_5/O
                         net (fo=1, routed)           0.575    13.405    u_top_core/u_register_file/buffer_reg_reg[16]_i_5_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I5_O)        0.299    13.704 r  u_top_core/u_register_file/buffer_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000    13.704    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[16]
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.685    15.167    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[16]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X111Y87        FDCE (Setup_fdce_C_D)        0.031    15.557    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 3.397ns (41.901%)  route 4.710ns (58.099%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.812     5.575    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.029 f  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=35, routed)          1.372     9.401    u_inst_memory/inst_data[4]
    SLICE_X94Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.551 r  u_inst_memory/buffer_reg[31]_i_16/O
                         net (fo=1, routed)           0.508    10.059    u_inst_memory/buffer_reg[31]_i_16_n_0
    SLICE_X92Y76         LUT6 (Prop_lut6_I5_O)        0.328    10.387 r  u_inst_memory/buffer_reg[31]_i_5/O
                         net (fo=3, routed)           0.575    10.962    u_inst_memory/buffer_reg[31]_i_5_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  u_inst_memory/buffer_reg[31]_i_8/O
                         net (fo=64, routed)          2.255    13.341    u_top_core/u_register_file/rs1sel[3]
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.124    13.465 r  u_top_core/u_register_file/buffer_reg[16]_i_3/O
                         net (fo=1, routed)           0.000    13.465    u_top_core/u_register_file/buffer_reg[16]_i_3_n_0
    SLICE_X111Y87        MUXF7 (Prop_muxf7_I1_O)      0.217    13.682 r  u_top_core/u_register_file/buffer_reg_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    13.682    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[31]_6[16]
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.685    15.167    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X111Y87        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[16]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X111Y87        FDCE (Setup_fdce_C_D)        0.064    15.590    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 3.397ns (41.989%)  route 4.693ns (58.011%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.812     5.575    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.029 f  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=35, routed)          1.372     9.401    u_inst_memory/inst_data[4]
    SLICE_X94Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.551 r  u_inst_memory/buffer_reg[31]_i_16/O
                         net (fo=1, routed)           0.508    10.059    u_inst_memory/buffer_reg[31]_i_16_n_0
    SLICE_X92Y76         LUT6 (Prop_lut6_I5_O)        0.328    10.387 r  u_inst_memory/buffer_reg[31]_i_5/O
                         net (fo=3, routed)           0.575    10.962    u_inst_memory/buffer_reg[31]_i_5_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  u_inst_memory/buffer_reg[31]_i_8/O
                         net (fo=64, routed)          2.238    13.324    u_top_core/u_register_file/rs1sel[3]
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124    13.448 r  u_top_core/u_register_file/buffer_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    13.448    u_top_core/u_register_file/buffer_reg[11]_i_3_n_0
    SLICE_X111Y85        MUXF7 (Prop_muxf7_I1_O)      0.217    13.665 r  u_top_core/u_register_file/buffer_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    13.665    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[31]_6[11]
    SLICE_X111Y85        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.684    15.166    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X111Y85        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[11]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)        0.064    15.589    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 3.094ns (38.865%)  route 4.867ns (61.135%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.818     5.581    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.035 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=258, routed)         3.867    11.902    u_top_core/u_register_file/douta[1]
    SLICE_X95Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  u_top_core/u_register_file/buffer_reg[7]_i_7__0/O
                         net (fo=1, routed)           0.000    12.026    u_top_core/u_register_file/buffer_reg[7]_i_7__0_n_0
    SLICE_X95Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    12.243 r  u_top_core/u_register_file/buffer_reg_reg[7]_i_2/O
                         net (fo=1, routed)           1.000    13.243    u_top_core/u_register_file/buffer_reg_reg[7]_i_2_n_0
    SLICE_X95Y71         LUT6 (Prop_lut6_I0_O)        0.299    13.542 r  u_top_core/u_register_file/buffer_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000    13.542    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[7]
    SLICE_X95Y71         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.599    15.081    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X95Y71         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[7]/C
                         clock pessimism              0.394    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X95Y71         FDCE (Setup_fdce_C_D)        0.031    15.471    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 3.394ns (41.762%)  route 4.733ns (58.238%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.812     5.575    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.029 f  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=35, routed)          1.372     9.401    u_inst_memory/inst_data[4]
    SLICE_X94Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.551 r  u_inst_memory/buffer_reg[31]_i_16/O
                         net (fo=1, routed)           0.508    10.059    u_inst_memory/buffer_reg[31]_i_16_n_0
    SLICE_X92Y76         LUT6 (Prop_lut6_I5_O)        0.328    10.387 r  u_inst_memory/buffer_reg[31]_i_5/O
                         net (fo=3, routed)           0.575    10.962    u_inst_memory/buffer_reg[31]_i_5_n_0
    SLICE_X90Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  u_inst_memory/buffer_reg[31]_i_8/O
                         net (fo=64, routed)          2.278    13.364    u_top_core/u_register_file/rs1sel[3]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.124    13.488 r  u_top_core/u_register_file/buffer_reg[30]_i_3/O
                         net (fo=1, routed)           0.000    13.488    u_top_core/u_register_file/buffer_reg[30]_i_3_n_0
    SLICE_X108Y91        MUXF7 (Prop_muxf7_I1_O)      0.214    13.702 r  u_top_core/u_register_file/buffer_reg_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    13.702    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[31]_6[30]
    SLICE_X108Y91        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.685    15.167    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X108Y91        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)        0.113    15.639    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  1.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.601     1.548    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y79        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  u_top_core/u_top_execute/latch_execute_reg[31]/Q
                         net (fo=1, routed)           0.106     1.795    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[26]
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.916     2.111    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.502     1.608    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.763    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.598     1.545    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y76        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDCE (Prop_fdce_C_Q)         0.141     1.686 r  u_top_core/u_top_execute/latch_execute_reg[27]/Q
                         net (fo=1, routed)           0.108     1.794    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[22]
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.911     2.106    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.758    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.595     1.542    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X91Y74         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  u_top_core/u_top_execute/latch_execute_reg[16]/Q
                         net (fo=1, routed)           0.106     1.789    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[11]
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.905     2.100    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.501     1.598    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.753    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.606     1.553    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y84        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  u_top_core/u_top_execute/latch_execute_reg[32]/Q
                         net (fo=1, routed)           0.106     1.800    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[27]
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.916     2.111    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.502     1.608    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.763    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.606     1.553    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y84        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  u_top_core/u_top_execute/latch_execute_reg[34]/Q
                         net (fo=1, routed)           0.106     1.800    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[29]
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.916     2.111    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.502     1.608    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.763    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.600     1.547    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y78        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u_top_core/u_top_execute/latch_execute_reg[28]/Q
                         net (fo=1, routed)           0.109     1.797    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[23]
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.911     2.106    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.758    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.598     1.545    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X91Y71         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  u_top_core/u_top_execute/latch_execute_reg[19]/Q
                         net (fo=1, routed)           0.106     1.792    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[14]
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.905     2.100    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.501     1.598    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.753    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.600     1.547    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X104Y78        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDCE (Prop_fdce_C_Q)         0.164     1.711 r  u_top_core/u_top_execute/latch_execute_reg[26]/Q
                         net (fo=1, routed)           0.109     1.820    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[21]
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.911     2.106    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y15         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.758    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.597     1.544    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y74        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.141     1.685 r  u_top_core/u_top_execute/latch_execute_reg[48]/Q
                         net (fo=5, routed)           0.168     1.853    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[32]
    RAMB36_X5Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.908     2.103    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.502     1.600    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.783    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.361%)  route 0.145ns (50.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.598     1.545    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X91Y71         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  u_top_core/u_top_execute/latch_execute_reg[13]/Q
                         net (fo=1, routed)           0.145     1.831    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[8]
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.905     2.100    U_localbus/U_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y14         RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.501     1.598    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.753    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14   U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y15   U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y13   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y13   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14   U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y16   U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y68  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y68  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y74   u_top_core/u_register_file/x30/data_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y74   u_top_core/u_register_file/x30/data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y74   u_top_core/u_top_execute/latch_execute_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y75   u_top_core/u_register_file/x20/data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y75   u_top_core/u_register_file/x21/data_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y75   u_top_core/u_register_file/x21/data_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y75   u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X89Y89   u_top_core/u_register_file/x1/data_reg[20]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y68  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y68  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y87  u_top_core/u_register_file/x19/data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y82  u_top_core/u_register_file/x28/data_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82   u_top_core/u_register_file/x29/data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y88  u_top_core/u_register_file/x29/data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y84   u_top_core/u_register_file/x29/data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82   u_top_core/u_register_file/x29/data_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y88  u_top_core/u_register_file/x29/data_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y88  u_top_core/u_register_file/x29/data_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.608ns (8.442%)  route 6.594ns (91.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.595    12.829    u_top_core/u_register_file/x16/data_reg[22]_0
    SLICE_X85Y76         FDCE                                         f  u_top_core/u_register_file/x16/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.534    15.016    u_top_core/u_register_file/x16/clk_IBUF_BUFG
    SLICE_X85Y76         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[12]/C
                         clock pessimism              0.394    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X85Y76         FDCE (Recov_fdce_C_CLR)     -0.613    14.762    u_top_core/u_register_file/x16/data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.608ns (8.442%)  route 6.594ns (91.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.595    12.829    u_top_core/u_register_file/x16/data_reg[22]_0
    SLICE_X85Y76         FDCE                                         f  u_top_core/u_register_file/x16/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.534    15.016    u_top_core/u_register_file/x16/clk_IBUF_BUFG
    SLICE_X85Y76         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[2]/C
                         clock pessimism              0.394    15.410    
                         clock uncertainty           -0.035    15.375    
    SLICE_X85Y76         FDCE (Recov_fdce_C_CLR)     -0.613    14.762    u_top_core/u_register_file/x16/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x18/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.608ns (8.602%)  route 6.460ns (91.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.461    12.695    u_top_core/u_register_file/x18/data_reg[31]_0
    SLICE_X84Y75         FDCE                                         f  u_top_core/u_register_file/x18/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.532    15.014    u_top_core/u_register_file/x18/clk_IBUF_BUFG
    SLICE_X84Y75         FDCE                                         r  u_top_core/u_register_file/x18/data_reg[10]/C
                         clock pessimism              0.394    15.408    
                         clock uncertainty           -0.035    15.373    
    SLICE_X84Y75         FDCE (Recov_fdce_C_CLR)     -0.613    14.760    u_top_core/u_register_file/x18/data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x18/data_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.608ns (8.602%)  route 6.460ns (91.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.461    12.695    u_top_core/u_register_file/x18/data_reg[31]_0
    SLICE_X84Y75         FDCE                                         f  u_top_core/u_register_file/x18/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.532    15.014    u_top_core/u_register_file/x18/clk_IBUF_BUFG
    SLICE_X84Y75         FDCE                                         r  u_top_core/u_register_file/x18/data_reg[12]/C
                         clock pessimism              0.394    15.408    
                         clock uncertainty           -0.035    15.373    
    SLICE_X84Y75         FDCE (Recov_fdce_C_CLR)     -0.613    14.760    u_top_core/u_register_file/x18/data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.608ns (8.728%)  route 6.358ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.359    12.593    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X88Y78         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x20/clk_IBUF_BUFG
    SLICE_X88Y78         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[0]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x20/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.608ns (8.728%)  route 6.358ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.359    12.593    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X88Y78         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x20/clk_IBUF_BUFG
    SLICE_X88Y78         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[10]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x20/data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.608ns (8.728%)  route 6.358ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.359    12.593    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X88Y78         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x20/clk_IBUF_BUFG
    SLICE_X88Y78         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[12]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x20/data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.608ns (8.728%)  route 6.358ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.359    12.593    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X88Y78         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x20/clk_IBUF_BUFG
    SLICE_X88Y78         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[13]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x20/data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.608ns (8.728%)  route 6.358ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.359    12.593    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X88Y78         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x20/clk_IBUF_BUFG
    SLICE_X88Y78         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[5]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x20/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x18/data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.608ns (8.734%)  route 6.354ns (91.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.865     5.627    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  rst_n_reg/Q
                         net (fo=15, routed)          0.999     7.082    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.152     7.234 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         5.355    12.589    u_top_core/u_register_file/x18/data_reg[31]_0
    SLICE_X89Y78         FDCE                                         f  u_top_core/u_register_file/x18/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        1.537    15.019    u_top_core/u_register_file/x18/clk_IBUF_BUFG
    SLICE_X89Y78         FDCE                                         r  u_top_core/u_register_file/x18/data_reg[0]/C
                         clock pessimism              0.394    15.413    
                         clock uncertainty           -0.035    15.378    
    SLICE_X89Y78         FDCE (Recov_fdce_C_CLR)     -0.613    14.765    u_top_core/u_register_file/x18/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  2.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.109%)  route 0.476ns (71.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.281     2.005    u_top_core/u_register_file/x19/data_reg[0]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  u_top_core/u_register_file/x19/data[23]_i_1/O
                         net (fo=124, routed)         0.195     2.245    u_top_core/u_register_file/x19/rst_n_reg
    SLICE_X112Y91        FDCE                                         f  u_top_core/u_register_file/x19/data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x19/clk_IBUF_BUFG
    SLICE_X112Y91        FDCE                                         r  u_top_core/u_register_file/x19/data_reg[16]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X112Y91        FDCE (Remov_fdce_C_CLR)     -0.067     1.555    u_top_core/u_register_file/x19/data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.109%)  route 0.476ns (71.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.281     2.005    u_top_core/u_register_file/x19/data_reg[0]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  u_top_core/u_register_file/x19/data[23]_i_1/O
                         net (fo=124, routed)         0.195     2.245    u_top_core/u_register_file/x19/rst_n_reg
    SLICE_X112Y91        FDCE                                         f  u_top_core/u_register_file/x19/data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x19/clk_IBUF_BUFG
    SLICE_X112Y91        FDCE                                         r  u_top_core/u_register_file/x19/data_reg[25]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X112Y91        FDCE (Remov_fdce_C_CLR)     -0.067     1.555    u_top_core/u_register_file/x19/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.926%)  route 0.480ns (72.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.289     2.013    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]_0
    SLICE_X107Y89        LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  u_top_core/u_instruction_decode/u_o5/program_counter[31]_i_2/O
                         net (fo=114, routed)         0.191     2.249    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[7]_2
    SLICE_X110Y89        FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.908     2.102    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]/C
                         clock pessimism             -0.481     1.621    
    SLICE_X110Y89        FDCE (Remov_fdce_C_CLR)     -0.092     1.529    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.926%)  route 0.480ns (72.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.289     2.013    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]_0
    SLICE_X107Y89        LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  u_top_core/u_instruction_decode/u_o5/program_counter[31]_i_2/O
                         net (fo=114, routed)         0.191     2.249    u_top_core/u_instruction_decode/u_o5/rst_n_reg
    SLICE_X110Y89        FDCE                                         f  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.908     2.102    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/C
                         clock pessimism             -0.481     1.621    
    SLICE_X110Y89        FDCE (Remov_fdce_C_CLR)     -0.092     1.529    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x23/data_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.281     2.005    u_top_core/u_register_file/x19/data_reg[0]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  u_top_core/u_register_file/x19/data[23]_i_1/O
                         net (fo=124, routed)         0.269     2.319    u_top_core/u_register_file/x23/data_reg[0]_0
    SLICE_X112Y90        FDCE                                         f  u_top_core/u_register_file/x23/data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x23/clk_IBUF_BUFG
    SLICE_X112Y90        FDCE                                         r  u_top_core/u_register_file/x23/data_reg[16]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.555    u_top_core/u_register_file/x23/data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x23/data_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.258%)  route 0.550ns (74.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.281     2.005    u_top_core/u_register_file/x19/data_reg[0]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  u_top_core/u_register_file/x19/data[23]_i_1/O
                         net (fo=124, routed)         0.269     2.319    u_top_core/u_register_file/x23/data_reg[0]_0
    SLICE_X112Y90        FDCE                                         f  u_top_core/u_register_file/x23/data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x23/clk_IBUF_BUFG
    SLICE_X112Y90        FDCE                                         r  u_top_core/u_register_file/x23/data_reg[25]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X112Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.555    u_top_core/u_register_file/x23/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.814%)  route 0.535ns (74.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.265     1.989    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[27]_2
    SLICE_X108Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.034 f  u_top_core/u_instruction_decode/u_o4/program_counter[24]_i_2/O
                         net (fo=114, routed)         0.270     2.303    u_top_core/u_instruction_decode/u_o4/rst_n_reg
    SLICE_X108Y91        FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.906     2.100    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X108Y91        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]/C
                         clock pessimism             -0.501     1.599    
    SLICE_X108Y91        FDCE (Remov_fdce_C_CLR)     -0.067     1.532    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x23/data_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.717%)  route 0.537ns (74.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.281     2.005    u_top_core/u_register_file/x19/data_reg[0]_0
    SLICE_X111Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.050 f  u_top_core/u_register_file/x19/data[23]_i_1/O
                         net (fo=124, routed)         0.256     2.306    u_top_core/u_register_file/x23/data_reg[0]_0
    SLICE_X108Y85        FDCE                                         f  u_top_core/u_register_file/x23/data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.902     2.096    u_top_core/u_register_file/x23/clk_IBUF_BUFG
    SLICE_X108Y85        FDCE                                         r  u_top_core/u_register_file/x23/data_reg[18]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X108Y85        FDCE (Remov_fdce_C_CLR)     -0.067     1.528    u_top_core/u_register_file/x23/data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x9/data_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.633%)  route 0.540ns (74.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.265     1.989    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X108Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.034 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         0.275     2.309    u_top_core/u_register_file/x9/data_reg[20]_0
    SLICE_X110Y91        FDCE                                         f  u_top_core/u_register_file/x9/data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x9/clk_IBUF_BUFG
    SLICE_X110Y91        FDCE                                         r  u_top_core/u_register_file/x9/data_reg[25]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X110Y91        FDCE (Remov_fdce_C_CLR)     -0.092     1.530    u_top_core/u_register_file/x9/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x9/data_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.633%)  route 0.540ns (74.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.636     1.583    clk_IBUF_BUFG
    SLICE_X109Y92        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  rst_n_reg/Q
                         net (fo=15, routed)          0.265     1.989    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X108Y90        LUT1 (Prop_lut1_I0_O)        0.045     2.034 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         0.275     2.309    u_top_core/u_register_file/x9/data_reg[20]_0
    SLICE_X110Y91        FDCE                                         f  u_top_core/u_register_file/x9/data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1674, routed)        0.909     2.103    u_top_core/u_register_file/x9/clk_IBUF_BUFG
    SLICE_X110Y91        FDCE                                         r  u_top_core/u_register_file/x9/data_reg[29]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X110Y91        FDCE (Remov_fdce_C_CLR)     -0.092     1.530    u_top_core/u_register_file/x9/data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.779    





