#include "itm.h"

#define ITM_BASE (0xE0000000)
#define ITM_UNLOCK_MAGIC_WRITE (0xC5ACCE55)
#define ITM_GLOBAL_EN_MSK (1<<0)
#define ITM_ENGINE ((ITM_driver_t *) ITM_BASE)

typedef struct ITM_driver{
    __IO uint32_t ITM_stim_port[32];
    uint32_t RESERVED_0[864];
    __IO uint32_t ITM_trace_en;
    uint32_t RESERVED_1[20];
    __IO uint32_t ITM_trace_priv;
    uint32_t RESERVED_2[15];
    __IO uint32_t ITM_trace_ctrl;
    uint32_t RESERVED_3[75];
    __IO uint32_t ITM_lock_access;
}ITM_driver_t;

struct ITM{
    ITM_driver_t* driver;
    GPIO_t* gpio;
};

static void ITM_unlock_access(ITM_t* self){
    self->driver->ITM_lock_access = ITM_UNLOCK_MAGIC_WRITE; 
}

static void ITM_enable(ITM_t* self){
    self->driver->ITM_trace_ctrl |= ITM_GLOBAL_EN_MSK;
}

static void ITM_gpio_setup(ITM_t* self){
    GPIO_set_moder(self->gpio, GPIO_MODE_ALT);
    GPIO_set_alt_func(self->gpio, AF0);
}

static void ITM_unlock_port(ITM_t* self, uint8_t port){
    if(port >= 32){
        return;
    }

    uint32_t trace_priv_bit = port/4;
    self->driver->ITM_trace_priv |= (1UL<<trace_priv_bit);
    self->driver->ITM_trace_en |= (1UL<<port);
}

ITM_t* ITM_init(ITM_t* self, GPIO_t* gpio, RCC_t* rcc_obj){
    self->driver = ITM_ENGINE;
    self->gpio = GPIO_init(GPIO_PORT_B, GPIO_PIN_3, rcc_obj);
    ITM_gpio_setup(self);
    DEMCR_enable_trace();
    DBGMCU_debug_enable(DBGMCU_ASYNC);
    ITM_unlock_access(self);
    ITM_enable(self);
    ITM_unlock_port(self, 0);
    return self;
}

void ITM_put_char(ITM_t* self, char ch, uint8_t port){
    if(port >= 32){
        return;
    }

    while(self->driver->ITM_stim_port[port] == 0){
        // loop 
    }

    self->driver->ITM_stim_port[port] = (uint32_t)ch;
}

static void ITM_put_char_int(ITM_driver_t* self, int ch, uint8_t port){
    if(port >= 32){
        return;
    }

    while(self->ITM_stim_port[port] == 0){
        // loop 
    }

    self->ITM_stim_port[port] = (uint32_t)ch;
}


int __io_putchar(int ch){
    ITM_put_char_int(ITM_ENGINE, ch, 0);
    return ch;
}