// Seed: 4074450168
module module_0 #(
    parameter id_3 = 32'd3,
    parameter id_4 = 32'd61
) (
    id_1,
    id_2
);
  output tri0 id_2;
  output reg id_1;
  assign id_2 = 1;
  wire _id_3;
  assign id_2 = -1;
  logic _id_4 = 1 != 1;
  localparam id_5 = 1 & 1'b0;
  assign id_4 = id_5;
  wire [!  id_4 : -1] id_6;
  logic id_7, id_8;
  wire [id_3 : -1] id_9;
  always @(*) begin : LABEL_0
    $signed(id_4);
    ;
    id_1 = -1'd0;
  end
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd60,
    parameter id_6 = 32'd79,
    parameter id_8 = 32'd27
) (
    output wand id_0,
    input wire _id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    output supply1 id_5,
    input supply1 _id_6,
    input wire id_7,
    input wand _id_8,
    output wor id_9,
    input tri id_10,
    input tri id_11
);
  logic [id_6 : 1 'b0] id_13;
  assign id_5 = id_10;
  parameter id_14 = 1;
  localparam id_15 = id_14;
  logic [id_8 : -1 'b0 ===  id_1] id_16;
  always @(negedge id_2 % 1) disable id_17;
  module_0 modCall_1 (
      id_17,
      id_14
  );
endmodule
