Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec  4 12:20:50 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.290        0.000                      0                   30        0.070        0.000                      0                   30        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         36.290        0.000                      0                   30        0.230        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       36.303        0.000                      0                   30        0.230        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         36.290        0.000                      0                   30        0.070        0.000                      0                   30  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       36.290        0.000                      0                   30        0.070        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.928ns (28.693%)  route 2.306ns (71.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.858    -0.858    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478    -0.380 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/Q
                         net (fo=12, routed)          1.037     0.657    design_1_i/VGA_timings_0/inst/cntV/Q[4]
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.301     0.958 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2/O
                         net (fo=3, routed)           0.645     1.603    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2_n_0
    SLICE_X106Y84        LUT5 (Prop_lut5_I2_O)        0.149     1.752 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.624     2.376    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)       -0.289    38.666    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.749%)  route 2.030ns (74.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.365     1.872    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.205    38.710    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.492%)  route 0.149ns (44.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.149    -0.310    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.092    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.327%)  route 0.150ns (44.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.150    -0.309    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.091    -0.496    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/Q
                         net (fo=11, routed)          0.147    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[6]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.043    -0.207 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.131    -0.469    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT4 (Prop_lut4_I1_O)        0.043    -0.221 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.121    -0.479    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.442%)  route 0.201ns (51.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.201    -0.258    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.048    -0.210 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.107    -0.493    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.208    -0.253    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I1_O)        0.045    -0.219 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y83    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y83    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.303ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.928ns (28.693%)  route 2.306ns (71.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.858    -0.858    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478    -0.380 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/Q
                         net (fo=12, routed)          1.037     0.657    design_1_i/VGA_timings_0/inst/cntV/Q[4]
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.301     0.958 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2/O
                         net (fo=3, routed)           0.645     1.603    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2_n_0
    SLICE_X106Y84        LUT5 (Prop_lut5_I2_O)        0.149     1.752 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.624     2.376    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.147    38.968    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)       -0.289    38.679    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 36.303    

Slack (MET) :             36.852ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.749%)  route 2.030ns (74.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.365     1.872    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.147    38.928    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.205    38.723    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 36.852    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.147    38.927    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.722    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.147    38.927    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.722    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.147    38.927    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.722    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.147    38.927    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.722    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.147    38.927    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.722    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.859    

Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.147    38.928    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.759    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.895    

Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.147    38.928    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.759    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.895    

Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.147    38.928    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.759    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.759    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.492%)  route 0.149ns (44.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.149    -0.310    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.092    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.327%)  route 0.150ns (44.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.150    -0.309    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.091    -0.496    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/Q
                         net (fo=11, routed)          0.147    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[6]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.043    -0.207 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.131    -0.469    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT4 (Prop_lut4_I1_O)        0.043    -0.221 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.121    -0.479    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.442%)  route 0.201ns (51.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.201    -0.258    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.048    -0.210 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.107    -0.493    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.208    -0.253    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.495    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I1_O)        0.045    -0.219 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.092    -0.510    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y84    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y83    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y83    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y84    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y81    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.928ns (28.693%)  route 2.306ns (71.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.858    -0.858    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478    -0.380 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/Q
                         net (fo=12, routed)          1.037     0.657    design_1_i/VGA_timings_0/inst/cntV/Q[4]
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.301     0.958 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2/O
                         net (fo=3, routed)           0.645     1.603    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2_n_0
    SLICE_X106Y84        LUT5 (Prop_lut5_I2_O)        0.149     1.752 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.624     2.376    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)       -0.289    38.666    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.749%)  route 2.030ns (74.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.365     1.872    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.205    38.710    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.492%)  route 0.149ns (44.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.149    -0.310    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.092    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.327%)  route 0.150ns (44.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.150    -0.309    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.091    -0.336    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/Q
                         net (fo=11, routed)          0.147    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[6]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.043    -0.207 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.131    -0.309    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT4 (Prop_lut4_I1_O)        0.043    -0.221 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.121    -0.319    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120    -0.320    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.442%)  route 0.201ns (51.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.201    -0.258    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.048    -0.210 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.107    -0.333    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.208    -0.253    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I1_O)        0.045    -0.219 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.928ns (28.693%)  route 2.306ns (71.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.858    -0.858    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.478    -0.380 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/Q
                         net (fo=12, routed)          1.037     0.657    design_1_i/VGA_timings_0/inst/cntV/Q[4]
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.301     0.958 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2/O
                         net (fo=3, routed)           0.645     1.603    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_2_n_0
    SLICE_X106Y84        LUT5 (Prop_lut5_I2_O)        0.149     1.752 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]_i_1__0/O
                         net (fo=1, routed)           0.624     2.376    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[3]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)       -0.289    38.666    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.749%)  route 2.030ns (74.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.365     1.872    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y85        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X106Y85        FDRE (Setup_fdre_C_CE)      -0.205    38.710    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X107Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.704ns (25.828%)  route 2.022ns (74.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.357     1.863    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.677    38.508    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X106Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]/C
                         clock pessimism              0.567    39.075    
                         clock uncertainty           -0.160    38.914    
    SLICE_X106Y84        FDRE (Setup_fdre_C_CE)      -0.205    38.709    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.704ns (25.815%)  route 2.023ns (74.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.854    -0.862    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.842     0.436    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT5 (Prop_lut5_I2_O)        0.124     0.560 f  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2/O
                         net (fo=6, routed)           0.822     1.383    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1/O
                         net (fo=10, routed)          0.358     1.865    design_1_i/VGA_timings_0/inst/cntV/E[0]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678    38.509    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.567    39.076    
                         clock uncertainty           -0.160    38.915    
    SLICE_X108Y86        FDRE (Setup_fdre_C_CE)      -0.169    38.746    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 36.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.492%)  route 0.149ns (44.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.149    -0.310    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[9]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.092    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.327%)  route 0.150ns (44.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.150    -0.309    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y83        LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[8]
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.898    -0.842    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y83        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.091    -0.336    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[6]/Q
                         net (fo=11, routed)          0.147    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[6]
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[5]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.043    -0.207 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[7]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.131    -0.309    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT4 (Prop_lut4_I1_O)        0.043    -0.221 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[3]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[8]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.121    -0.319    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/Q
                         net (fo=10, routed)          0.186    -0.250    design_1_i/VGA_timings_0/inst/cntV/Q[6]
    SLICE_X108Y86        LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr[6]
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y86        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.120    -0.320    design_1_i/VGA_timings_0/inst/cntV/r_CntCurr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.442%)  route 0.201ns (51.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[5]/Q
                         net (fo=11, routed)          0.201    -0.258    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.048    -0.210 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[7]
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X109Y84        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.107    -0.333    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.208    -0.253    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[1]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.629    -0.602    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.264    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I1_O)        0.045    -0.219 r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr[2]
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.899    -0.841    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y81        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/VGA_timings_0/inst/cntH/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.131    





