
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/workspace/FUCpuK/CPU/pa.fromNetlist.tcl
# create_project -name CPU -dir "G:/workspace/FUCpuK/CPU/planAhead_run_1" -part xc3s1200efg320-4
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 406.102 ; gain = 25.184
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "G:/workspace/FUCpuK/CPU/aPlusC.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {G:/workspace/FUCpuK/CPU} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "aPlusC.ucf" [current_fileset -constrset]
Adding file 'G:/workspace/FUCpuK/CPU/aPlusC.ucf' to fileset 'constrs_1'
# add_files [list {aPlusC.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design aPlusC.ngc ...
WARNING:NetListWriters:298 - No output is written to aPlusC.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file aPlusC.edif ...
ngc2edif: Total memory usage is 86188 kilobytes

Parsing EDIF File [./planAhead_run_1/CPU.data/cache/aPlusC_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/CPU.data/cache/aPlusC_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'aPlusC' is not ideal for floorplanning, since the cellview 'aPlusC' defined in file 'aPlusC.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx_ISE_DS_14.7_1015_1/ISE_Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [G:/workspace/FUCpuK/CPU/aPlusC.ucf]
Finished Parsing UCF File [G:/workspace/FUCpuK/CPU/aPlusC.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f7ac4956
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 491.699 ; gain = 81.652
startgroup
set_property package_pin K4 [get_ports {FlashAddr[22]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {FlashAddr[21]}]
endgroup
startgroup
set_property package_pin K6 [get_ports {FlashAddr[20]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {FlashAddr[19]}]
endgroup
startgroup
set_property package_pin L2 [get_ports {FlashAddr[17]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {FlashAddr[17]}]
endgroup
startgroup
set_property package_pin L2 [get_ports {FlashAddr[18]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {FlashAddr[16]}]
endgroup
startgroup
set_property package_pin L5 [get_ports {FlashAddr[15]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {FlashAddr[14]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {FlashAddr[13]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {FlashAddr[12]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {FlashAddr[11]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {FlashAddr[10]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {FlashAddr[9]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {FlashAddr[8]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {FlashAddr[7]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {FlashAddr[6]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {FlashAddr[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {FlashAddr[4]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {FlashAddr[3]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {FlashAddr[2]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {FlashAddr[1]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {FlashData[15]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {FlashData[14]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {FlashData[13]}]
endgroup
startgroup
set_property package_pin G4 [get_ports {FlashData[12]}]
endgroup
startgroup
set_property package_pin G5 [get_ports {FlashData[11]}]
endgroup
startgroup
set_property package_pin G6 [get_ports {FlashData[10]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {FlashData[9]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {FlashData[8]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {FlashData[7]}]
endgroup
startgroup
set_property package_pin H4 [get_ports {FlashData[6]}]
endgroup
startgroup
set_property package_pin H5 [get_ports {FlashData[5]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {FlashData[4]}]
endgroup
startgroup
set_property package_pin J1 [get_ports {FlashData[3]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {FlashData[2]}]
endgroup
startgroup
set_property package_pin J4 [get_ports {FlashData[1]}]
endgroup
startgroup
set_property package_pin J5 [get_ports {FlashData[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {LEDout[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {LEDout[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {LEDout[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {LEDout[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {LEDout[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {LEDout[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {LEDout[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {LEDout[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {LEDout[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {LEDout[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {LEDout[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {LEDout[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {LEDout[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {LEDout[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {LEDout[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {LEDout[0]}]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  {Ram1Addr[17]}]]
set_property package_pin "" [get_ports [list  {Ram1Addr[17]}]]
startgroup
set_property package_pin H17 [get_ports {Ram1Addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {Ram1Addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {Ram1Addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Ram1Addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {Ram1Addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {Ram1Addr[12]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Ram1Addr[11]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {Ram1Addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Ram1Addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {Ram1Addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {Ram1Addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {Ram1Addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {Ram1Addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {Ram1Addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {Ram1Addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {Ram1Addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {Ram1Addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {Ram1Addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {Ram1Addr[0]}]
endgroup
save_constraints
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Ram1Data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {Ram1Data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {Ram1Data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {Ram1Data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {Ram1Data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {Ram1Data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Ram1Data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {Ram1Data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {Ram1Data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {Ram1Data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {Ram1Data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {Ram1Data[3]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Ram1Data[2]}]
endgroup
set_property package_pin "" [get_ports [list  {Ram1Data[1]}]]
startgroup
set_property package_pin J14 [get_ports {Ram1Data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Ram1Data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {Ram1Data[0]}]
endgroup
save_constraints
startgroup
set_property package_pin U15 [get_ports {Ram2Addr[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Ram2Addr[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Ram2Addr[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {Ram2Addr[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {Ram2Addr[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Ram2Addr[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Ram2Addr[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Ram2Addr[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Ram2Addr[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {Ram2Addr[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {Ram2Addr[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {Ram2Addr[6]}]
endgroup
startgroup
set_property package_pin R8 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ram2Addr[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {Ram2Addr[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {Ram2Addr[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Ram2Addr[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Ram2Addr[0]}]
endgroup
save_constraints
startgroup
set_property package_pin A4 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Ram2Data[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ram2Data[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Ram2Data[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ram2Data[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Ram2Data[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {Ram2Data[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Ram2Data[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {Ram2Data[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {Ram2Data[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {Ram2Data[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {Ram2Data[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {Ram2Data[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {Ram2Data[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {Ram2Data[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {Ram2Data[0]}]
endgroup
save_constraints
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin U10 [get_ports data_ready]
endgroup
startgroup
set_property package_pin C1 [get_ports FlashByte]
endgroup
startgroup
set_property package_pin C2 [get_ports FlashCE]
endgroup
startgroup
set_property package_pin E4 [get_ports FlashCE]
endgroup
startgroup
set_property package_pin E1 [get_ports FlashOE]
endgroup
startgroup
set_property package_pin D1 [get_ports FlashRP]
endgroup
startgroup
set_property package_pin C2 [get_ports FlashVpen]
endgroup
startgroup
set_property package_pin D4 [get_ports FlashWE]
endgroup
save_constraints
startgroup
set_property package_pin M15 [get_ports Ram1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports Ram1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports Ram1WE]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin A16 [get_ports data_ready]
endgroup
startgroup
set_property package_pin U10 [get_ports rst]
endgroup
startgroup
set_property package_pin D14 [get_ports tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 26 19:34:55 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
