// Seed: 739409699
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(posedge 1) begin
    id_3 <= id_1;
  end
  logic id_5;
endmodule
