# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../J_7_RC_Servo.srcs/sources_1/new/Hex_to_7_Seg.vhd" \
"../../../../J_7_RC_Servo.srcs/sim_1/new/test_Hex_to_7_Seg.vhd" \

# Do not sort compile order
nosort
