<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p118" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_118{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t2_118{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_118{left:96px;bottom:68px;letter-spacing:0.1px;}
#t4_118{left:69px;bottom:1084px;}
#t5_118{left:95px;bottom:1088px;letter-spacing:-0.22px;}
#t6_118{left:168px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_118{left:69px;bottom:1061px;}
#t8_118{left:95px;bottom:1065px;letter-spacing:-0.16px;}
#t9_118{left:134px;bottom:1065px;}
#ta_118{left:151px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tb_118{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_118{left:69px;bottom:1022px;}
#td_118{left:95px;bottom:1025px;letter-spacing:-0.18px;}
#te_118{left:145px;bottom:1025px;}
#tf_118{left:163px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_118{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_118{left:69px;bottom:982px;}
#ti_118{left:95px;bottom:985px;letter-spacing:-0.16px;}
#tj_118{left:139px;bottom:985px;}
#tk_118{left:157px;bottom:985px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tl_118{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_118{left:69px;bottom:942px;}
#tn_118{left:95px;bottom:946px;letter-spacing:-0.16px;}
#to_118{left:139px;bottom:946px;}
#tp_118{left:157px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_118{left:95px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_118{left:69px;bottom:902px;}
#ts_118{left:95px;bottom:906px;letter-spacing:-0.16px;}
#tt_118{left:139px;bottom:906px;}
#tu_118{left:157px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_118{left:95px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_118{left:69px;bottom:863px;}
#tx_118{left:95px;bottom:866px;letter-spacing:-0.13px;}
#ty_118{left:130px;bottom:866px;}
#tz_118{left:147px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_118{left:69px;bottom:840px;}
#t11_118{left:95px;bottom:843px;letter-spacing:-0.16px;}
#t12_118{left:130px;bottom:843px;}
#t13_118{left:148px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_118{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_118{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t16_118{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t17_118{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t18_118{left:69px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_118{left:69px;bottom:727px;}
#t1a_118{left:95px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_118{left:95px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1c_118{left:175px;bottom:713px;letter-spacing:-0.17px;}
#t1d_118{left:255px;bottom:713px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1e_118{left:294px;bottom:713px;letter-spacing:-0.13px;}
#t1f_118{left:319px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_118{left:715px;bottom:713px;letter-spacing:-0.21px;}
#t1h_118{left:748px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1i_118{left:95px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_118{left:69px;bottom:670px;}
#t1k_118{left:95px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_118{left:95px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_118{left:69px;bottom:630px;}
#t1n_118{left:95px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_118{left:69px;bottom:584px;letter-spacing:-0.09px;}
#t1p_118{left:154px;bottom:584px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1q_118{left:69px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_118{left:69px;bottom:543px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1s_118{left:69px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_118{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_118{left:69px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_118{left:69px;bottom:476px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1w_118{left:69px;bottom:453px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t1x_118{left:69px;bottom:436px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1y_118{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1z_118{left:440px;bottom:386px;letter-spacing:-0.16px;}
#t20_118{left:122px;bottom:362px;}
#t21_118{left:148px;bottom:366px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t22_118{left:148px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t23_118{left:122px;bottom:326px;}
#t24_118{left:148px;bottom:329px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t25_118{left:148px;bottom:312px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#t26_118{left:148px;bottom:295px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t27_118{left:69px;bottom:246px;letter-spacing:-0.09px;}
#t28_118{left:154px;bottom:246px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t29_118{left:69px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2a_118{left:69px;bottom:205px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#t2b_118{left:69px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t2c_118{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t2d_118{left:69px;bottom:137px;}
#t2e_118{left:95px;bottom:140px;}
#t2f_118{left:110px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t2g_118{left:69px;bottom:114px;}
#t2h_118{left:95px;bottom:118px;}
#t2i_118{left:107px;bottom:118px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_118{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s2_118{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_118{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s4_118{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s5_118{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_118{font-size:17px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_118{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts118" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg118Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg118" style="-webkit-user-select: none;"><object width="935" height="1210" data="118/118.svg" type="image/svg+xml" id="pdf118" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_118" class="t s1_118">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_118" class="t s2_118">3-8 </span><span id="t3_118" class="t s2_118">Vol. 2A </span>
<span id="t4_118" class="t s3_118">• </span><span id="t5_118" class="t s4_118">&lt;ZMM0&gt; </span><span id="t6_118" class="t s5_118">— Indicates use of the ZMM0 register as an implicit argument. </span>
<span id="t7_118" class="t s3_118">• </span><span id="t8_118" class="t s4_118">{er} </span><span id="t9_118" class="t s5_118">— </span><span id="ta_118" class="t s5_118">Indicates support for embedded rounding control, which is only applicable to the register-register form </span>
<span id="tb_118" class="t s5_118">of the instruction. This also implies support for SAE (Suppress All Exceptions). </span>
<span id="tc_118" class="t s3_118">• </span><span id="td_118" class="t s4_118">{sae} </span><span id="te_118" class="t s5_118">— </span><span id="tf_118" class="t s5_118">Indicates support for SAE (Suppress All Exceptions). This is used for instructions that support SAE, </span>
<span id="tg_118" class="t s5_118">but do not support embedded rounding control. </span>
<span id="th_118" class="t s3_118">• </span><span id="ti_118" class="t s4_118">SRC1 </span><span id="tj_118" class="t s5_118">— </span><span id="tk_118" class="t s5_118">Denotes the first source operand in the instruction syntax of an instruction encoded with the </span>
<span id="tl_118" class="t s5_118">VEX/EVEX prefix and having two or more source operands. </span>
<span id="tm_118" class="t s3_118">• </span><span id="tn_118" class="t s4_118">SRC2 </span><span id="to_118" class="t s5_118">— </span><span id="tp_118" class="t s5_118">Denotes the second source operand in the instruction syntax of an instruction encoded with the </span>
<span id="tq_118" class="t s5_118">VEX/EVEX prefix and having two or more source operands. </span>
<span id="tr_118" class="t s3_118">• </span><span id="ts_118" class="t s4_118">SRC3 </span><span id="tt_118" class="t s5_118">— </span><span id="tu_118" class="t s5_118">Denotes the third source operand in the instruction syntax of an instruction encoded with the </span>
<span id="tv_118" class="t s5_118">VEX/EVEX prefix and having three source operands. </span>
<span id="tw_118" class="t s3_118">• </span><span id="tx_118" class="t s4_118">SRC </span><span id="ty_118" class="t s5_118">— </span><span id="tz_118" class="t s5_118">The source in a single-source instruction. </span>
<span id="t10_118" class="t s3_118">• </span><span id="t11_118" class="t s4_118">DST </span><span id="t12_118" class="t s5_118">— </span><span id="t13_118" class="t s5_118">The destination in an instruction. This field is encoded by reg_field. </span>
<span id="t14_118" class="t s5_118">In the instruction encoding, the MODRM byte is represented several ways depending on the role it plays. The </span>
<span id="t15_118" class="t s5_118">MODRM byte has 3 fields: 2-bit MODRM.MOD field, a 3-bit MODRM.REG field and a 3-bit MODRM.RM field. When all </span>
<span id="t16_118" class="t s5_118">bits of the MODRM byte have fixed values for an instruction, the 2-hex nibble value of that byte is presented after </span>
<span id="t17_118" class="t s5_118">the opcode in the encoding boxes on the instruction description pages. When only some fields of the MODRM byte </span>
<span id="t18_118" class="t s5_118">must contain fixed values, those values are specified as follows: </span>
<span id="t19_118" class="t s3_118">• </span><span id="t1a_118" class="t s5_118">If only the MODRM.MOD must be 0b11, and MODRM.REG and MODRM.RM fields are unrestricted, this is </span>
<span id="t1b_118" class="t s5_118">denoted as </span><span id="t1c_118" class="t s4_118">11:rrr:bbb</span><span id="t1d_118" class="t s5_118">. The </span><span id="t1e_118" class="t s4_118">rrr </span><span id="t1f_118" class="t s5_118">correspond to the 3-bits of the MODRM.REG field and the </span><span id="t1g_118" class="t s4_118">bbb </span><span id="t1h_118" class="t s5_118">correspond to </span>
<span id="t1i_118" class="t s5_118">the 3-bits of the MODMR.RM field. </span>
<span id="t1j_118" class="t s3_118">• </span><span id="t1k_118" class="t s5_118">If the MODRM.MOD field is constrained to be a value other than 0b11, i.e., it must be one of 0b00, 0b01, or </span>
<span id="t1l_118" class="t s5_118">0b10, then we use the notation !(11). </span>
<span id="t1m_118" class="t s3_118">• </span><span id="t1n_118" class="t s5_118">If the MODRM.REG field had a specific required value, e.g., 0b101, that would be denoted as mm:101:bbb. </span>
<span id="t1o_118" class="t s6_118">3.1.1.4 </span><span id="t1p_118" class="t s6_118">Operand Encoding Column in the Instruction Summary Table </span>
<span id="t1q_118" class="t s5_118">The “operand encoding” column is abbreviated as Op/En in the Instruction Summary table heading. Instruction </span>
<span id="t1r_118" class="t s5_118">operand encoding information is provided for each assembly instruction syntax using a letter to cross reference to </span>
<span id="t1s_118" class="t s5_118">a row entry in the operand encoding definition table that follows the instruction summary table. The operand </span>
<span id="t1t_118" class="t s5_118">encoding table in each instruction reference page lists each instruction operand (according to each instruction </span>
<span id="t1u_118" class="t s5_118">syntax and operand ordering shown in the instruction column) relative to the ModRM byte, VEX.vvvv field or addi- </span>
<span id="t1v_118" class="t s5_118">tional operand encoding placement. </span>
<span id="t1w_118" class="t s5_118">EVEX encoded instructions employ compressed disp8*N encoding of the displacement bytes, where N is defined in </span>
<span id="t1x_118" class="t s5_118">Table 2-34 and Table 2-35, according to tupletypes. The tupletype for an instruction is listed in the operand </span>
<span id="t1y_118" class="t s5_118">encoding definition table where applicable. </span>
<span id="t1z_118" class="t s7_118">NOTES </span>
<span id="t20_118" class="t s3_118">• </span><span id="t21_118" class="t s5_118">The letters in the Op/En column of an instruction apply ONLY to the encoding definition table </span>
<span id="t22_118" class="t s5_118">immediately following the instruction summary table. </span>
<span id="t23_118" class="t s3_118">• </span><span id="t24_118" class="t s5_118">In the encoding definition table, the letter ‘r’ within a pair of parenthesis denotes the content of </span>
<span id="t25_118" class="t s5_118">the operand will be read by the processor. The letter ‘w’ within a pair of parenthesis denotes the </span>
<span id="t26_118" class="t s5_118">content of the operand will be updated by the processor. </span>
<span id="t27_118" class="t s6_118">3.1.1.5 </span><span id="t28_118" class="t s6_118">64/32-bit Mode Column in the Instruction Summary Table </span>
<span id="t29_118" class="t s5_118">The “64/32-bit Mode” column indicates whether the opcode sequence is supported in (a) 64-bit mode or (b) the </span>
<span id="t2a_118" class="t s5_118">Compatibility mode and other IA-32 modes that apply in conjunction with the CPUID feature flag associated specific </span>
<span id="t2b_118" class="t s5_118">instruction extensions. </span>
<span id="t2c_118" class="t s5_118">The 64-bit mode support is to the left of the ‘slash’ and has the following notation: </span>
<span id="t2d_118" class="t s3_118">• </span><span id="t2e_118" class="t s4_118">V </span><span id="t2f_118" class="t s5_118">— Supported. </span>
<span id="t2g_118" class="t s3_118">• </span><span id="t2h_118" class="t s4_118">I </span><span id="t2i_118" class="t s5_118">— Not supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
