// Seed: 3871435351
module module_0 ();
  specify
    (id_1 => id_2) = (1'b0 : -1  : id_1, id_2  : id_2  : id_2 & -1);
    (id_3 => id_4) = 1;
    specparam id_5 = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_15 = 32'd59,
    parameter id_18 = 32'd86,
    parameter id_21 = 32'd9,
    parameter id_23 = 32'd57,
    parameter id_3  = 32'd35,
    parameter id_8  = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    _id_21
);
  inout wire _id_21;
  input wire id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  output wire id_19;
  input wire _id_18;
  output wire id_17;
  input wire id_16;
  input wire _id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire _id_8;
  output logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  output reg id_2;
  inout logic [7:0] id_1;
  logic id_22 = id_10;
  assign id_1['d0] = 1;
  assign id_1[id_18-:1] = 1;
  tri0 [1 : id_15  -  -1 'd0] _id_23 = -1;
  assign id_7[id_8] = {-1{-1}};
  wand [id_3 : -1 'b0] id_24 = 1;
  always @(1 or posedge id_21) begin : LABEL_0
    id_2 <= -1;
    if (1) begin : LABEL_1
      #1;
      $unsigned(72);
      ;
    end
  end
  assign id_7[id_23] = id_15;
  parameter id_25 = 1;
endmodule
