

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Tue May 21 19:05:44 2019

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        BCP
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|      6.89|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: r_0_peak_reg_V_read_1 (7)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:0  %r_0_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_0_peak_reg_V_read)

ST_1: data_int_V_read (8)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:1  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (9)  [1/1] 0.00ns  loc: src/TPG.cc:30
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:2  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: lhs_V (10)  [1/1] 0.00ns  loc: src/TPG.cc:36
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:3  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_1: r_V (11)  [1/1] 0.00ns  loc: src/TPG.cc:36
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:4  %r_V = add i13 -106, %lhs_V

ST_1: lhs_V_1 (12)  [1/1] 0.00ns  loc: src/TPG.cc:38
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:5  %lhs_V_1 = sext i13 %r_V to i21

ST_1: r_V_1 (13)  [1/1] 4.89ns  loc: src/TPG.cc:38
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:6  %r_V_1 = mul i21 183, %lhs_V_1

ST_1: tmp_s (14)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:7  %tmp_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %r_V_1, i32 7, i32 20)

ST_1: r_3_shift_reg_V_rea (15)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:8  %r_3_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_3_shift_reg_V)

ST_1: r_2_shift_reg_V_rea (17)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:10  %r_2_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_2_shift_reg_V)

ST_1: extLd3 (18)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:11  %extLd3 = sext i14 %r_2_shift_reg_V_rea to i18

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:12  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_3_shift_reg_V, i14 %r_2_shift_reg_V_rea)

ST_1: r_1_shift_reg_V_rea (22)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:15  %r_1_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_1_shift_reg_V)

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:16  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_2_shift_reg_V, i14 %r_1_shift_reg_V_rea)

ST_1: r_0_shift_reg_V_rea (26)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:19  %r_0_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_0_shift_reg_V)

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:21  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_1_shift_reg_V, i14 %r_0_shift_reg_V_rea)

ST_1: StgValue_20 (30)  [1/1] 0.00ns  loc: src/TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:23  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_0_shift_reg_V, i14 %tmp_s)

ST_1: lhs_V_4 (41)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:34  %lhs_V_4 = zext i18 %extLd3 to i25

ST_1: r_V_4 (42)  [1/1] 4.89ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:35  %r_V_4 = mul i25 -35, %lhs_V_4

ST_1: mul_V (43)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:36  %mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)

ST_1: tmp_6 (44)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:37  %tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_1_shift_reg_V_rea, i32 2, i32 13)

ST_1: tmp_15 (70)  [1/1] 0.00ns  loc: src/TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:63  %tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 12, i32 18)

ST_1: icmp (71)  [1/1] 1.18ns  loc: src/TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:64  %icmp = icmp sgt i7 %tmp_15, 0


 <State 2>: 6.89ns
ST_2: extLd (27)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:20  %extLd = sext i14 %r_0_shift_reg_V_rea to i18

ST_2: tmp_11 (31)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:24  %tmp_11 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_3_shift_reg_V_rea, i5 0)

ST_2: p_shl (32)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:25  %p_shl = sext i19 %tmp_11 to i23

ST_2: p_shl_cast (33)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:26  %p_shl_cast = zext i23 %p_shl to i24

ST_2: p_neg (34)  [1/1] 1.51ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:27  %p_neg = sub i24 0, %p_shl_cast

ST_2: p_neg_cast (35)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:28  %p_neg_cast = sext i24 %p_neg to i25

ST_2: tmp_14 (36)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:29  %tmp_14 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %r_3_shift_reg_V_rea, i2 0)

ST_2: p_shl1 (37)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:30  %p_shl1 = sext i16 %tmp_14 to i20

ST_2: p_shl1_cast (38)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:31  %p_shl1_cast = zext i20 %p_shl1 to i25

ST_2: r_V_2 (39)  [1/1] 1.51ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:32  %r_V_2 = sub i25 %p_neg_cast, %p_shl1_cast

ST_2: tmp_529 (40)  [1/1] 0.00ns  loc: src/TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:33  %tmp_529 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

ST_2: tmp_7 (45)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:38  %tmp_7 = sext i12 %tmp_6 to i16

ST_2: tmp_22_1_cast (46)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:39  %tmp_22_1_cast = zext i16 %tmp_7 to i19

ST_2: lhs_V_4_2_cast7 (47)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:40  %lhs_V_4_2_cast7 = zext i18 %extLd to i24

ST_2: tmp (48)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:41  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_0_shift_reg_V_rea, i5 0)

ST_2: p_shl2 (49)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:42  %p_shl2 = sext i19 %tmp to i23

ST_2: p_shl2_cast (50)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:43  %p_shl2_cast = zext i23 %p_shl2 to i24

ST_2: r_V_4_2 (51)  [1/1] 1.51ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:44  %r_V_4_2 = sub i24 %p_shl2_cast, %lhs_V_4_2_cast7

ST_2: tmp_9 (52)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:45  %tmp_9 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_2, i32 6, i32 23)

ST_2: tmp_10 (53)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:46  %tmp_10 = sext i18 %tmp_9 to i19

ST_2: tmp_4 (54)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:47  %tmp_4 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_s, i5 0)

ST_2: p_shl3 (55)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:48  %p_shl3 = sext i19 %tmp_4 to i23

ST_2: p_shl3_cast (56)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:49  %p_shl3_cast = zext i23 %p_shl3 to i24

ST_2: tmp_5 (57)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:50  %tmp_5 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_s, i3 0)

ST_2: p_shl4 (58)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:51  %p_shl4 = sext i17 %tmp_5 to i21

ST_2: p_shl4_cast (59)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:52  %p_shl4_cast = zext i21 %p_shl4 to i24

ST_2: r_V_4_3 (60)  [1/1] 1.51ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:53  %r_V_4_3 = sub i24 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_12 (61)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:54  %tmp_12 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_3, i32 6, i32 23)

ST_2: tmp_13 (62)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:55  %tmp_13 = sext i18 %tmp_12 to i19

ST_2: tmp3 (63)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:56  %tmp3 = add i19 %tmp_22_1_cast, %tmp_10

ST_2: tmp5 (64)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:57  %tmp5 = add i19 %tmp_529, %tmp_13

ST_2: tmp4 (65)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:58  %tmp4 = add i19 %tmp5, %mul_V

ST_2: r_0_peak_reg_V_writ (66)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:59  %r_0_peak_reg_V_writ = add i19 %tmp4, %tmp3


 <State 3>: 2.02ns
ST_3: tmp_526 (16)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:9  %tmp_526 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty (20)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:13  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_526)

ST_3: tmp_527 (21)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:14  %tmp_527 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty_38 (24)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:17  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_527)

ST_3: tmp_528 (25)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:18  %tmp_528 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty_39 (29)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:22  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_528)

ST_3: tmp_1 (67)  [1/1] 1.31ns  loc: src/TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:60  %tmp_1 = icmp slt i19 %r_0_peak_reg_V_writ, %r_0_peak_reg_V_read_1

ST_3: tmp_2 (68)  [1/1] 1.31ns  loc: src/TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:61  %tmp_2 = icmp sgt i19 %r_0_peak_reg_V_read_1, 0

ST_3: or_cond (69)  [1/1] 0.00ns  loc: src/TPG.cc:64 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:62  %or_cond = and i1 %tmp_1, %tmp_2

ST_3: tmp_8 (72)  [1/1] 0.00ns  loc: src/TPG.cc:70 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:65  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 2, i32 17)

ST_3: tmpPeak_V (73)  [1/1] 0.00ns  loc: src/TPG.cc:67 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:66  %tmpPeak_V = select i1 %icmp, i16 1023, i16 %tmp_8

ST_3: agg_result_V_1 (74)  [1/1] 0.71ns  loc: src/TPG.cc:64 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:67  %agg_result_V_1 = select i1 %or_cond, i16 %tmpPeak_V, i16 0

ST_3: mrv (75)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:68  %mrv = insertvalue { i16, i19 } undef, i16 %agg_result_V_1, 0

ST_3: mrv_1 (76)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:69  %mrv_1 = insertvalue { i16, i19 } %mrv, i19 %r_0_peak_reg_V_writ, 1

ST_3: StgValue_74 (77)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:70  ret { i16, i19 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.33ns, clock uncertainty: 1.04ns.

 <State 1>: 4.89ns
The critical path consists of the following:
	wire read on port 'data_int_V' [8]  (0 ns)
	'add' operation ('r.V', src/TPG.cc:36) [11]  (0 ns)
	'mul' operation ('r.V', src/TPG.cc:38) [13]  (4.89 ns)

 <State 2>: 6.89ns
The critical path consists of the following:
	'sub' operation ('p_neg', src/TPG.cc:50) [34]  (1.51 ns)
	'sub' operation ('r.V', src/TPG.cc:50) [39]  (1.51 ns)
	'add' operation ('tmp5', src/TPG.cc:57) [64]  (1.29 ns)
	'add' operation ('tmp4', src/TPG.cc:57) [65]  (1.29 ns)
	'add' operation ('r[0].peak_reg.V', src/TPG.cc:57) [66]  (1.29 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'icmp' operation ('tmp_1', src/TPG.cc:64) [67]  (1.31 ns)
	'and' operation ('or_cond', src/TPG.cc:64) [69]  (0 ns)
	'select' operation ('agg_result_V_1', src/TPG.cc:64) [74]  (0.71 ns)
	'insertvalue' operation ('mrv', src/TPG.cc:77) [75]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
