Mar 22 23:32:58.650 VM: renamed from 'R3' to 'Router3'Mar 22 23:42:37.624 VTTY: Console port: waiting connection on tcp port 2003 for protocol IPv4 (FD 12)
Mar 22 23:42:37.624 VTTY: AUX port: waiting connection on tcp port 2503 for protocol IPv4 (FD 13)
Mar 22 23:42:37.669 slot0: C/H/S settings = 16/4/32
Mar 22 23:42:37.673 slot1: C/H/S settings = 0/4/32
Mar 22 23:42:38.068 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x611454bc,JIT on)
Mar 22 23:42:38.068 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 22 23:42:38.228 ROM: Microcode has started.
Mar 22 23:42:38.239 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 22 23:42:38.424 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Mar 22 23:42:38.424 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Mar 22 23:42:39.222 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 22 23:42:39.266 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Mar 22 23:42:39.266 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Mar 22 23:42:39.266 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Mar 22 23:42:39.267 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Mar 22 23:42:39.268 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Mar 22 23:42:39.269 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Mar 22 23:42:39.270 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Mar 22 23:42:39.270 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Mar 22 23:42:39.270 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Mar 22 23:42:39.270 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Mar 22 23:42:39.277 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Mar 22 23:42:39.277 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Mar 22 23:42:40.971 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:42:41.097 CPU0: JIT: flushing data structures (compiled pages=224)
Mar 22 23:42:41.217 ROM: trying to read bootvar 'BOOT'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'BOOTLDR'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'RSHELF'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'DSHELF'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'DSHELFINFO'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'CHRG_ID'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'SLOTCACHE'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'OVERTEMP'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'DIAG'
Mar 22 23:42:41.217 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 22 23:42:41.244 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:42:41.343 CPU0: JIT: flushing data structures (compiled pages=225)
Mar 22 23:42:41.557 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Mar 22 23:42:41.557 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Mar 22 23:42:41.557 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Mar 22 23:42:41.557 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Mar 22 23:42:41.557 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Mar 22 23:42:41.557 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Mar 22 23:42:41.558 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Mar 22 23:42:41.558 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Mar 22 23:42:41.558 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Mar 22 23:42:41.700 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:41.844 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:42.004 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:42.151 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:42.295 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:42.439 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Mar 22 23:42:42.440 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Mar 22 23:42:42.440 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Mar 22 23:42:42.440 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Mar 22 23:42:42.440 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Mar 22 23:42:42.440 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Mar 22 23:42:42.441 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Mar 22 23:42:42.441 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Mar 22 23:42:42.519 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:42:42.631 CPU0: JIT: flushing data structures (compiled pages=236)
Mar 22 23:42:43.284 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:42:43.545 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Mar 22 23:42:43.565 CPU0: JIT: flushing data structures (compiled pages=226)
Mar 22 23:42:43.681 CPU0: JIT: partial JIT flush (count=194)
Mar 22 23:42:43.787 CPU0: JIT: flushing data structures (compiled pages=226)
Mar 22 23:42:43.926 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:42:44.039 CPU0: JIT: flushing data structures (compiled pages=226)
Mar 22 23:42:44.482 CPU0: JIT: partial JIT flush (count=166)
Mar 22 23:42:44.592 CPU0: JIT: flushing data structures (compiled pages=223)
Mar 22 23:42:44.717 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:42:44.818 CPU0: JIT: flushing data structures (compiled pages=225)
Mar 22 23:42:44.938 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:42:45.146 CPU0: JIT: flushing data structures (compiled pages=235)
Mar 22 23:42:45.268 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:42:45.387 CPU0: JIT: flushing data structures (compiled pages=233)
Mar 22 23:42:45.513 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:42:45.623 CPU0: JIT: flushing data structures (compiled pages=241)
Mar 22 23:42:45.780 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:42:46.110 CPU0: JIT: flushing data structures (compiled pages=236)
Mar 22 23:42:46.237 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:42:46.908 CPU0: JIT: flushing data structures (compiled pages=234)
Mar 22 23:42:46.981 ROM: trying to read bootvar 'PMDEBUG'
Mar 22 23:42:47.010 ROM: trying to read bootvar 'MONDEBUG'
Mar 22 23:42:47.077 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:42:47.545 CPU0: JIT: flushing data structures (compiled pages=235)
Mar 22 23:42:47.898 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:42:48.114 CPU0: JIT: flushing data structures (compiled pages=244)
Mar 22 23:42:48.147 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Mar 22 23:42:48.148 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Mar 22 23:42:48.167 VTTY: Console port is now connected (accept_fd=12,conn_fd=19)
Mar 22 23:42:48.288 CPU0: JIT: partial JIT flush (count=187)
Mar 22 23:42:48.425 CPU0: JIT: flushing data structures (compiled pages=250)
Mar 22 23:42:48.542 CPU0: JIT: partial JIT flush (count=203)
Mar 22 23:42:48.629 CPU0: JIT: flushing data structures (compiled pages=234)
Mar 22 23:42:48.789 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:42:48.921 CPU0: JIT: flushing data structures (compiled pages=243)
Mar 22 23:42:49.089 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:42:49.210 CPU0: JIT: flushing data structures (compiled pages=240)
Mar 22 23:42:49.439 CPU0: JIT: partial JIT flush (count=172)
Mar 22 23:42:49.514 CPU0: JIT: flushing data structures (compiled pages=232)
Mar 22 23:42:49.616 CPU0: JIT: partial JIT flush (count=203)
Mar 22 23:42:49.723 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Mar 22 23:42:49.724 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Mar 22 23:42:49.736 CPU0: JIT: flushing data structures (compiled pages=238)
Mar 22 23:42:49.780 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 22 23:42:49.929 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:42:50.208 CPU0: JIT: flushing data structures (compiled pages=242)
Mar 22 23:42:50.327 CPU0: JIT: partial JIT flush (count=193)
Mar 22 23:42:50.465 CPU0: JIT: flushing data structures (compiled pages=255)
Mar 22 23:42:50.679 CPU0: JIT: partial JIT flush (count=193)
Mar 22 23:42:50.789 CPU0: JIT: flushing data structures (compiled pages=267)
Mar 22 23:42:50.931 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:42:51.029 CPU0: JIT: flushing data structures (compiled pages=259)
Mar 22 23:42:51.081 ROM: trying to set bootvar 'BSI=0'
Mar 22 23:42:51.097 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 22 23:42:51.097 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 22 23:42:51.157 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 22 23:42:51.287 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:42:51.568 CPU0: JIT: flushing data structures (compiled pages=264)
Mar 22 23:42:52.128 CPU0: JIT: partial JIT flush (count=169)
Mar 22 23:42:52.907 CPU0: JIT: flushing data structures (compiled pages=260)
Mar 22 23:42:57.276 CPU0: JIT: partial JIT flush (count=173)
Mar 22 23:43:07.195 CPU0: JIT: flushing data structures (compiled pages=263)
Mar 22 23:43:11.880 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:43:21.941 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:24.065 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:43:26.841 CPU0: JIT: flushing data structures (compiled pages=266)
Mar 22 23:43:29.563 CPU0: JIT: partial JIT flush (count=165)
Mar 22 23:43:29.883 CPU0: JIT: flushing data structures (compiled pages=267)
Mar 22 23:43:31.858 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:43:32.872 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:33.009 CPU0: JIT: partial JIT flush (count=192)
Mar 22 23:43:34.115 CPU0: JIT: flushing data structures (compiled pages=261)
Mar 22 23:43:34.782 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:43:34.927 CPU0: JIT: flushing data structures (compiled pages=266)
Mar 22 23:43:41.649 CPU0: JIT: partial JIT flush (count=171)
Mar 22 23:43:41.744 CPU0: JIT: flushing data structures (compiled pages=266)
Mar 22 23:43:41.844 CPU0: JIT: partial JIT flush (count=209)
Mar 22 23:43:41.937 CPU0: JIT: flushing data structures (compiled pages=257)
Mar 22 23:43:43.526 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:43:43.631 CPU0: JIT: flushing data structures (compiled pages=266)
Mar 22 23:43:43.734 CPU0: JIT: partial JIT flush (count=213)
Mar 22 23:43:43.824 CPU0: JIT: flushing data structures (compiled pages=250)
Mar 22 23:43:43.924 CPU0: JIT: partial JIT flush (count=200)
Mar 22 23:43:45.328 CPU0: JIT: flushing data structures (compiled pages=262)
Mar 22 23:43:46.105 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:43:47.166 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:47.394 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:43:47.492 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:52.685 CPU0: JIT: partial JIT flush (count=169)
Mar 22 23:43:52.764 CPU0: JIT: flushing data structures (compiled pages=263)
Mar 22 23:43:52.857 CPU0: JIT: partial JIT flush (count=207)
Mar 22 23:43:54.399 CPU0: JIT: flushing data structures (compiled pages=262)
Mar 22 23:43:54.506 CPU0: JIT: partial JIT flush (count=213)
Mar 22 23:43:54.601 CPU0: JIT: flushing data structures (compiled pages=253)
Mar 22 23:43:54.699 CPU0: JIT: partial JIT flush (count=206)
Mar 22 23:43:55.792 CPU0: JIT: flushing data structures (compiled pages=263)
Mar 22 23:43:56.353 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:43:56.455 CPU0: JIT: flushing data structures (compiled pages=275)
Mar 22 23:43:56.869 CPU0: JIT: partial JIT flush (count=197)
Mar 22 23:43:56.999 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 22 23:43:57.000 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Mar 22 23:43:57.030 CPU0: JIT: flushing data structures (compiled pages=274)
Mar 22 23:43:57.158 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:43:57.270 CPU0: JIT: flushing data structures (compiled pages=273)
Mar 22 23:43:57.389 CPU0: JIT: partial JIT flush (count=199)
Mar 22 23:43:57.586 CPU0: JIT: flushing data structures (compiled pages=267)
Mar 22 23:43:58.128 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:43:58.241 CPU0: JIT: flushing data structures (compiled pages=268)
Mar 22 23:43:58.362 CPU0: JIT: partial JIT flush (count=191)
Mar 22 23:43:58.466 CPU0: JIT: flushing data structures (compiled pages=268)
Mar 22 23:43:58.589 CPU0: JIT: partial JIT flush (count=193)
Mar 22 23:43:58.690 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:58.800 CPU0: JIT: partial JIT flush (count=191)
Mar 22 23:43:58.904 CPU0: JIT: flushing data structures (compiled pages=274)
Mar 22 23:43:59.024 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:43:59.126 CPU0: JIT: flushing data structures (compiled pages=265)
Mar 22 23:43:59.245 CPU0: JIT: partial JIT flush (count=192)
Mar 22 23:43:59.416 CPU0: JIT: flushing data structures (compiled pages=292)
Mar 22 23:44:00.297 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:44:06.649 CPU0: JIT: flushing data structures (compiled pages=287)
Mar 22 23:44:13.150 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:44:15.322 CPU0: JIT: flushing data structures (compiled pages=288)
Mar 22 23:44:16.996 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:44:18.567 CPU0: JIT: flushing data structures (compiled pages=289)
Mar 22 23:44:20.593 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:44:23.149 CPU0: JIT: flushing data structures (compiled pages=291)
Mar 22 23:44:23.901 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:44:25.062 ROM: trying to set bootvar 'RANDOM_NUM=2137560342'
Mar 22 23:44:25.194 CPU0: JIT: flushing data structures (compiled pages=290)
Mar 22 23:44:25.823 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:44:43.924 CPU0: JIT: flushing data structures (compiled pages=290)
Mar 22 23:44:46.828 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:44:54.427 CPU0: JIT: flushing data structures (compiled pages=293)
Mar 22 23:45:12.608 CPU0: JIT: partial JIT flush (count=171)
Mar 22 23:45:18.013 CPU0: JIT: flushing data structures (compiled pages=294)
Mar 22 23:45:22.907 CPU0: JIT: partial JIT flush (count=172)
Mar 22 23:45:23.739 CPU0: JIT: flushing data structures (compiled pages=296)
Mar 22 23:45:23.932 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:45:26.112 CPU0: JIT: flushing data structures (compiled pages=296)
Mar 22 23:45:27.330 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:45:29.887 CPU0: JIT: flushing data structures (compiled pages=296)
Mar 22 23:45:37.440 CPU0: JIT: partial JIT flush (count=168)
Mar 22 23:45:41.653 CPU0: JIT: flushing data structures (compiled pages=294)
Mar 22 23:45:45.709 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:45:45.987 CPU0: JIT: flushing data structures (compiled pages=298)
Mar 22 23:45:46.361 CPU0: JIT: partial JIT flush (count=194)
Mar 22 23:45:49.965 CPU0: JIT: flushing data structures (compiled pages=292)
Mar 22 23:45:51.488 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:45:52.480 CPU0: JIT: flushing data structures (compiled pages=292)
Mar 22 23:45:54.708 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:45:55.316 CPU0: JIT: flushing data structures (compiled pages=299)
Mar 22 23:45:55.510 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 22 23:45:55.541 CPU0: JIT: partial JIT flush (count=195)
Mar 22 23:45:55.654 CPU0: JIT: flushing data structures (compiled pages=300)
Mar 22 23:45:55.777 CPU0: JIT: partial JIT flush (count=200)
Mar 22 23:45:56.009 CPU0: JIT: flushing data structures (compiled pages=306)
Mar 22 23:45:56.512 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:45:56.611 CPU0: JIT: flushing data structures (compiled pages=298)
Mar 22 23:45:56.725 CPU0: JIT: partial JIT flush (count=196)
Mar 22 23:45:56.825 CPU0: JIT: flushing data structures (compiled pages=299)
Mar 22 23:45:56.941 CPU0: JIT: partial JIT flush (count=193)
Mar 22 23:45:57.044 CPU0: JIT: flushing data structures (compiled pages=298)
Mar 22 23:45:57.157 CPU0: JIT: partial JIT flush (count=194)
Mar 22 23:45:57.255 CPU0: JIT: flushing data structures (compiled pages=304)
Mar 22 23:45:57.384 CPU0: JIT: partial JIT flush (count=191)
Mar 22 23:45:57.486 CPU0: JIT: flushing data structures (compiled pages=301)
Mar 22 23:45:57.618 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:45:57.738 CPU0: JIT: flushing data structures (compiled pages=311)
Mar 22 23:45:58.043 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:45:59.389 CPU0: JIT: flushing data structures (compiled pages=315)
Mar 22 23:46:06.017 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:46:12.162 CPU0: JIT: flushing data structures (compiled pages=314)
Mar 22 23:46:16.023 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:46:18.065 CPU0: JIT: flushing data structures (compiled pages=316)
Mar 22 23:46:19.214 CPU0: JIT: partial JIT flush (count=195)
Mar 22 23:46:19.368 CPU0: JIT: flushing data structures (compiled pages=313)
Mar 22 23:46:23.543 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:46:26.024 CPU0: JIT: flushing data structures (compiled pages=317)
Mar 22 23:46:26.316 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:46:26.629 CPU0: JIT: flushing data structures (compiled pages=313)
Mar 22 23:46:28.803 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:46:29.371 CPU0: JIT: flushing data structures (compiled pages=317)
Mar 22 23:46:31.339 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:46:33.340 CPU0: JIT: flushing data structures (compiled pages=314)
Mar 22 23:46:38.240 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:46:41.645 CPU0: JIT: flushing data structures (compiled pages=320)
Mar 22 23:46:43.867 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:46:46.014 CPU0: JIT: flushing data structures (compiled pages=321)
Mar 22 23:46:47.477 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:46:47.676 CPU0: JIT: flushing data structures (compiled pages=316)
Mar 22 23:46:50.700 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:46:55.327 CPU0: JIT: flushing data structures (compiled pages=323)
Mar 22 23:46:56.255 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:46:56.618 CPU0: JIT: flushing data structures (compiled pages=319)
Mar 22 23:46:57.269 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:46:57.917 CPU0: JIT: flushing data structures (compiled pages=323)
Mar 22 23:46:58.832 CPU0: JIT: partial JIT flush (count=191)
Mar 22 23:47:01.270 CPU0: JIT: flushing data structures (compiled pages=322)
Mar 22 23:47:01.542 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:47:03.186 CPU0: JIT: flushing data structures (compiled pages=319)
Mar 22 23:47:03.532 CPU0: JIT: partial JIT flush (count=196)
Mar 22 23:47:06.009 CPU0: JIT: flushing data structures (compiled pages=320)
Mar 22 23:47:07.366 CPU0: JIT: partial JIT flush (count=190)
Mar 22 23:47:10.683 CPU0: JIT: flushing data structures (compiled pages=323)
Mar 22 23:47:13.348 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:47:17.395 CPU0: JIT: flushing data structures (compiled pages=324)
Mar 22 23:47:20.998 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:47:25.692 CPU0: JIT: flushing data structures (compiled pages=326)
Mar 22 23:47:27.435 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:47:29.866 CPU0: JIT: flushing data structures (compiled pages=324)
Mar 22 23:47:30.285 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:47:32.444 CPU0: JIT: flushing data structures (compiled pages=323)
Mar 22 23:47:34.839 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:47:36.021 CPU0: JIT: flushing data structures (compiled pages=315)
Mar 22 23:47:37.366 CPU0: JIT: partial JIT flush (count=190)
Mar 22 23:47:41.613 CPU0: JIT: flushing data structures (compiled pages=326)
Mar 22 23:47:43.340 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:47:46.007 CPU0: JIT: flushing data structures (compiled pages=329)
Mar 22 23:47:47.371 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:47:50.691 CPU0: JIT: flushing data structures (compiled pages=328)
Mar 22 23:47:56.023 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:47:57.396 CPU0: JIT: flushing data structures (compiled pages=325)
Mar 22 23:48:02.162 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:48:06.030 CPU0: JIT: flushing data structures (compiled pages=328)
Mar 22 23:48:07.369 CPU0: JIT: partial JIT flush (count=190)
Mar 22 23:48:12.163 CPU0: JIT: flushing data structures (compiled pages=329)
Mar 22 23:48:15.999 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:48:17.419 CPU0: JIT: flushing data structures (compiled pages=328)
Mar 22 23:48:22.174 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:48:26.013 CPU0: JIT: flushing data structures (compiled pages=332)
Mar 22 23:48:27.368 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:48:32.161 CPU0: JIT: flushing data structures (compiled pages=332)
Mar 22 23:48:36.367 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:48:40.994 CPU0: JIT: flushing data structures (compiled pages=333)
Mar 22 23:48:42.898 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:48:46.035 CPU0: JIT: flushing data structures (compiled pages=332)
Mar 22 23:48:47.372 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:48:50.243 CPU0: JIT: flushing data structures (compiled pages=333)
Mar 22 23:48:54.699 CPU0: JIT: partial JIT flush (count=175)
Mar 22 23:48:57.378 CPU0: JIT: flushing data structures (compiled pages=330)
Mar 22 23:49:01.003 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:49:06.403 CPU0: JIT: flushing data structures (compiled pages=333)
Mar 22 23:49:09.862 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:49:13.350 CPU0: JIT: flushing data structures (compiled pages=338)
Mar 22 23:49:17.397 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:49:22.151 CPU0: JIT: flushing data structures (compiled pages=337)
Mar 22 23:49:25.703 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:49:27.380 CPU0: JIT: flushing data structures (compiled pages=333)
Mar 22 23:49:32.265 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:49:37.293 CPU0: JIT: flushing data structures (compiled pages=336)
Mar 22 23:49:41.239 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:49:43.342 CPU0: JIT: flushing data structures (compiled pages=335)
Mar 22 23:49:46.039 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:49:47.410 CPU0: JIT: flushing data structures (compiled pages=336)
Mar 22 23:49:50.331 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:49:54.706 CPU0: JIT: flushing data structures (compiled pages=340)
Mar 22 23:49:57.385 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:50:02.177 CPU0: JIT: flushing data structures (compiled pages=342)
Mar 22 23:50:06.371 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:50:10.904 CPU0: JIT: flushing data structures (compiled pages=340)
Mar 22 23:50:15.311 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:50:17.415 CPU0: JIT: flushing data structures (compiled pages=341)
Mar 22 23:50:21.056 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:50:25.687 CPU0: JIT: flushing data structures (compiled pages=343)
Mar 22 23:50:27.383 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:50:32.176 CPU0: JIT: flushing data structures (compiled pages=343)
Mar 22 23:50:37.278 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:50:41.033 CPU0: JIT: flushing data structures (compiled pages=344)
Mar 22 23:50:43.458 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:50:47.298 CPU0: JIT: flushing data structures (compiled pages=344)
Mar 22 23:50:50.700 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:50:54.702 CPU0: JIT: flushing data structures (compiled pages=346)
Mar 22 23:50:57.375 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:51:02.180 CPU0: JIT: flushing data structures (compiled pages=347)
Mar 22 23:51:06.392 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:51:10.692 CPU0: JIT: flushing data structures (compiled pages=345)
Mar 22 23:51:14.379 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:51:17.411 CPU0: JIT: flushing data structures (compiled pages=347)
Mar 22 23:51:22.170 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:51:26.020 CPU0: JIT: flushing data structures (compiled pages=349)
Mar 22 23:51:27.394 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:51:31.030 CPU0: JIT: flushing data structures (compiled pages=350)
Mar 22 23:51:37.300 CPU0: JIT: partial JIT flush (count=176)
Mar 22 23:51:41.522 CPU0: JIT: flushing data structures (compiled pages=348)
Mar 22 23:51:43.341 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:51:46.033 CPU0: JIT: flushing data structures (compiled pages=350)
Mar 22 23:51:47.414 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:51:50.700 CPU0: JIT: flushing data structures (compiled pages=351)
Mar 22 23:51:55.321 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:51:57.377 CPU0: JIT: flushing data structures (compiled pages=350)
Mar 22 23:52:02.154 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:52:06.386 CPU0: JIT: flushing data structures (compiled pages=350)
Mar 22 23:52:10.687 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:52:13.352 CPU0: JIT: flushing data structures (compiled pages=356)
Mar 22 23:52:17.407 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:52:21.024 CPU0: JIT: flushing data structures (compiled pages=356)
Mar 22 23:52:25.711 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:52:27.418 CPU0: JIT: flushing data structures (compiled pages=352)
Mar 22 23:52:32.164 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:52:37.286 CPU0: JIT: flushing data structures (compiled pages=354)
Mar 22 23:52:41.547 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:52:43.355 CPU0: JIT: flushing data structures (compiled pages=353)
Mar 22 23:52:46.022 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:52:47.431 CPU0: JIT: flushing data structures (compiled pages=354)
Mar 22 23:52:50.691 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:52:54.717 CPU0: JIT: flushing data structures (compiled pages=358)
Mar 22 23:52:57.398 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:53:02.150 CPU0: JIT: flushing data structures (compiled pages=359)
Mar 22 23:53:07.284 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:53:10.927 CPU0: JIT: flushing data structures (compiled pages=359)
Mar 22 23:53:15.698 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:53:17.396 CPU0: JIT: flushing data structures (compiled pages=358)
Mar 22 23:53:22.170 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:53:26.016 CPU0: JIT: flushing data structures (compiled pages=361)
Mar 22 23:53:27.454 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:53:32.169 CPU0: JIT: flushing data structures (compiled pages=361)
Mar 22 23:53:36.381 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:53:41.065 CPU0: JIT: flushing data structures (compiled pages=362)
Mar 22 23:53:42.907 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:53:46.046 CPU0: JIT: flushing data structures (compiled pages=361)
Mar 22 23:53:47.457 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:53:49.367 CPU0: JIT: flushing data structures (compiled pages=362)
Mar 22 23:53:55.846 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:53:57.406 CPU0: JIT: flushing data structures (compiled pages=360)
Mar 22 23:54:01.069 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:54:07.306 CPU0: JIT: flushing data structures (compiled pages=362)
Mar 22 23:54:12.161 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:54:16.025 CPU0: JIT: flushing data structures (compiled pages=366)
Mar 22 23:54:17.362 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:54:21.093 CPU0: JIT: flushing data structures (compiled pages=367)
Mar 22 23:54:25.714 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:54:27.397 CPU0: JIT: flushing data structures (compiled pages=363)
Mar 22 23:54:32.172 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:54:37.286 CPU0: JIT: flushing data structures (compiled pages=365)
Mar 22 23:54:41.537 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:54:43.349 CPU0: JIT: flushing data structures (compiled pages=364)
Mar 22 23:54:46.007 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:54:47.405 CPU0: JIT: flushing data structures (compiled pages=366)
Mar 22 23:54:50.306 CPU0: JIT: partial JIT flush (count=185)
Mar 22 23:54:54.731 CPU0: JIT: flushing data structures (compiled pages=369)
Mar 22 23:54:57.411 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:55:02.162 CPU0: JIT: flushing data structures (compiled pages=370)
Mar 22 23:55:07.281 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:55:12.165 CPU0: JIT: flushing data structures (compiled pages=368)
Mar 22 23:55:15.691 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:55:17.417 CPU0: JIT: flushing data structures (compiled pages=369)
Mar 22 23:55:21.088 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:55:24.707 CPU0: JIT: flushing data structures (compiled pages=372)
Mar 22 23:55:27.415 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:55:32.179 CPU0: JIT: flushing data structures (compiled pages=372)
Mar 22 23:55:37.297 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:55:41.076 CPU0: JIT: flushing data structures (compiled pages=373)
Mar 22 23:55:43.582 CPU0: JIT: partial JIT flush (count=174)
Mar 22 23:55:46.030 CPU0: JIT: flushing data structures (compiled pages=373)
Mar 22 23:55:47.419 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:55:50.690 CPU0: JIT: flushing data structures (compiled pages=374)
Mar 22 23:55:56.020 CPU0: JIT: partial JIT flush (count=178)
Mar 22 23:55:57.395 CPU0: JIT: flushing data structures (compiled pages=371)
Mar 22 23:56:02.182 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:56:06.387 CPU0: JIT: flushing data structures (compiled pages=374)
Mar 22 23:56:10.917 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:56:15.685 CPU0: JIT: flushing data structures (compiled pages=378)
Mar 22 23:56:17.363 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:56:21.089 CPU0: JIT: flushing data structures (compiled pages=380)
Mar 22 23:56:25.683 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:56:27.395 CPU0: JIT: flushing data structures (compiled pages=375)
Mar 22 23:56:31.079 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:56:36.410 CPU0: JIT: flushing data structures (compiled pages=377)
Mar 22 23:56:39.370 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:56:42.383 CPU0: JIT: flushing data structures (compiled pages=374)
Mar 22 23:56:46.028 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:56:47.378 CPU0: JIT: flushing data structures (compiled pages=377)
Mar 22 23:56:50.703 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:56:55.305 CPU0: JIT: flushing data structures (compiled pages=380)
Mar 22 23:56:57.389 CPU0: JIT: partial JIT flush (count=186)
Mar 22 23:57:02.188 CPU0: JIT: flushing data structures (compiled pages=381)
Mar 22 23:57:07.290 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:57:11.319 CPU0: JIT: flushing data structures (compiled pages=379)
Mar 22 23:57:14.716 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:57:17.355 CPU0: JIT: flushing data structures (compiled pages=380)
Mar 22 23:57:21.098 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:57:25.700 CPU0: JIT: flushing data structures (compiled pages=383)
Mar 22 23:57:27.430 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:57:32.172 CPU0: JIT: flushing data structures (compiled pages=383)
Mar 22 23:57:36.246 CPU0: JIT: partial JIT flush (count=180)
Mar 22 23:57:38.346 CPU0: JIT: flushing data structures (compiled pages=383)
Mar 22 23:57:41.629 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:57:44.289 CPU0: JIT: flushing data structures (compiled pages=383)
Mar 22 23:57:47.396 CPU0: JIT: partial JIT flush (count=183)
Mar 22 23:57:49.396 CPU0: JIT: flushing data structures (compiled pages=385)
Mar 22 23:57:56.017 CPU0: JIT: partial JIT flush (count=177)
Mar 22 23:57:57.402 CPU0: JIT: flushing data structures (compiled pages=382)
Mar 22 23:58:02.173 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:58:06.106 CPU0: JIT: flushing data structures (compiled pages=385)
Mar 22 23:58:10.312 CPU0: JIT: partial JIT flush (count=181)
Mar 22 23:58:14.375 CPU0: JIT: flushing data structures (compiled pages=389)
Mar 22 23:58:17.402 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:58:22.176 CPU0: JIT: flushing data structures (compiled pages=389)
Mar 22 23:58:26.006 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:58:27.386 CPU0: JIT: flushing data structures (compiled pages=385)
Mar 22 23:58:32.171 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:58:36.012 CPU0: JIT: flushing data structures (compiled pages=388)
Mar 22 23:58:37.357 CPU0: JIT: partial JIT flush (count=189)
Mar 22 23:58:41.521 CPU0: JIT: flushing data structures (compiled pages=388)
Mar 22 23:58:43.357 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:58:46.141 CPU0: JIT: flushing data structures (compiled pages=389)
Mar 22 23:58:48.394 CPU0: JIT: partial JIT flush (count=184)
Mar 22 23:58:52.180 CPU0: JIT: flushing data structures (compiled pages=391)
Mar 22 23:58:56.016 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:58:57.427 CPU0: JIT: flushing data structures (compiled pages=388)
Mar 22 23:59:01.108 CPU0: JIT: partial JIT flush (count=182)
Mar 22 23:59:07.286 CPU0: JIT: flushing data structures (compiled pages=391)
Mar 22 23:59:11.102 CPU0: JIT: partial JIT flush (count=179)
Mar 22 23:59:15.698 CPU0: JIT: flushing data structures (compiled pages=395)
Mar 22 23:59:17.402 CPU0: JIT: partial JIT flush (count=188)
Mar 22 23:59:22.177 CPU0: JIT: flushing data structures (compiled pages=395)
Mar 22 23:59:23.948 C3725_STOP: stopping simulation.
Mar 22 23:59:23.948 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 22 23:59:24.032 VM: shutdown procedure engaged.
Mar 22 23:59:24.032 VM_OBJECT: Shutdown of object "slot0"
Mar 22 23:59:24.032 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Mar 22 23:59:24.045 VM_OBJECT: Shutdown of object "ns16552"
Mar 22 23:59:24.045 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 22 23:59:24.045 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 22 23:59:24.045 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 22 23:59:24.045 VM_OBJECT: Shutdown of object "rom"
Mar 22 23:59:24.045 DEVICE: Removal of device rom, fd=16, host_addr=0xeda50000, flags=1
Mar 22 23:59:24.045 MMAP: unmapping of device 'rom', fd=16, host_addr=0xeda50000, len=0x200000
Mar 22 23:59:24.046 VM_OBJECT: Shutdown of object "ram"
Mar 22 23:59:24.046 DEVICE: Removal of device ram, fd=15, host_addr=0xedc50000, flags=50
Mar 22 23:59:24.058 VM_OBJECT: Shutdown of object "gt96100"
Mar 22 23:59:24.058 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 22 23:59:24.058 VM_OBJECT: Shutdown of object "io_fpga"
Mar 22 23:59:24.058 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 22 23:59:24.058 VM_OBJECT: Shutdown of object "ssa"
Mar 22 23:59:24.058 DEVICE: Removal of device ssa, fd=14, host_addr=0xfdc50000, flags=2
Mar 22 23:59:24.058 MMAP: unmapping of device 'ssa', fd=14, host_addr=0xfdc50000, len=0x7000
Mar 22 23:59:24.058 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 22 23:59:24.059 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 22 23:59:24.059 VM: removing PCI busses.
Mar 22 23:59:24.059 VM: deleting VTTY.
Mar 22 23:59:24.059 VTTY: Console port: closing FD 12
Mar 22 23:59:24.059 VTTY: AUX port: closing FD 13
Mar 22 23:59:24.059 VM: deleting system CPUs.
Mar 22 23:59:24.059 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 22 23:59:24.067 VM: shutdown procedure completed.
Mar 22 23:59:43.524 VM: trying to shutdown an inactive VM.
