{
	"version": "1.0",
	"modules": {
		"emu": {
			"proto_instances": {
				"/dynamic_region/C0_DDR_MAXI_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ddr_default_clk_0"},
						"ARADDR": { "actual": "C0_DDR_MAXI_0_araddr"},
						"ARBURST": { "actual": "C0_DDR_MAXI_0_arburst"},
						"ARESETN": { "actual": "ddr_default_rst_0"},
						"ARLEN": { "actual": "C0_DDR_MAXI_0_arlen"},
						"ARPROT": { "actual": "C0_DDR_MAXI_0_arprot"},
						"ARREADY": { "actual": "C0_DDR_MAXI_0_arready"},
						"ARSIZE": { "actual": "C0_DDR_MAXI_0_arsize"},
						"ARVALID": { "actual": "C0_DDR_MAXI_0_arvalid"},
						"AWADDR": { "actual": "C0_DDR_MAXI_0_awaddr"},
						"AWBURST": { "actual": "C0_DDR_MAXI_0_awburst"},
						"AWLEN": { "actual": "C0_DDR_MAXI_0_awlen"},
						"AWPROT": { "actual": "C0_DDR_MAXI_0_awprot"},
						"AWREADY": { "actual": "C0_DDR_MAXI_0_awready"},
						"AWSIZE": { "actual": "C0_DDR_MAXI_0_awsize"},
						"AWVALID": { "actual": "C0_DDR_MAXI_0_awvalid"},
						"BREADY": { "actual": "C0_DDR_MAXI_0_bready"},
						"BRESP": { "actual": "C0_DDR_MAXI_0_bresp"},
						"BVALID": { "actual": "C0_DDR_MAXI_0_bvalid"},
						"RDATA": { "actual": "C0_DDR_MAXI_0_rdata"},
						"RLAST": { "actual": "C0_DDR_MAXI_0_rlast"},
						"RREADY": { "actual": "C0_DDR_MAXI_0_rready"},
						"RRESP": { "actual": "C0_DDR_MAXI_0_rresp"},
						"RVALID": { "actual": "C0_DDR_MAXI_0_rvalid"},
						"WDATA": { "actual": "C0_DDR_MAXI_0_wdata"},
						"WLAST": { "actual": "C0_DDR_MAXI_0_wlast"},
						"WREADY": { "actual": "C0_DDR_MAXI_0_wready"},
						"WSTRB": { "actual": "C0_DDR_MAXI_0_wstrb"},
						"WVALID": { "actual": "C0_DDR_MAXI_0_wvalid"}
					}
				},
				"/dynamic_region/data_M_AXI_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_0_araddr"},
						"ARBURST": { "actual": "data_M_AXI_0_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_0_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_0_arid"},
						"ARLEN": { "actual": "data_M_AXI_0_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_0_arlock"},
						"ARPROT": { "actual": "data_M_AXI_0_arprot"},
						"ARQOS": { "actual": "data_M_AXI_0_arqos"},
						"ARREADY": { "actual": "data_M_AXI_0_arready"},
						"ARREGION": { "actual": "data_M_AXI_0_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_0_arsize"},
						"ARVALID": { "actual": "data_M_AXI_0_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_0_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_0_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_0_awcache"},
						"AWID": { "actual": "data_M_AXI_0_awid"},
						"AWLEN": { "actual": "data_M_AXI_0_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_0_awlock"},
						"AWPROT": { "actual": "data_M_AXI_0_awprot"},
						"AWQOS": { "actual": "data_M_AXI_0_awqos"},
						"AWREADY": { "actual": "data_M_AXI_0_awready"},
						"AWREGION": { "actual": "data_M_AXI_0_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_0_awsize"},
						"AWVALID": { "actual": "data_M_AXI_0_awvalid"},
						"BID": { "actual": "data_M_AXI_0_bid"},
						"BREADY": { "actual": "data_M_AXI_0_bready"},
						"BRESP": { "actual": "data_M_AXI_0_bresp"},
						"BVALID": { "actual": "data_M_AXI_0_bvalid"},
						"RDATA": { "actual": "data_M_AXI_0_rdata"},
						"RID": { "actual": "data_M_AXI_0_rid"},
						"RLAST": { "actual": "data_M_AXI_0_rlast"},
						"RREADY": { "actual": "data_M_AXI_0_rready"},
						"RRESP": { "actual": "data_M_AXI_0_rresp"},
						"RVALID": { "actual": "data_M_AXI_0_rvalid"},
						"WDATA": { "actual": "data_M_AXI_0_wdata"},
						"WLAST": { "actual": "data_M_AXI_0_wlast"},
						"WREADY": { "actual": "data_M_AXI_0_wready"},
						"WSTRB": { "actual": "data_M_AXI_0_wstrb"},
						"WVALID": { "actual": "data_M_AXI_0_wvalid"}
					}
				},
				"/dynamic_region/data_M_AXI_1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_1_araddr"},
						"ARBURST": { "actual": "data_M_AXI_1_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_1_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_1_arid"},
						"ARLEN": { "actual": "data_M_AXI_1_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_1_arlock"},
						"ARPROT": { "actual": "data_M_AXI_1_arprot"},
						"ARQOS": { "actual": "data_M_AXI_1_arqos"},
						"ARREADY": { "actual": "data_M_AXI_1_arready"},
						"ARREGION": { "actual": "data_M_AXI_1_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_1_arsize"},
						"ARVALID": { "actual": "data_M_AXI_1_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_1_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_1_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_1_awcache"},
						"AWID": { "actual": "data_M_AXI_1_awid"},
						"AWLEN": { "actual": "data_M_AXI_1_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_1_awlock"},
						"AWPROT": { "actual": "data_M_AXI_1_awprot"},
						"AWQOS": { "actual": "data_M_AXI_1_awqos"},
						"AWREADY": { "actual": "data_M_AXI_1_awready"},
						"AWREGION": { "actual": "data_M_AXI_1_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_1_awsize"},
						"AWVALID": { "actual": "data_M_AXI_1_awvalid"},
						"BID": { "actual": "data_M_AXI_1_bid"},
						"BREADY": { "actual": "data_M_AXI_1_bready"},
						"BRESP": { "actual": "data_M_AXI_1_bresp"},
						"BVALID": { "actual": "data_M_AXI_1_bvalid"},
						"RDATA": { "actual": "data_M_AXI_1_rdata"},
						"RID": { "actual": "data_M_AXI_1_rid"},
						"RLAST": { "actual": "data_M_AXI_1_rlast"},
						"RREADY": { "actual": "data_M_AXI_1_rready"},
						"RRESP": { "actual": "data_M_AXI_1_rresp"},
						"RVALID": { "actual": "data_M_AXI_1_rvalid"},
						"WDATA": { "actual": "data_M_AXI_1_wdata"},
						"WLAST": { "actual": "data_M_AXI_1_wlast"},
						"WREADY": { "actual": "data_M_AXI_1_wready"},
						"WSTRB": { "actual": "data_M_AXI_1_wstrb"},
						"WVALID": { "actual": "data_M_AXI_1_wvalid"}
					}
				},
				"/dynamic_region/data_M_AXI_2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_2_araddr"},
						"ARBURST": { "actual": "data_M_AXI_2_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_2_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_2_arid"},
						"ARLEN": { "actual": "data_M_AXI_2_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_2_arlock"},
						"ARPROT": { "actual": "data_M_AXI_2_arprot"},
						"ARQOS": { "actual": "data_M_AXI_2_arqos"},
						"ARREADY": { "actual": "data_M_AXI_2_arready"},
						"ARREGION": { "actual": "data_M_AXI_2_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_2_arsize"},
						"ARVALID": { "actual": "data_M_AXI_2_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_2_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_2_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_2_awcache"},
						"AWID": { "actual": "data_M_AXI_2_awid"},
						"AWLEN": { "actual": "data_M_AXI_2_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_2_awlock"},
						"AWPROT": { "actual": "data_M_AXI_2_awprot"},
						"AWQOS": { "actual": "data_M_AXI_2_awqos"},
						"AWREADY": { "actual": "data_M_AXI_2_awready"},
						"AWREGION": { "actual": "data_M_AXI_2_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_2_awsize"},
						"AWVALID": { "actual": "data_M_AXI_2_awvalid"},
						"BID": { "actual": "data_M_AXI_2_bid"},
						"BREADY": { "actual": "data_M_AXI_2_bready"},
						"BRESP": { "actual": "data_M_AXI_2_bresp"},
						"BVALID": { "actual": "data_M_AXI_2_bvalid"},
						"RDATA": { "actual": "data_M_AXI_2_rdata"},
						"RID": { "actual": "data_M_AXI_2_rid"},
						"RLAST": { "actual": "data_M_AXI_2_rlast"},
						"RREADY": { "actual": "data_M_AXI_2_rready"},
						"RRESP": { "actual": "data_M_AXI_2_rresp"},
						"RVALID": { "actual": "data_M_AXI_2_rvalid"},
						"WDATA": { "actual": "data_M_AXI_2_wdata"},
						"WLAST": { "actual": "data_M_AXI_2_wlast"},
						"WREADY": { "actual": "data_M_AXI_2_wready"},
						"WSTRB": { "actual": "data_M_AXI_2_wstrb"},
						"WVALID": { "actual": "data_M_AXI_2_wvalid"}
					}
				},
				"/dynamic_region/data_M_AXI_3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_3_araddr"},
						"ARBURST": { "actual": "data_M_AXI_3_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_3_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_3_arid"},
						"ARLEN": { "actual": "data_M_AXI_3_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_3_arlock"},
						"ARPROT": { "actual": "data_M_AXI_3_arprot"},
						"ARQOS": { "actual": "data_M_AXI_3_arqos"},
						"ARREADY": { "actual": "data_M_AXI_3_arready"},
						"ARREGION": { "actual": "data_M_AXI_3_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_3_arsize"},
						"ARVALID": { "actual": "data_M_AXI_3_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_3_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_3_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_3_awcache"},
						"AWID": { "actual": "data_M_AXI_3_awid"},
						"AWLEN": { "actual": "data_M_AXI_3_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_3_awlock"},
						"AWPROT": { "actual": "data_M_AXI_3_awprot"},
						"AWQOS": { "actual": "data_M_AXI_3_awqos"},
						"AWREADY": { "actual": "data_M_AXI_3_awready"},
						"AWREGION": { "actual": "data_M_AXI_3_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_3_awsize"},
						"AWVALID": { "actual": "data_M_AXI_3_awvalid"},
						"BID": { "actual": "data_M_AXI_3_bid"},
						"BREADY": { "actual": "data_M_AXI_3_bready"},
						"BRESP": { "actual": "data_M_AXI_3_bresp"},
						"BVALID": { "actual": "data_M_AXI_3_bvalid"},
						"RDATA": { "actual": "data_M_AXI_3_rdata"},
						"RID": { "actual": "data_M_AXI_3_rid"},
						"RLAST": { "actual": "data_M_AXI_3_rlast"},
						"RREADY": { "actual": "data_M_AXI_3_rready"},
						"RRESP": { "actual": "data_M_AXI_3_rresp"},
						"RVALID": { "actual": "data_M_AXI_3_rvalid"},
						"WDATA": { "actual": "data_M_AXI_3_wdata"},
						"WLAST": { "actual": "data_M_AXI_3_wlast"},
						"WREADY": { "actual": "data_M_AXI_3_wready"},
						"WSTRB": { "actual": "data_M_AXI_3_wstrb"},
						"WVALID": { "actual": "data_M_AXI_3_wvalid"}
					}
				},
				"/dynamic_region/data_M_AXI_4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_4_araddr"},
						"ARBURST": { "actual": "data_M_AXI_4_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_4_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_4_arid"},
						"ARLEN": { "actual": "data_M_AXI_4_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_4_arlock"},
						"ARPROT": { "actual": "data_M_AXI_4_arprot"},
						"ARQOS": { "actual": "data_M_AXI_4_arqos"},
						"ARREADY": { "actual": "data_M_AXI_4_arready"},
						"ARREGION": { "actual": "data_M_AXI_4_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_4_arsize"},
						"ARVALID": { "actual": "data_M_AXI_4_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_4_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_4_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_4_awcache"},
						"AWID": { "actual": "data_M_AXI_4_awid"},
						"AWLEN": { "actual": "data_M_AXI_4_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_4_awlock"},
						"AWPROT": { "actual": "data_M_AXI_4_awprot"},
						"AWQOS": { "actual": "data_M_AXI_4_awqos"},
						"AWREADY": { "actual": "data_M_AXI_4_awready"},
						"AWREGION": { "actual": "data_M_AXI_4_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_4_awsize"},
						"AWVALID": { "actual": "data_M_AXI_4_awvalid"},
						"BID": { "actual": "data_M_AXI_4_bid"},
						"BREADY": { "actual": "data_M_AXI_4_bready"},
						"BRESP": { "actual": "data_M_AXI_4_bresp"},
						"BVALID": { "actual": "data_M_AXI_4_bvalid"},
						"RDATA": { "actual": "data_M_AXI_4_rdata"},
						"RID": { "actual": "data_M_AXI_4_rid"},
						"RLAST": { "actual": "data_M_AXI_4_rlast"},
						"RREADY": { "actual": "data_M_AXI_4_rready"},
						"RRESP": { "actual": "data_M_AXI_4_rresp"},
						"RVALID": { "actual": "data_M_AXI_4_rvalid"},
						"WDATA": { "actual": "data_M_AXI_4_wdata"},
						"WLAST": { "actual": "data_M_AXI_4_wlast"},
						"WREADY": { "actual": "data_M_AXI_4_wready"},
						"WSTRB": { "actual": "data_M_AXI_4_wstrb"},
						"WVALID": { "actual": "data_M_AXI_4_wvalid"}
					}
				},
				"/dynamic_region/userpf_control_M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "userpf_control_M_AXI_araddr"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARPROT": { "actual": "userpf_control_M_AXI_arprot"},
						"ARREADY": { "actual": "userpf_control_M_AXI_arready"},
						"ARVALID": { "actual": "userpf_control_M_AXI_arvalid"},
						"AWADDR": { "actual": "userpf_control_M_AXI_awaddr"},
						"AWPROT": { "actual": "userpf_control_M_AXI_awprot"},
						"AWREADY": { "actual": "userpf_control_M_AXI_awready"},
						"AWVALID": { "actual": "userpf_control_M_AXI_awvalid"},
						"BREADY": { "actual": "userpf_control_M_AXI_bready"},
						"BRESP": { "actual": "userpf_control_M_AXI_bresp"},
						"BVALID": { "actual": "userpf_control_M_AXI_bvalid"},
						"RDATA": { "actual": "userpf_control_M_AXI_rdata"},
						"RREADY": { "actual": "userpf_control_M_AXI_rready"},
						"RRESP": { "actual": "userpf_control_M_AXI_rresp"},
						"RVALID": { "actual": "userpf_control_M_AXI_rvalid"},
						"WDATA": { "actual": "userpf_control_M_AXI_wdata"},
						"WREADY": { "actual": "userpf_control_M_AXI_wready"},
						"WSTRB": { "actual": "userpf_control_M_AXI_wstrb"},
						"WVALID": { "actual": "userpf_control_M_AXI_wvalid"}
					}
				},
				"/static_region/C0_DDR_SAXI_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ddr_default_clk_0"},
						"ARADDR": { "actual": "C0_DDR_SAXI_0_araddr"},
						"ARBURST": { "actual": "C0_DDR_SAXI_0_arburst"},
						"ARESETN": { "actual": "ddr_default_rst_0"},
						"ARLEN": { "actual": "C0_DDR_SAXI_0_arlen"},
						"ARPROT": { "actual": "C0_DDR_SAXI_0_arprot"},
						"ARREADY": { "actual": "C0_DDR_SAXI_0_arready"},
						"ARSIZE": { "actual": "C0_DDR_SAXI_0_arsize"},
						"ARVALID": { "actual": "C0_DDR_SAXI_0_arvalid"},
						"AWADDR": { "actual": "C0_DDR_SAXI_0_awaddr"},
						"AWBURST": { "actual": "C0_DDR_SAXI_0_awburst"},
						"AWLEN": { "actual": "C0_DDR_SAXI_0_awlen"},
						"AWPROT": { "actual": "C0_DDR_SAXI_0_awprot"},
						"AWREADY": { "actual": "C0_DDR_SAXI_0_awready"},
						"AWSIZE": { "actual": "C0_DDR_SAXI_0_awsize"},
						"AWVALID": { "actual": "C0_DDR_SAXI_0_awvalid"},
						"BREADY": { "actual": "C0_DDR_SAXI_0_bready"},
						"BRESP": { "actual": "C0_DDR_SAXI_0_bresp"},
						"BVALID": { "actual": "C0_DDR_SAXI_0_bvalid"},
						"RDATA": { "actual": "C0_DDR_SAXI_0_rdata"},
						"RLAST": { "actual": "C0_DDR_SAXI_0_rlast"},
						"RREADY": { "actual": "C0_DDR_SAXI_0_rready"},
						"RRESP": { "actual": "C0_DDR_SAXI_0_rresp"},
						"RVALID": { "actual": "C0_DDR_SAXI_0_rvalid"},
						"WDATA": { "actual": "C0_DDR_SAXI_0_wdata"},
						"WLAST": { "actual": "C0_DDR_SAXI_0_wlast"},
						"WREADY": { "actual": "C0_DDR_SAXI_0_wready"},
						"WSTRB": { "actual": "C0_DDR_SAXI_0_wstrb"},
						"WVALID": { "actual": "C0_DDR_SAXI_0_wvalid"}
					}
				},
				"/static_region/connect_to_es/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M01_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M01_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M01_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M01_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M01_AXI_bready[1:1]"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready[1:1]"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M02_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M02_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M02_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M02_AXI_bready[2:2]"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready[2:2]"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready[2:2]"},
						"WSTRB": { "actual": "M02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M02_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S01_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S01_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S01_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S01_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S01_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARREGION": { "actual": "S01_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S01_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S01_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S01_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWREGION": { "actual": "S01_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M_AXI_bready[1:1]"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready[1:1]"},
						"ARVALID": { "actual": "S_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready[1:1]"},
						"AWVALID": { "actual": "S_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "S_AXI_bready[1:1]"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready[1:1]"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready[1:1]"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M_AXI_bready[2:2]"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready[2:2]"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready[2:2]"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[2:2]"},
						"ARVALID": { "actual": "S_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "S_AXI_awready[2:2]"},
						"AWVALID": { "actual": "S_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "S_AXI_bready[2:2]"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready[2:2]"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready[2:2]"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARREGION": { "actual": "S_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWREGION": { "actual": "S_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es/s01_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es/s01_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[63:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[63:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[127:64]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[127:64]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[191:128]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[191:128]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:64]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:64]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[63:32]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[63:32]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[7:4]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es_cu/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M01_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M01_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M01_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M01_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M01_AXI_bready[1:1]"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready[1:1]"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M02_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M02_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M02_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M02_AXI_bready[2:2]"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready[2:2]"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready[2:2]"},
						"WSTRB": { "actual": "M02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M02_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es_cu/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M03_ACLK"},
						"ARADDR": { "actual": "M03_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M03_AXI_arready[3:3]"},
						"ARVALID": { "actual": "M03_AXI_arvalid[3:3]"},
						"AWADDR": { "actual": "M03_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "M03_AXI_awready[3:3]"},
						"AWVALID": { "actual": "M03_AXI_awvalid[3:3]"},
						"BREADY": { "actual": "M03_AXI_bready[3:3]"},
						"BRESP": { "actual": "M03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M03_AXI_bvalid[3:3]"},
						"RDATA": { "actual": "M03_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M03_AXI_rready[3:3]"},
						"RRESP": { "actual": "M03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M03_AXI_rvalid[3:3]"},
						"WDATA": { "actual": "M03_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M03_AXI_wready[3:3]"},
						"WSTRB": { "actual": "M03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M03_AXI_wvalid[3:3]"}
					}
				},
				"/static_region/connect_to_es_cu/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M04_ACLK"},
						"ARADDR": { "actual": "M04_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M04_AXI_arready[4:4]"},
						"ARVALID": { "actual": "M04_AXI_arvalid[4:4]"},
						"AWADDR": { "actual": "M04_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "M04_AXI_awready[4:4]"},
						"AWVALID": { "actual": "M04_AXI_awvalid[4:4]"},
						"BREADY": { "actual": "M04_AXI_bready[4:4]"},
						"BRESP": { "actual": "M04_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M04_AXI_bvalid[4:4]"},
						"RDATA": { "actual": "M04_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M04_AXI_rready[4:4]"},
						"RRESP": { "actual": "M04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M04_AXI_rvalid[4:4]"},
						"WDATA": { "actual": "M04_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M04_AXI_wready[4:4]"},
						"WSTRB": { "actual": "M04_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M04_AXI_wvalid[4:4]"}
					}
				},
				"/static_region/connect_to_es_cu/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M05_ACLK"},
						"ARADDR": { "actual": "M05_AXI_araddr[191:160]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M05_AXI_arready[5:5]"},
						"ARVALID": { "actual": "M05_AXI_arvalid[5:5]"},
						"AWADDR": { "actual": "M05_AXI_awaddr[191:160]"},
						"AWREADY": { "actual": "M05_AXI_awready[5:5]"},
						"AWVALID": { "actual": "M05_AXI_awvalid[5:5]"},
						"BREADY": { "actual": "M05_AXI_bready[5:5]"},
						"BRESP": { "actual": "M05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M05_AXI_bvalid[5:5]"},
						"RDATA": { "actual": "M05_AXI_rdata[191:160]"},
						"RREADY": { "actual": "M05_AXI_rready[5:5]"},
						"RRESP": { "actual": "M05_AXI_rresp[11:10]"},
						"RVALID": { "actual": "M05_AXI_rvalid[5:5]"},
						"WDATA": { "actual": "M05_AXI_wdata[191:160]"},
						"WREADY": { "actual": "M05_AXI_wready[5:5]"},
						"WSTRB": { "actual": "M05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M05_AXI_wvalid[5:5]"}
					}
				},
				"/static_region/connect_to_es_cu/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S01_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S01_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S01_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S01_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S01_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S01_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S01_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "S02_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "S02_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"AWADDR": { "actual": "S02_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S02_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S02_AXI_awcache[11:8]"},
						"AWLEN": { "actual": "S02_AXI_awlen[23:16]"},
						"AWLOCK": { "actual": "S02_AXI_awlock[2:2]"},
						"AWPROT": { "actual": "S02_AXI_awprot[8:6]"},
						"AWQOS": { "actual": "S02_AXI_awqos[11:8]"},
						"AWREADY": { "actual": "S02_AXI_awready"},
						"AWSIZE": { "actual": "S02_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S02_AXI_awvalid"},
						"BREADY": { "actual": "S02_AXI_bready"},
						"BRESP": { "actual": "S02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S02_AXI_bvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"},
						"WDATA": { "actual": "S02_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S02_AXI_wlast"},
						"WREADY": { "actual": "S02_AXI_wready"},
						"WSTRB": { "actual": "S02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S02_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARADDR": { "actual": "S03_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "S03_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "S03_AXI_arready"},
						"ARVALID": { "actual": "S03_AXI_arvalid"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"RDATA": { "actual": "S03_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S03_AXI_rready"},
						"RRESP": { "actual": "S03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S03_AXI_rvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es_cu/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es_cu/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M_AXI_bready[1:1]"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready[1:1]"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready[1:1]"},
						"ARVALID": { "actual": "S_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready[1:1]"},
						"AWVALID": { "actual": "S_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "S_AXI_bready[1:1]"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready[1:1]"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready[1:1]"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M_AXI_bready[2:2]"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready[2:2]"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready[2:2]"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es_cu/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[2:2]"},
						"ARVALID": { "actual": "S_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "S_AXI_awready[2:2]"},
						"AWVALID": { "actual": "S_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "S_AXI_bready[2:2]"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready[2:2]"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready[2:2]"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es_cu/m03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[3:3]"},
						"ARVALID": { "actual": "M_AXI_arvalid[3:3]"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "M_AXI_awready[3:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid[3:3]"},
						"BREADY": { "actual": "M_AXI_bready[3:3]"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid[3:3]"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M_AXI_rready[3:3]"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid[3:3]"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M_AXI_wready[3:3]"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid[3:3]"}
					}
				},
				"/static_region/connect_to_es_cu/m03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[3:3]"},
						"ARVALID": { "actual": "S_AXI_arvalid[3:3]"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "S_AXI_awready[3:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid[3:3]"},
						"BREADY": { "actual": "S_AXI_bready[3:3]"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid[3:3]"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S_AXI_rready[3:3]"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid[3:3]"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S_AXI_wready[3:3]"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid[3:3]"}
					}
				},
				"/static_region/connect_to_es_cu/m04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[4:4]"},
						"ARVALID": { "actual": "M_AXI_arvalid[4:4]"},
						"AWADDR": { "actual": "M_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "M_AXI_awready[4:4]"},
						"AWVALID": { "actual": "M_AXI_awvalid[4:4]"},
						"BREADY": { "actual": "M_AXI_bready[4:4]"},
						"BRESP": { "actual": "M_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M_AXI_bvalid[4:4]"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M_AXI_rready[4:4]"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid[4:4]"},
						"WDATA": { "actual": "M_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M_AXI_wready[4:4]"},
						"WSTRB": { "actual": "M_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M_AXI_wvalid[4:4]"}
					}
				},
				"/static_region/connect_to_es_cu/m04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[4:4]"},
						"ARVALID": { "actual": "S_AXI_arvalid[4:4]"},
						"AWADDR": { "actual": "S_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "S_AXI_awready[4:4]"},
						"AWVALID": { "actual": "S_AXI_awvalid[4:4]"},
						"BREADY": { "actual": "S_AXI_bready[4:4]"},
						"BRESP": { "actual": "S_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S_AXI_bvalid[4:4]"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RREADY": { "actual": "S_AXI_rready[4:4]"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid[4:4]"},
						"WDATA": { "actual": "S_AXI_wdata[159:128]"},
						"WREADY": { "actual": "S_AXI_wready[4:4]"},
						"WSTRB": { "actual": "S_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "S_AXI_wvalid[4:4]"}
					}
				},
				"/static_region/connect_to_es_cu/m05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[191:160]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[5:5]"},
						"ARVALID": { "actual": "M_AXI_arvalid[5:5]"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWREADY": { "actual": "M_AXI_awready[5:5]"},
						"AWVALID": { "actual": "M_AXI_awvalid[5:5]"},
						"BREADY": { "actual": "M_AXI_bready[5:5]"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid[5:5]"},
						"RDATA": { "actual": "M_AXI_rdata[191:160]"},
						"RREADY": { "actual": "M_AXI_rready[5:5]"},
						"RRESP": { "actual": "M_AXI_rresp[11:10]"},
						"RVALID": { "actual": "M_AXI_rvalid[5:5]"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WREADY": { "actual": "M_AXI_wready[5:5]"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid[5:5]"}
					}
				},
				"/static_region/connect_to_es_cu/m05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[191:160]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[5:5]"},
						"ARVALID": { "actual": "S_AXI_arvalid[5:5]"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWREADY": { "actual": "S_AXI_awready[5:5]"},
						"AWVALID": { "actual": "S_AXI_awvalid[5:5]"},
						"BREADY": { "actual": "S_AXI_bready[5:5]"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid[5:5]"},
						"RDATA": { "actual": "S_AXI_rdata[191:160]"},
						"RREADY": { "actual": "S_AXI_rready[5:5]"},
						"RRESP": { "actual": "S_AXI_rresp[11:10]"},
						"RVALID": { "actual": "S_AXI_rvalid[5:5]"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WREADY": { "actual": "S_AXI_wready[5:5]"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid[5:5]"}
					}
				},
				"/static_region/connect_to_es_cu/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s00_mmu/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s00_mmu/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[15:8]"},
						"ARLOCK": { "actual": "S_AXI_arlock[1:1]"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARQOS": { "actual": "S_AXI_arqos[7:4]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "S_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "S_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_mmu/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s01_mmu/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "M_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "S_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "S_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S_AXI_awcache[11:8]"},
						"AWLEN": { "actual": "S_AXI_awlen[23:16]"},
						"AWLOCK": { "actual": "S_AXI_awlock[2:2]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWQOS": { "actual": "S_AXI_awqos[11:8]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_mmu/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s02_mmu/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s03_mmu/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/s03_mmu/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[63:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[63:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[127:64]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[127:64]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[191:128]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[191:128]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[255:192]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_arready[3:3]"},
						"ARVALID": { "actual": "m_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "m_axi_awaddr[255:192]"},
						"AWPROT": { "actual": "m_axi_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_awready[3:3]"},
						"AWVALID": { "actual": "m_axi_awvalid[3:3]"},
						"BREADY": { "actual": "m_axi_bready[3:3]"},
						"BRESP": { "actual": "m_axi_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_bvalid[3:3]"},
						"RDATA": { "actual": "m_axi_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_rready[3:3]"},
						"RRESP": { "actual": "m_axi_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_rvalid[3:3]"},
						"WDATA": { "actual": "m_axi_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_wready[3:3]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_wvalid[3:3]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[319:256]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[14:12]"},
						"ARREADY": { "actual": "m_axi_arready[4:4]"},
						"ARVALID": { "actual": "m_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "m_axi_awaddr[319:256]"},
						"AWPROT": { "actual": "m_axi_awprot[14:12]"},
						"AWREADY": { "actual": "m_axi_awready[4:4]"},
						"AWVALID": { "actual": "m_axi_awvalid[4:4]"},
						"BREADY": { "actual": "m_axi_bready[4:4]"},
						"BRESP": { "actual": "m_axi_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_bvalid[4:4]"},
						"RDATA": { "actual": "m_axi_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_rready[4:4]"},
						"RRESP": { "actual": "m_axi_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_rvalid[4:4]"},
						"WDATA": { "actual": "m_axi_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_wready[4:4]"},
						"WSTRB": { "actual": "m_axi_wstrb[19:16]"},
						"WVALID": { "actual": "m_axi_wvalid[4:4]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[383:320]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[17:15]"},
						"ARREADY": { "actual": "m_axi_arready[5:5]"},
						"ARVALID": { "actual": "m_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "m_axi_awaddr[383:320]"},
						"AWPROT": { "actual": "m_axi_awprot[17:15]"},
						"AWREADY": { "actual": "m_axi_awready[5:5]"},
						"AWVALID": { "actual": "m_axi_awvalid[5:5]"},
						"BREADY": { "actual": "m_axi_bready[5:5]"},
						"BRESP": { "actual": "m_axi_bresp[11:10]"},
						"BVALID": { "actual": "m_axi_bvalid[5:5]"},
						"RDATA": { "actual": "m_axi_rdata[191:160]"},
						"RREADY": { "actual": "m_axi_rready[5:5]"},
						"RRESP": { "actual": "m_axi_rresp[11:10]"},
						"RVALID": { "actual": "m_axi_rvalid[5:5]"},
						"WDATA": { "actual": "m_axi_wdata[191:160]"},
						"WREADY": { "actual": "m_axi_wready[5:5]"},
						"WSTRB": { "actual": "m_axi_wstrb[23:20]"},
						"WVALID": { "actual": "m_axi_wvalid[5:5]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:64]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:64]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[63:32]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[63:32]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[7:4]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:128]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:128]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[95:64]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[95:64]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[11:8]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/static_region/connect_to_es_cu/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:192]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:192]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[127:96]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[127:96]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:12]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/static_region/data_M_AXI_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_0_araddr"},
						"ARBURST": { "actual": "data_M_AXI_0_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_0_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARID": { "actual": "data_M_AXI_0_arid"},
						"ARLEN": { "actual": "data_M_AXI_0_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_0_arlock"},
						"ARPROT": { "actual": "data_M_AXI_0_arprot"},
						"ARQOS": { "actual": "data_M_AXI_0_arqos"},
						"ARREADY": { "actual": "data_M_AXI_0_arready"},
						"ARSIZE": { "actual": "data_M_AXI_0_arsize"},
						"ARVALID": { "actual": "data_M_AXI_0_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_0_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_0_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_0_awcache"},
						"AWID": { "actual": "data_M_AXI_0_awid"},
						"AWLEN": { "actual": "data_M_AXI_0_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_0_awlock"},
						"AWPROT": { "actual": "data_M_AXI_0_awprot"},
						"AWQOS": { "actual": "data_M_AXI_0_awqos"},
						"AWREADY": { "actual": "data_M_AXI_0_awready"},
						"AWSIZE": { "actual": "data_M_AXI_0_awsize"},
						"AWVALID": { "actual": "data_M_AXI_0_awvalid"},
						"BID": { "actual": "data_M_AXI_0_bid"},
						"BREADY": { "actual": "data_M_AXI_0_bready"},
						"BRESP": { "actual": "data_M_AXI_0_bresp"},
						"BVALID": { "actual": "data_M_AXI_0_bvalid"},
						"RDATA": { "actual": "data_M_AXI_0_rdata"},
						"RID": { "actual": "data_M_AXI_0_rid"},
						"RLAST": { "actual": "data_M_AXI_0_rlast"},
						"RREADY": { "actual": "data_M_AXI_0_rready"},
						"RRESP": { "actual": "data_M_AXI_0_rresp"},
						"RVALID": { "actual": "data_M_AXI_0_rvalid"},
						"WDATA": { "actual": "data_M_AXI_0_wdata"},
						"WLAST": { "actual": "data_M_AXI_0_wlast"},
						"WREADY": { "actual": "data_M_AXI_0_wready"},
						"WSTRB": { "actual": "data_M_AXI_0_wstrb"},
						"WVALID": { "actual": "data_M_AXI_0_wvalid"}
					}
				},
				"/static_region/data_M_AXI_1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_1_araddr"},
						"ARBURST": { "actual": "data_M_AXI_1_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_1_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARLEN": { "actual": "data_M_AXI_1_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_1_arlock"},
						"ARPROT": { "actual": "data_M_AXI_1_arprot"},
						"ARQOS": { "actual": "data_M_AXI_1_arqos"},
						"ARREADY": { "actual": "data_M_AXI_1_arready"},
						"ARREGION": { "actual": "data_M_AXI_1_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_1_arsize"},
						"ARVALID": { "actual": "data_M_AXI_1_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_1_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_1_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_1_awcache"},
						"AWLEN": { "actual": "data_M_AXI_1_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_1_awlock"},
						"AWPROT": { "actual": "data_M_AXI_1_awprot"},
						"AWQOS": { "actual": "data_M_AXI_1_awqos"},
						"AWREADY": { "actual": "data_M_AXI_1_awready"},
						"AWREGION": { "actual": "data_M_AXI_1_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_1_awsize"},
						"AWVALID": { "actual": "data_M_AXI_1_awvalid"},
						"BREADY": { "actual": "data_M_AXI_1_bready"},
						"BRESP": { "actual": "data_M_AXI_1_bresp"},
						"BVALID": { "actual": "data_M_AXI_1_bvalid"},
						"RDATA": { "actual": "data_M_AXI_1_rdata"},
						"RLAST": { "actual": "data_M_AXI_1_rlast"},
						"RREADY": { "actual": "data_M_AXI_1_rready"},
						"RRESP": { "actual": "data_M_AXI_1_rresp"},
						"RVALID": { "actual": "data_M_AXI_1_rvalid"},
						"WDATA": { "actual": "data_M_AXI_1_wdata"},
						"WLAST": { "actual": "data_M_AXI_1_wlast"},
						"WREADY": { "actual": "data_M_AXI_1_wready"},
						"WSTRB": { "actual": "data_M_AXI_1_wstrb"},
						"WVALID": { "actual": "data_M_AXI_1_wvalid"}
					}
				},
				"/static_region/data_M_AXI_2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_2_araddr"},
						"ARBURST": { "actual": "data_M_AXI_2_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_2_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARLEN": { "actual": "data_M_AXI_2_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_2_arlock"},
						"ARPROT": { "actual": "data_M_AXI_2_arprot"},
						"ARQOS": { "actual": "data_M_AXI_2_arqos"},
						"ARREADY": { "actual": "data_M_AXI_2_arready"},
						"ARREGION": { "actual": "data_M_AXI_2_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_2_arsize"},
						"ARVALID": { "actual": "data_M_AXI_2_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_2_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_2_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_2_awcache"},
						"AWLEN": { "actual": "data_M_AXI_2_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_2_awlock"},
						"AWPROT": { "actual": "data_M_AXI_2_awprot"},
						"AWQOS": { "actual": "data_M_AXI_2_awqos"},
						"AWREADY": { "actual": "data_M_AXI_2_awready"},
						"AWREGION": { "actual": "data_M_AXI_2_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_2_awsize"},
						"AWVALID": { "actual": "data_M_AXI_2_awvalid"},
						"BREADY": { "actual": "data_M_AXI_2_bready"},
						"BRESP": { "actual": "data_M_AXI_2_bresp"},
						"BVALID": { "actual": "data_M_AXI_2_bvalid"},
						"RDATA": { "actual": "data_M_AXI_2_rdata"},
						"RLAST": { "actual": "data_M_AXI_2_rlast"},
						"RREADY": { "actual": "data_M_AXI_2_rready"},
						"RRESP": { "actual": "data_M_AXI_2_rresp"},
						"RVALID": { "actual": "data_M_AXI_2_rvalid"},
						"WDATA": { "actual": "data_M_AXI_2_wdata"},
						"WLAST": { "actual": "data_M_AXI_2_wlast"},
						"WREADY": { "actual": "data_M_AXI_2_wready"},
						"WSTRB": { "actual": "data_M_AXI_2_wstrb"},
						"WVALID": { "actual": "data_M_AXI_2_wvalid"}
					}
				},
				"/static_region/data_M_AXI_3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_3_araddr"},
						"ARBURST": { "actual": "data_M_AXI_3_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_3_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARLEN": { "actual": "data_M_AXI_3_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_3_arlock"},
						"ARPROT": { "actual": "data_M_AXI_3_arprot"},
						"ARQOS": { "actual": "data_M_AXI_3_arqos"},
						"ARREADY": { "actual": "data_M_AXI_3_arready"},
						"ARREGION": { "actual": "data_M_AXI_3_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_3_arsize"},
						"ARVALID": { "actual": "data_M_AXI_3_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_3_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_3_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_3_awcache"},
						"AWLEN": { "actual": "data_M_AXI_3_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_3_awlock"},
						"AWPROT": { "actual": "data_M_AXI_3_awprot"},
						"AWQOS": { "actual": "data_M_AXI_3_awqos"},
						"AWREADY": { "actual": "data_M_AXI_3_awready"},
						"AWREGION": { "actual": "data_M_AXI_3_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_3_awsize"},
						"AWVALID": { "actual": "data_M_AXI_3_awvalid"},
						"BREADY": { "actual": "data_M_AXI_3_bready"},
						"BRESP": { "actual": "data_M_AXI_3_bresp"},
						"BVALID": { "actual": "data_M_AXI_3_bvalid"},
						"RDATA": { "actual": "data_M_AXI_3_rdata"},
						"RLAST": { "actual": "data_M_AXI_3_rlast"},
						"RREADY": { "actual": "data_M_AXI_3_rready"},
						"RRESP": { "actual": "data_M_AXI_3_rresp"},
						"RVALID": { "actual": "data_M_AXI_3_rvalid"},
						"WDATA": { "actual": "data_M_AXI_3_wdata"},
						"WLAST": { "actual": "data_M_AXI_3_wlast"},
						"WREADY": { "actual": "data_M_AXI_3_wready"},
						"WSTRB": { "actual": "data_M_AXI_3_wstrb"},
						"WVALID": { "actual": "data_M_AXI_3_wvalid"}
					}
				},
				"/static_region/data_M_AXI_4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "data_M_AXI_4_araddr"},
						"ARBURST": { "actual": "data_M_AXI_4_arburst"},
						"ARCACHE": { "actual": "data_M_AXI_4_arcache"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARLEN": { "actual": "data_M_AXI_4_arlen"},
						"ARLOCK": { "actual": "data_M_AXI_4_arlock"},
						"ARPROT": { "actual": "data_M_AXI_4_arprot"},
						"ARQOS": { "actual": "data_M_AXI_4_arqos"},
						"ARREADY": { "actual": "data_M_AXI_4_arready"},
						"ARREGION": { "actual": "data_M_AXI_4_arregion"},
						"ARSIZE": { "actual": "data_M_AXI_4_arsize"},
						"ARVALID": { "actual": "data_M_AXI_4_arvalid"},
						"AWADDR": { "actual": "data_M_AXI_4_awaddr"},
						"AWBURST": { "actual": "data_M_AXI_4_awburst"},
						"AWCACHE": { "actual": "data_M_AXI_4_awcache"},
						"AWLEN": { "actual": "data_M_AXI_4_awlen"},
						"AWLOCK": { "actual": "data_M_AXI_4_awlock"},
						"AWPROT": { "actual": "data_M_AXI_4_awprot"},
						"AWQOS": { "actual": "data_M_AXI_4_awqos"},
						"AWREADY": { "actual": "data_M_AXI_4_awready"},
						"AWREGION": { "actual": "data_M_AXI_4_awregion"},
						"AWSIZE": { "actual": "data_M_AXI_4_awsize"},
						"AWVALID": { "actual": "data_M_AXI_4_awvalid"},
						"BREADY": { "actual": "data_M_AXI_4_bready"},
						"BRESP": { "actual": "data_M_AXI_4_bresp"},
						"BVALID": { "actual": "data_M_AXI_4_bvalid"},
						"RDATA": { "actual": "data_M_AXI_4_rdata"},
						"RLAST": { "actual": "data_M_AXI_4_rlast"},
						"RREADY": { "actual": "data_M_AXI_4_rready"},
						"RRESP": { "actual": "data_M_AXI_4_rresp"},
						"RVALID": { "actual": "data_M_AXI_4_rvalid"},
						"WDATA": { "actual": "data_M_AXI_4_wdata"},
						"WLAST": { "actual": "data_M_AXI_4_wlast"},
						"WREADY": { "actual": "data_M_AXI_4_wready"},
						"WSTRB": { "actual": "data_M_AXI_4_wstrb"},
						"WVALID": { "actual": "data_M_AXI_4_wvalid"}
					}
				},
				"/static_region/embedded_schedular/CuDmaController_0/m_axi_CQDma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_CQDma_ARADDR"},
						"ARBURST": { "actual": "m_axi_CQDma_ARBURST"},
						"ARCACHE": { "actual": "m_axi_CQDma_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_CQDma_ARLEN"},
						"ARLOCK": { "actual": "m_axi_CQDma_ARLOCK"},
						"ARPROT": { "actual": "m_axi_CQDma_ARPROT"},
						"ARQOS": { "actual": "m_axi_CQDma_ARQOS"},
						"ARREADY": { "actual": "m_axi_CQDma_ARREADY"},
						"ARREGION": { "actual": "m_axi_CQDma_ARREGION"},
						"ARSIZE": { "actual": "m_axi_CQDma_ARSIZE"},
						"ARVALID": { "actual": "m_axi_CQDma_ARVALID"},
						"AWADDR": { "actual": "m_axi_CQDma_AWADDR"},
						"AWBURST": { "actual": "m_axi_CQDma_AWBURST"},
						"AWCACHE": { "actual": "m_axi_CQDma_AWCACHE"},
						"AWLEN": { "actual": "m_axi_CQDma_AWLEN"},
						"AWLOCK": { "actual": "m_axi_CQDma_AWLOCK"},
						"AWPROT": { "actual": "m_axi_CQDma_AWPROT"},
						"AWQOS": { "actual": "m_axi_CQDma_AWQOS"},
						"AWREADY": { "actual": "m_axi_CQDma_AWREADY"},
						"AWREGION": { "actual": "m_axi_CQDma_AWREGION"},
						"AWSIZE": { "actual": "m_axi_CQDma_AWSIZE"},
						"AWVALID": { "actual": "m_axi_CQDma_AWVALID"},
						"BREADY": { "actual": "m_axi_CQDma_BREADY"},
						"BRESP": { "actual": "m_axi_CQDma_BRESP"},
						"BVALID": { "actual": "m_axi_CQDma_BVALID"},
						"RDATA": { "actual": "m_axi_CQDma_RDATA"},
						"RLAST": { "actual": "m_axi_CQDma_RLAST"},
						"RREADY": { "actual": "m_axi_CQDma_RREADY"},
						"RRESP": { "actual": "m_axi_CQDma_RRESP"},
						"RVALID": { "actual": "m_axi_CQDma_RVALID"},
						"WDATA": { "actual": "m_axi_CQDma_WDATA"},
						"WLAST": { "actual": "m_axi_CQDma_WLAST"},
						"WREADY": { "actual": "m_axi_CQDma_WREADY"},
						"WSTRB": { "actual": "m_axi_CQDma_WSTRB"},
						"WVALID": { "actual": "m_axi_CQDma_WVALID"}
					}
				},
				"/static_region/embedded_schedular/CuDmaController_0/m_axi_CUDma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_CUDma_ARADDR"},
						"ARBURST": { "actual": "m_axi_CUDma_ARBURST"},
						"ARCACHE": { "actual": "m_axi_CUDma_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_CUDma_ARLEN"},
						"ARLOCK": { "actual": "m_axi_CUDma_ARLOCK"},
						"ARPROT": { "actual": "m_axi_CUDma_ARPROT"},
						"ARQOS": { "actual": "m_axi_CUDma_ARQOS"},
						"ARREADY": { "actual": "m_axi_CUDma_ARREADY"},
						"ARREGION": { "actual": "m_axi_CUDma_ARREGION"},
						"ARSIZE": { "actual": "m_axi_CUDma_ARSIZE"},
						"ARVALID": { "actual": "m_axi_CUDma_ARVALID"},
						"AWADDR": { "actual": "m_axi_CUDma_AWADDR"},
						"AWBURST": { "actual": "m_axi_CUDma_AWBURST"},
						"AWCACHE": { "actual": "m_axi_CUDma_AWCACHE"},
						"AWLEN": { "actual": "m_axi_CUDma_AWLEN"},
						"AWLOCK": { "actual": "m_axi_CUDma_AWLOCK"},
						"AWPROT": { "actual": "m_axi_CUDma_AWPROT"},
						"AWQOS": { "actual": "m_axi_CUDma_AWQOS"},
						"AWREADY": { "actual": "m_axi_CUDma_AWREADY"},
						"AWREGION": { "actual": "m_axi_CUDma_AWREGION"},
						"AWSIZE": { "actual": "m_axi_CUDma_AWSIZE"},
						"AWVALID": { "actual": "m_axi_CUDma_AWVALID"},
						"BREADY": { "actual": "m_axi_CUDma_BREADY"},
						"BRESP": { "actual": "m_axi_CUDma_BRESP"},
						"BVALID": { "actual": "m_axi_CUDma_BVALID"},
						"RDATA": { "actual": "m_axi_CUDma_RDATA"},
						"RLAST": { "actual": "m_axi_CUDma_RLAST"},
						"RREADY": { "actual": "m_axi_CUDma_RREADY"},
						"RRESP": { "actual": "m_axi_CUDma_RRESP"},
						"RVALID": { "actual": "m_axi_CUDma_RVALID"},
						"WDATA": { "actual": "m_axi_CUDma_WDATA"},
						"WLAST": { "actual": "m_axi_CUDma_WLAST"},
						"WREADY": { "actual": "m_axi_CUDma_WREADY"},
						"WSTRB": { "actual": "m_axi_CUDma_WSTRB"},
						"WVALID": { "actual": "m_axi_CUDma_WVALID"}
					}
				},
				"/static_region/embedded_schedular/MAXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "MAXI_araddr"},
						"ARESETN": { "actual": "reset_n"},
						"ARPROT": { "actual": "MAXI_arprot"},
						"ARREADY": { "actual": "MAXI_arready"},
						"ARVALID": { "actual": "MAXI_arvalid"},
						"AWADDR": { "actual": "MAXI_awaddr"},
						"AWPROT": { "actual": "MAXI_awprot"},
						"AWREADY": { "actual": "MAXI_awready"},
						"AWVALID": { "actual": "MAXI_awvalid"},
						"BREADY": { "actual": "MAXI_bready"},
						"BRESP": { "actual": "MAXI_bresp"},
						"BVALID": { "actual": "MAXI_bvalid"},
						"RDATA": { "actual": "MAXI_rdata"},
						"RREADY": { "actual": "MAXI_rready"},
						"RRESP": { "actual": "MAXI_rresp"},
						"RVALID": { "actual": "MAXI_rvalid"},
						"WDATA": { "actual": "MAXI_wdata"},
						"WREADY": { "actual": "MAXI_wready"},
						"WSTRB": { "actual": "MAXI_wstrb"},
						"WVALID": { "actual": "MAXI_wvalid"}
					}
				},
				"/static_region/embedded_schedular/SAXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "SAXI_araddr"},
						"ARESETN": { "actual": "reset_n"},
						"ARPROT": { "actual": "SAXI_arprot"},
						"ARREADY": { "actual": "SAXI_arready"},
						"ARVALID": { "actual": "SAXI_arvalid"},
						"AWADDR": { "actual": "SAXI_awaddr"},
						"AWPROT": { "actual": "SAXI_awprot"},
						"AWREADY": { "actual": "SAXI_awready"},
						"AWVALID": { "actual": "SAXI_awvalid"},
						"BREADY": { "actual": "SAXI_bready"},
						"BRESP": { "actual": "SAXI_bresp"},
						"BVALID": { "actual": "SAXI_bvalid"},
						"RDATA": { "actual": "SAXI_rdata"},
						"RREADY": { "actual": "SAXI_rready"},
						"RRESP": { "actual": "SAXI_rresp"},
						"RVALID": { "actual": "SAXI_rvalid"},
						"WDATA": { "actual": "SAXI_wdata"},
						"WREADY": { "actual": "SAXI_wready"},
						"WSTRB": { "actual": "SAXI_wstrb"},
						"WVALID": { "actual": "SAXI_wvalid"}
					}
				},
				"/static_region/embedded_schedular/axi_intc_0/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/static_region/embedded_schedular/cuisr_0/m_axi_a": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_a_ARADDR"},
						"ARBURST": { "actual": "m_axi_a_ARBURST"},
						"ARCACHE": { "actual": "m_axi_a_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_a_ARLEN"},
						"ARLOCK": { "actual": "m_axi_a_ARLOCK"},
						"ARPROT": { "actual": "m_axi_a_ARPROT"},
						"ARQOS": { "actual": "m_axi_a_ARQOS"},
						"ARREADY": { "actual": "m_axi_a_ARREADY"},
						"ARREGION": { "actual": "m_axi_a_ARREGION"},
						"ARSIZE": { "actual": "m_axi_a_ARSIZE"},
						"ARVALID": { "actual": "m_axi_a_ARVALID"},
						"AWADDR": { "actual": "m_axi_a_AWADDR"},
						"AWBURST": { "actual": "m_axi_a_AWBURST"},
						"AWCACHE": { "actual": "m_axi_a_AWCACHE"},
						"AWLEN": { "actual": "m_axi_a_AWLEN"},
						"AWLOCK": { "actual": "m_axi_a_AWLOCK"},
						"AWPROT": { "actual": "m_axi_a_AWPROT"},
						"AWQOS": { "actual": "m_axi_a_AWQOS"},
						"AWREADY": { "actual": "m_axi_a_AWREADY"},
						"AWREGION": { "actual": "m_axi_a_AWREGION"},
						"AWSIZE": { "actual": "m_axi_a_AWSIZE"},
						"AWVALID": { "actual": "m_axi_a_AWVALID"},
						"BREADY": { "actual": "m_axi_a_BREADY"},
						"BRESP": { "actual": "m_axi_a_BRESP"},
						"BVALID": { "actual": "m_axi_a_BVALID"},
						"RDATA": { "actual": "m_axi_a_RDATA"},
						"RLAST": { "actual": "m_axi_a_RLAST"},
						"RREADY": { "actual": "m_axi_a_RREADY"},
						"RRESP": { "actual": "m_axi_a_RRESP"},
						"RVALID": { "actual": "m_axi_a_RVALID"},
						"WDATA": { "actual": "m_axi_a_WDATA"},
						"WLAST": { "actual": "m_axi_a_WLAST"},
						"WREADY": { "actual": "m_axi_a_WREADY"},
						"WSTRB": { "actual": "m_axi_a_WSTRB"},
						"WVALID": { "actual": "m_axi_a_WVALID"}
					}
				},
				"/static_region/embedded_schedular/embedded_scheduler_hw_0/host": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "host_araddr"},
						"ARESETN": { "actual": "reset_n"},
						"ARPROT": { "actual": "host_arprot"},
						"ARREADY": { "actual": "host_arready"},
						"ARVALID": { "actual": "host_arvalid"},
						"AWADDR": { "actual": "host_awaddr"},
						"AWPROT": { "actual": "host_awprot"},
						"AWREADY": { "actual": "host_awready"},
						"AWVALID": { "actual": "host_awvalid"},
						"BREADY": { "actual": "host_bready"},
						"BRESP": { "actual": "host_bresp"},
						"BVALID": { "actual": "host_bvalid"},
						"RDATA": { "actual": "host_rdata"},
						"RREADY": { "actual": "host_rready"},
						"RRESP": { "actual": "host_rresp"},
						"RVALID": { "actual": "host_rvalid"},
						"WDATA": { "actual": "host_wdata"},
						"WREADY": { "actual": "host_wready"},
						"WSTRB": { "actual": "host_wstrb"},
						"WVALID": { "actual": "host_wvalid"}
					}
				},
				"/static_region/embedded_schedular/host": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "host_araddr"},
						"ARESETN": { "actual": "reset_n"},
						"ARPROT": { "actual": "host_arprot"},
						"ARREADY": { "actual": "host_arready"},
						"ARVALID": { "actual": "host_arvalid"},
						"AWADDR": { "actual": "host_awaddr"},
						"AWPROT": { "actual": "host_awprot"},
						"AWREADY": { "actual": "host_awready"},
						"AWVALID": { "actual": "host_awvalid"},
						"BREADY": { "actual": "host_bready"},
						"BRESP": { "actual": "host_bresp"},
						"BVALID": { "actual": "host_bvalid"},
						"RDATA": { "actual": "host_rdata"},
						"RREADY": { "actual": "host_rready"},
						"RRESP": { "actual": "host_rresp"},
						"RVALID": { "actual": "host_rvalid"},
						"WDATA": { "actual": "host_wdata"},
						"WREADY": { "actual": "host_wready"},
						"WSTRB": { "actual": "host_wstrb"},
						"WVALID": { "actual": "host_wvalid"}
					}
				},
				"/static_region/embedded_schedular/m_axi_CQDma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "m_axi_CQDma_araddr"},
						"ARBURST": { "actual": "m_axi_CQDma_arburst"},
						"ARCACHE": { "actual": "m_axi_CQDma_arcache"},
						"ARESETN": { "actual": "reset_n"},
						"ARLEN": { "actual": "m_axi_CQDma_arlen"},
						"ARLOCK": { "actual": "m_axi_CQDma_arlock"},
						"ARPROT": { "actual": "m_axi_CQDma_arprot"},
						"ARQOS": { "actual": "m_axi_CQDma_arqos"},
						"ARREADY": { "actual": "m_axi_CQDma_arready"},
						"ARREGION": { "actual": "m_axi_CQDma_arregion"},
						"ARSIZE": { "actual": "m_axi_CQDma_arsize"},
						"ARVALID": { "actual": "m_axi_CQDma_arvalid"},
						"AWADDR": { "actual": "m_axi_CQDma_awaddr"},
						"AWBURST": { "actual": "m_axi_CQDma_awburst"},
						"AWCACHE": { "actual": "m_axi_CQDma_awcache"},
						"AWLEN": { "actual": "m_axi_CQDma_awlen"},
						"AWLOCK": { "actual": "m_axi_CQDma_awlock"},
						"AWPROT": { "actual": "m_axi_CQDma_awprot"},
						"AWQOS": { "actual": "m_axi_CQDma_awqos"},
						"AWREADY": { "actual": "m_axi_CQDma_awready"},
						"AWREGION": { "actual": "m_axi_CQDma_awregion"},
						"AWSIZE": { "actual": "m_axi_CQDma_awsize"},
						"AWVALID": { "actual": "m_axi_CQDma_awvalid"},
						"BREADY": { "actual": "m_axi_CQDma_bready"},
						"BRESP": { "actual": "m_axi_CQDma_bresp"},
						"BVALID": { "actual": "m_axi_CQDma_bvalid"},
						"RDATA": { "actual": "m_axi_CQDma_rdata"},
						"RLAST": { "actual": "m_axi_CQDma_rlast"},
						"RREADY": { "actual": "m_axi_CQDma_rready"},
						"RRESP": { "actual": "m_axi_CQDma_rresp"},
						"RVALID": { "actual": "m_axi_CQDma_rvalid"},
						"WDATA": { "actual": "m_axi_CQDma_wdata"},
						"WLAST": { "actual": "m_axi_CQDma_wlast"},
						"WREADY": { "actual": "m_axi_CQDma_wready"},
						"WSTRB": { "actual": "m_axi_CQDma_wstrb"},
						"WVALID": { "actual": "m_axi_CQDma_wvalid"}
					}
				},
				"/static_region/embedded_schedular/m_axi_CUDma_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "m_axi_CUDma_0_araddr"},
						"ARBURST": { "actual": "m_axi_CUDma_0_arburst"},
						"ARCACHE": { "actual": "m_axi_CUDma_0_arcache"},
						"ARESETN": { "actual": "reset_n"},
						"ARLEN": { "actual": "m_axi_CUDma_0_arlen"},
						"ARLOCK": { "actual": "m_axi_CUDma_0_arlock"},
						"ARPROT": { "actual": "m_axi_CUDma_0_arprot"},
						"ARQOS": { "actual": "m_axi_CUDma_0_arqos"},
						"ARREADY": { "actual": "m_axi_CUDma_0_arready"},
						"ARSIZE": { "actual": "m_axi_CUDma_0_arsize"},
						"ARVALID": { "actual": "m_axi_CUDma_0_arvalid"},
						"AWADDR": { "actual": "m_axi_CUDma_0_awaddr"},
						"AWBURST": { "actual": "m_axi_CUDma_0_awburst"},
						"AWCACHE": { "actual": "m_axi_CUDma_0_awcache"},
						"AWLEN": { "actual": "m_axi_CUDma_0_awlen"},
						"AWLOCK": { "actual": "m_axi_CUDma_0_awlock"},
						"AWPROT": { "actual": "m_axi_CUDma_0_awprot"},
						"AWQOS": { "actual": "m_axi_CUDma_0_awqos"},
						"AWREADY": { "actual": "m_axi_CUDma_0_awready"},
						"AWSIZE": { "actual": "m_axi_CUDma_0_awsize"},
						"AWVALID": { "actual": "m_axi_CUDma_0_awvalid"},
						"BREADY": { "actual": "m_axi_CUDma_0_bready"},
						"BRESP": { "actual": "m_axi_CUDma_0_bresp"},
						"BVALID": { "actual": "m_axi_CUDma_0_bvalid"},
						"RDATA": { "actual": "m_axi_CUDma_0_rdata"},
						"RLAST": { "actual": "m_axi_CUDma_0_rlast"},
						"RREADY": { "actual": "m_axi_CUDma_0_rready"},
						"RRESP": { "actual": "m_axi_CUDma_0_rresp"},
						"RVALID": { "actual": "m_axi_CUDma_0_rvalid"},
						"WDATA": { "actual": "m_axi_CUDma_0_wdata"},
						"WLAST": { "actual": "m_axi_CUDma_0_wlast"},
						"WREADY": { "actual": "m_axi_CUDma_0_wready"},
						"WSTRB": { "actual": "m_axi_CUDma_0_wstrb"},
						"WVALID": { "actual": "m_axi_CUDma_0_wvalid"}
					}
				},
				"/static_region/embedded_schedular/m_axi_a": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "m_axi_a_araddr"},
						"ARBURST": { "actual": "m_axi_a_arburst"},
						"ARCACHE": { "actual": "m_axi_a_arcache"},
						"ARESETN": { "actual": "reset_n"},
						"ARLEN": { "actual": "m_axi_a_arlen"},
						"ARLOCK": { "actual": "m_axi_a_arlock"},
						"ARPROT": { "actual": "m_axi_a_arprot"},
						"ARQOS": { "actual": "m_axi_a_arqos"},
						"ARREADY": { "actual": "m_axi_a_arready"},
						"ARSIZE": { "actual": "m_axi_a_arsize"},
						"ARVALID": { "actual": "m_axi_a_arvalid"},
						"AWADDR": { "actual": "m_axi_a_awaddr"},
						"AWBURST": { "actual": "m_axi_a_awburst"},
						"AWCACHE": { "actual": "m_axi_a_awcache"},
						"AWLEN": { "actual": "m_axi_a_awlen"},
						"AWLOCK": { "actual": "m_axi_a_awlock"},
						"AWPROT": { "actual": "m_axi_a_awprot"},
						"AWQOS": { "actual": "m_axi_a_awqos"},
						"AWREADY": { "actual": "m_axi_a_awready"},
						"AWSIZE": { "actual": "m_axi_a_awsize"},
						"AWVALID": { "actual": "m_axi_a_awvalid"},
						"BREADY": { "actual": "m_axi_a_bready"},
						"BRESP": { "actual": "m_axi_a_bresp"},
						"BVALID": { "actual": "m_axi_a_bvalid"},
						"RDATA": { "actual": "m_axi_a_rdata"},
						"RLAST": { "actual": "m_axi_a_rlast"},
						"RREADY": { "actual": "m_axi_a_rready"},
						"RRESP": { "actual": "m_axi_a_rresp"},
						"RVALID": { "actual": "m_axi_a_rvalid"},
						"WDATA": { "actual": "m_axi_a_wdata"},
						"WLAST": { "actual": "m_axi_a_wlast"},
						"WREADY": { "actual": "m_axi_a_wready"},
						"WSTRB": { "actual": "m_axi_a_wstrb"},
						"WVALID": { "actual": "m_axi_a_wvalid"}
					}
				},
				"/static_region/embedded_schedular/s_axi_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "clk"},
						"ARADDR": { "actual": "s_axi_0_araddr"},
						"ARESETN": { "actual": "reset_n"},
						"ARREADY": { "actual": "s_axi_0_arready"},
						"ARVALID": { "actual": "s_axi_0_arvalid"},
						"AWADDR": { "actual": "s_axi_0_awaddr"},
						"AWREADY": { "actual": "s_axi_0_awready"},
						"AWVALID": { "actual": "s_axi_0_awvalid"},
						"BREADY": { "actual": "s_axi_0_bready"},
						"BRESP": { "actual": "s_axi_0_bresp"},
						"BVALID": { "actual": "s_axi_0_bvalid"},
						"RDATA": { "actual": "s_axi_0_rdata"},
						"RREADY": { "actual": "s_axi_0_rready"},
						"RRESP": { "actual": "s_axi_0_rresp"},
						"RVALID": { "actual": "s_axi_0_rvalid"},
						"WDATA": { "actual": "s_axi_0_wdata"},
						"WREADY": { "actual": "s_axi_0_wready"},
						"WSTRB": { "actual": "s_axi_0_wstrb"},
						"WVALID": { "actual": "s_axi_0_wvalid"}
					}
				},
				"/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/maxi_lite_mb": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxi_lite_mb_aclk"},
						"ARADDR": { "actual": "maxi_lite_mb_araddr"},
						"ARESETN": { "actual": "maxi_lite_mb_aresetn"},
						"ARPROT": { "actual": "maxi_lite_mb_arprot"},
						"ARREADY": { "actual": "maxi_lite_mb_arready"},
						"ARVALID": { "actual": "maxi_lite_mb_arvalid"},
						"AWADDR": { "actual": "maxi_lite_mb_awaddr"},
						"AWPROT": { "actual": "maxi_lite_mb_awprot"},
						"AWREADY": { "actual": "maxi_lite_mb_awready"},
						"AWVALID": { "actual": "maxi_lite_mb_awvalid"},
						"BREADY": { "actual": "maxi_lite_mb_bready"},
						"BRESP": { "actual": "maxi_lite_mb_bresp"},
						"BVALID": { "actual": "maxi_lite_mb_bvalid"},
						"RDATA": { "actual": "maxi_lite_mb_rdata"},
						"RREADY": { "actual": "maxi_lite_mb_rready"},
						"RRESP": { "actual": "maxi_lite_mb_rresp"},
						"RVALID": { "actual": "maxi_lite_mb_rvalid"},
						"WDATA": { "actual": "maxi_lite_mb_wdata"},
						"WREADY": { "actual": "maxi_lite_mb_wready"},
						"WSTRB": { "actual": "maxi_lite_mb_wstrb"},
						"WVALID": { "actual": "maxi_lite_mb_wvalid"}
					}
				},
				"/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxi_lite_cq_aclk"},
						"ARADDR": { "actual": "saxi_lite_cq_araddr"},
						"ARESETN": { "actual": "saxi_lite_cq_aresetn"},
						"ARPROT": { "actual": "saxi_lite_cq_arprot"},
						"ARREADY": { "actual": "saxi_lite_cq_arready"},
						"ARVALID": { "actual": "saxi_lite_cq_arvalid"},
						"AWADDR": { "actual": "saxi_lite_cq_awaddr"},
						"AWPROT": { "actual": "saxi_lite_cq_awprot"},
						"AWREADY": { "actual": "saxi_lite_cq_awready"},
						"AWVALID": { "actual": "saxi_lite_cq_awvalid"},
						"BREADY": { "actual": "saxi_lite_cq_bready"},
						"BRESP": { "actual": "saxi_lite_cq_bresp"},
						"BVALID": { "actual": "saxi_lite_cq_bvalid"},
						"RDATA": { "actual": "saxi_lite_cq_rdata"},
						"RREADY": { "actual": "saxi_lite_cq_rready"},
						"RRESP": { "actual": "saxi_lite_cq_rresp"},
						"RVALID": { "actual": "saxi_lite_cq_rvalid"},
						"WDATA": { "actual": "saxi_lite_cq_wdata"},
						"WREADY": { "actual": "saxi_lite_cq_wready"},
						"WSTRB": { "actual": "saxi_lite_cq_wstrb"},
						"WVALID": { "actual": "saxi_lite_cq_wvalid"}
					}
				},
				"/static_region/icn_pass_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m00_axi_aclk"},
						"ARADDR": { "actual": "m00_axi_araddr"},
						"ARBURST": { "actual": "m00_axi_arburst"},
						"ARCACHE": { "actual": "m00_axi_arcache"},
						"ARESETN": { "actual": "m00_axi_aresetn"},
						"ARID": { "actual": "m00_axi_arid"},
						"ARLEN": { "actual": "m00_axi_arlen"},
						"ARLOCK": { "actual": "m00_axi_arlock"},
						"ARPROT": { "actual": "m00_axi_arprot"},
						"ARQOS": { "actual": "m00_axi_arqos"},
						"ARREADY": { "actual": "m00_axi_arready"},
						"ARSIZE": { "actual": "m00_axi_arsize"},
						"ARUSER": { "actual": "m00_axi_aruser"},
						"ARVALID": { "actual": "m00_axi_arvalid"},
						"AWADDR": { "actual": "m00_axi_awaddr"},
						"AWBURST": { "actual": "m00_axi_awburst"},
						"AWCACHE": { "actual": "m00_axi_awcache"},
						"AWID": { "actual": "m00_axi_awid"},
						"AWLEN": { "actual": "m00_axi_awlen"},
						"AWLOCK": { "actual": "m00_axi_awlock"},
						"AWPROT": { "actual": "m00_axi_awprot"},
						"AWQOS": { "actual": "m00_axi_awqos"},
						"AWREADY": { "actual": "m00_axi_awready"},
						"AWSIZE": { "actual": "m00_axi_awsize"},
						"AWUSER": { "actual": "m00_axi_awuser"},
						"AWVALID": { "actual": "m00_axi_awvalid"},
						"BID": { "actual": "m00_axi_bid"},
						"BREADY": { "actual": "m00_axi_bready"},
						"BRESP": { "actual": "m00_axi_bresp"},
						"BUSER": { "actual": "m00_axi_buser"},
						"BVALID": { "actual": "m00_axi_bvalid"},
						"RDATA": { "actual": "m00_axi_rdata"},
						"RID": { "actual": "m00_axi_rid"},
						"RLAST": { "actual": "m00_axi_rlast"},
						"RREADY": { "actual": "m00_axi_rready"},
						"RRESP": { "actual": "m00_axi_rresp"},
						"RUSER": { "actual": "m00_axi_ruser"},
						"RVALID": { "actual": "m00_axi_rvalid"},
						"WDATA": { "actual": "m00_axi_wdata"},
						"WLAST": { "actual": "m00_axi_wlast"},
						"WREADY": { "actual": "m00_axi_wready"},
						"WSTRB": { "actual": "m00_axi_wstrb"},
						"WUSER": { "actual": "m00_axi_wuser"},
						"WVALID": { "actual": "m00_axi_wvalid"}
					}
				},
				"/static_region/icn_pass_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s00_axi_aclk"},
						"ARADDR": { "actual": "s00_axi_araddr"},
						"ARBURST": { "actual": "s00_axi_arburst"},
						"ARCACHE": { "actual": "s00_axi_arcache"},
						"ARESETN": { "actual": "s00_axi_aresetn"},
						"ARLEN": { "actual": "s00_axi_arlen"},
						"ARLOCK": { "actual": "s00_axi_arlock"},
						"ARPROT": { "actual": "s00_axi_arprot"},
						"ARQOS": { "actual": "s00_axi_arqos"},
						"ARREADY": { "actual": "s00_axi_arready"},
						"ARREGION": { "actual": "s00_axi_arregion"},
						"ARSIZE": { "actual": "s00_axi_arsize"},
						"ARVALID": { "actual": "s00_axi_arvalid"},
						"AWADDR": { "actual": "s00_axi_awaddr"},
						"AWBURST": { "actual": "s00_axi_awburst"},
						"AWCACHE": { "actual": "s00_axi_awcache"},
						"AWLEN": { "actual": "s00_axi_awlen"},
						"AWLOCK": { "actual": "s00_axi_awlock"},
						"AWPROT": { "actual": "s00_axi_awprot"},
						"AWQOS": { "actual": "s00_axi_awqos"},
						"AWREADY": { "actual": "s00_axi_awready"},
						"AWREGION": { "actual": "s00_axi_awregion"},
						"AWSIZE": { "actual": "s00_axi_awsize"},
						"AWVALID": { "actual": "s00_axi_awvalid"},
						"BREADY": { "actual": "s00_axi_bready"},
						"BRESP": { "actual": "s00_axi_bresp"},
						"BVALID": { "actual": "s00_axi_bvalid"},
						"RDATA": { "actual": "s00_axi_rdata"},
						"RLAST": { "actual": "s00_axi_rlast"},
						"RREADY": { "actual": "s00_axi_rready"},
						"RRESP": { "actual": "s00_axi_rresp"},
						"RVALID": { "actual": "s00_axi_rvalid"},
						"WDATA": { "actual": "s00_axi_wdata"},
						"WLAST": { "actual": "s00_axi_wlast"},
						"WREADY": { "actual": "s00_axi_wready"},
						"WSTRB": { "actual": "s00_axi_wstrb"},
						"WVALID": { "actual": "s00_axi_wvalid"}
					}
				},
				"/static_region/sim_copy_kernel_0/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_0/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_1/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_1/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_2/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_2/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_3/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/static_region/sim_copy_kernel_3/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/static_region/sim_ddr_1/C0_DDR_SAXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "c0_ddr_saxi_aclk"},
						"ARADDR": { "actual": "c0_ddr_saxi_araddr"},
						"ARBURST": { "actual": "c0_ddr_saxi_arburst"},
						"ARCACHE": { "actual": "c0_ddr_saxi_arcache"},
						"ARESETN": { "actual": "c0_ddr_saxi_aresetn"},
						"ARID": { "actual": "c0_ddr_saxi_arid"},
						"ARLEN": { "actual": "c0_ddr_saxi_arlen"},
						"ARLOCK": { "actual": "c0_ddr_saxi_arlock"},
						"ARPROT": { "actual": "c0_ddr_saxi_arprot"},
						"ARQOS": { "actual": "c0_ddr_saxi_arqos"},
						"ARREADY": { "actual": "c0_ddr_saxi_arready"},
						"ARREGION": { "actual": "c0_ddr_saxi_arregion"},
						"ARSIZE": { "actual": "c0_ddr_saxi_arsize"},
						"ARUSER": { "actual": "c0_ddr_saxi_aruser"},
						"ARVALID": { "actual": "c0_ddr_saxi_arvalid"},
						"AWADDR": { "actual": "c0_ddr_saxi_awaddr"},
						"AWBURST": { "actual": "c0_ddr_saxi_awburst"},
						"AWCACHE": { "actual": "c0_ddr_saxi_awcache"},
						"AWID": { "actual": "c0_ddr_saxi_awid"},
						"AWLEN": { "actual": "c0_ddr_saxi_awlen"},
						"AWLOCK": { "actual": "c0_ddr_saxi_awlock"},
						"AWPROT": { "actual": "c0_ddr_saxi_awprot"},
						"AWQOS": { "actual": "c0_ddr_saxi_awqos"},
						"AWREADY": { "actual": "c0_ddr_saxi_awready"},
						"AWREGION": { "actual": "c0_ddr_saxi_awregion"},
						"AWSIZE": { "actual": "c0_ddr_saxi_awsize"},
						"AWUSER": { "actual": "c0_ddr_saxi_awuser"},
						"AWVALID": { "actual": "c0_ddr_saxi_awvalid"},
						"BID": { "actual": "c0_ddr_saxi_bid"},
						"BREADY": { "actual": "c0_ddr_saxi_bready"},
						"BRESP": { "actual": "c0_ddr_saxi_bresp"},
						"BUSER": { "actual": "c0_ddr_saxi_buser"},
						"BVALID": { "actual": "c0_ddr_saxi_bvalid"},
						"RDATA": { "actual": "c0_ddr_saxi_rdata"},
						"RID": { "actual": "c0_ddr_saxi_rid"},
						"RLAST": { "actual": "c0_ddr_saxi_rlast"},
						"RREADY": { "actual": "c0_ddr_saxi_rready"},
						"RRESP": { "actual": "c0_ddr_saxi_rresp"},
						"RUSER": { "actual": "c0_ddr_saxi_ruser"},
						"RVALID": { "actual": "c0_ddr_saxi_rvalid"},
						"WDATA": { "actual": "c0_ddr_saxi_wdata"},
						"WLAST": { "actual": "c0_ddr_saxi_wlast"},
						"WREADY": { "actual": "c0_ddr_saxi_wready"},
						"WSTRB": { "actual": "c0_ddr_saxi_wstrb"},
						"WUSER": { "actual": "c0_ddr_saxi_wuser"},
						"WVALID": { "actual": "c0_ddr_saxi_wvalid"}
					}
				},
				"/static_region/sim_xdma_0/M_AXICTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axictrl_aclk"},
						"ARADDR": { "actual": "m_axictrl_araddr"},
						"ARESETN": { "actual": "m_axictrl_aresetn"},
						"ARPROT": { "actual": "m_axictrl_arprot"},
						"ARREADY": { "actual": "m_axictrl_arready"},
						"ARVALID": { "actual": "m_axictrl_arvalid"},
						"AWADDR": { "actual": "m_axictrl_awaddr"},
						"AWPROT": { "actual": "m_axictrl_awprot"},
						"AWREADY": { "actual": "m_axictrl_awready"},
						"AWVALID": { "actual": "m_axictrl_awvalid"},
						"BREADY": { "actual": "m_axictrl_bready"},
						"BRESP": { "actual": "m_axictrl_bresp"},
						"BVALID": { "actual": "m_axictrl_bvalid"},
						"RDATA": { "actual": "m_axictrl_rdata"},
						"RREADY": { "actual": "m_axictrl_rready"},
						"RRESP": { "actual": "m_axictrl_rresp"},
						"RVALID": { "actual": "m_axictrl_rvalid"},
						"WDATA": { "actual": "m_axictrl_wdata"},
						"WREADY": { "actual": "m_axictrl_wready"},
						"WSTRB": { "actual": "m_axictrl_wstrb"},
						"WVALID": { "actual": "m_axictrl_wvalid"}
					}
				},
				"/static_region/sim_xdma_0/M_AXIMM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_aximm_aclk"},
						"ARADDR": { "actual": "m_aximm_araddr"},
						"ARBURST": { "actual": "m_aximm_arburst"},
						"ARCACHE": { "actual": "m_aximm_arcache"},
						"ARESETN": { "actual": "m_aximm_aresetn"},
						"ARID": { "actual": "m_aximm_arid"},
						"ARLEN": { "actual": "m_aximm_arlen"},
						"ARLOCK": { "actual": "m_aximm_arlock"},
						"ARPROT": { "actual": "m_aximm_arprot"},
						"ARQOS": { "actual": "m_aximm_arqos"},
						"ARREADY": { "actual": "m_aximm_arready"},
						"ARSIZE": { "actual": "m_aximm_arsize"},
						"ARUSER": { "actual": "m_aximm_aruser"},
						"ARVALID": { "actual": "m_aximm_arvalid"},
						"AWADDR": { "actual": "m_aximm_awaddr"},
						"AWBURST": { "actual": "m_aximm_awburst"},
						"AWCACHE": { "actual": "m_aximm_awcache"},
						"AWID": { "actual": "m_aximm_awid"},
						"AWLEN": { "actual": "m_aximm_awlen"},
						"AWLOCK": { "actual": "m_aximm_awlock"},
						"AWPROT": { "actual": "m_aximm_awprot"},
						"AWQOS": { "actual": "m_aximm_awqos"},
						"AWREADY": { "actual": "m_aximm_awready"},
						"AWSIZE": { "actual": "m_aximm_awsize"},
						"AWUSER": { "actual": "m_aximm_awuser"},
						"AWVALID": { "actual": "m_aximm_awvalid"},
						"BID": { "actual": "m_aximm_bid"},
						"BREADY": { "actual": "m_aximm_bready"},
						"BRESP": { "actual": "m_aximm_bresp"},
						"BUSER": { "actual": "m_aximm_buser"},
						"BVALID": { "actual": "m_aximm_bvalid"},
						"RDATA": { "actual": "m_aximm_rdata"},
						"RID": { "actual": "m_aximm_rid"},
						"RLAST": { "actual": "m_aximm_rlast"},
						"RREADY": { "actual": "m_aximm_rready"},
						"RRESP": { "actual": "m_aximm_rresp"},
						"RUSER": { "actual": "m_aximm_ruser"},
						"RVALID": { "actual": "m_aximm_rvalid"},
						"WDATA": { "actual": "m_aximm_wdata"},
						"WLAST": { "actual": "m_aximm_wlast"},
						"WREADY": { "actual": "m_aximm_wready"},
						"WSTRB": { "actual": "m_aximm_wstrb"},
						"WUSER": { "actual": "m_aximm_wuser"},
						"WVALID": { "actual": "m_aximm_wvalid"}
					}
				},
				"/static_region/userpf_control_M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "dma_pcie_aclk"},
						"ARADDR": { "actual": "userpf_control_M_AXI_araddr[127:64]"},
						"ARESETN": { "actual": "dma_pcie_arst"},
						"ARPROT": { "actual": "userpf_control_M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "userpf_control_M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "userpf_control_M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "userpf_control_M_AXI_awaddr[127:64]"},
						"AWPROT": { "actual": "userpf_control_M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "userpf_control_M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "userpf_control_M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "userpf_control_M_AXI_bready[1:1]"},
						"BRESP": { "actual": "userpf_control_M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "userpf_control_M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "userpf_control_M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "userpf_control_M_AXI_rready[1:1]"},
						"RRESP": { "actual": "userpf_control_M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "userpf_control_M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "userpf_control_M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "userpf_control_M_AXI_wready[1:1]"},
						"WSTRB": { "actual": "userpf_control_M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "userpf_control_M_AXI_wvalid[1:1]"}
					}
				}
			}
		}
	}
}
