// Seed: 391285463
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6
    , id_10,
    input tri0 id_7,
    input wor id_8
);
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    output uwire id_5
    , id_19,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    input supply0 id_17
);
  wire id_20;
  module_0(
      id_15, id_11, id_6, id_13, id_6, id_6, id_6, id_9, id_15
  );
  assign id_11 = 1;
endmodule
