# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: /home/tinchuk/ee214/pinPlanning/examples.csv
# Generated on: Wed Apr 15 10:40:27 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
addr_in[14],Input,,,PIN_119,,,,
addr_in[13],Input,,,PIN_121,,,,
addr_in[12],Input,,,PIN_86,,,,
addr_in[11],Input,,,PIN_94,,,,
addr_in[10],Input,,,PIN_120,,,,
addr_in[9],Input,,,PIN_97,,,,
addr_in[8],Input,,,PIN_111,,,,
addr_in[7],Input,,,PIN_95,,,,
addr_in[6],Input,,,PIN_104,,,,
addr_in[5],Input,,,PIN_103,,,,
addr_in[4],Input,,,PIN_85,,,,
addr_in[3],Input,,,PIN_114,,,,
addr_in[2],Input,,,PIN_117,,,,
addr_in[1],Input,,,PIN_93,,,,
addr_in[0],Input,,,PIN_102,,,,
clk,Input,PIN_89,3,PIN_89,,,,
data_in[7],Input,,,PIN_50,,,,
data_in[6],Input,,,PIN_40,,,,
data_in[5],Input,,,PIN_67,,,,
data_in[4],Input,,,PIN_45,,,,
data_in[3],Input,,,PIN_52,,,,
data_in[2],Input,,,PIN_63,,,,
data_in[1],Input,,,PIN_57,,,,
data_in[0],Input,,,PIN_129,,,,
data_out[7],Output,,,PIN_42,,,,
data_out[6],Output,,,PIN_53,,,,
data_out[5],Output,,,PIN_84,,,,
data_out[4],Output,,,PIN_62,,,,
data_out[3],Output,,,PIN_58,,,,
data_out[2],Output,,,PIN_55,,,,
data_out[1],Output,,,PIN_44,,,,
data_out[0],Output,,,PIN_49,,,,
enable,Input,,,PIN_124,,,,
rd_done,Output,,,PIN_133,,,,
readenable,Input,,,PIN_125,,,,
rst_n,Input,,,PIN_59,,,,
sram_addr_out[14],Output,PIN_21,1,PIN_91,,,,
sram_addr_out[13],Output,PIN_138,2,PIN_131,,,,
sram_addr_out[12],Output,PIN_23,1,PIN_105,,,,
sram_addr_out[11],Output,PIN_130,2,PIN_81,,,,
sram_addr_out[10],Output,PIN_122,2,PIN_87,,,,
sram_addr_out[9],Output,PIN_132,2,PIN_112,,,,
sram_addr_out[8],Output,PIN_134,2,PIN_106,,,,
sram_addr_out[7],Output,PIN_27,1,PIN_98,,,,
sram_addr_out[6],Output,PIN_29,1,PIN_96,,,,
sram_addr_out[5],Output,PIN_31,1,PIN_79,,,,
sram_addr_out[4],Output,PIN_37,4,PIN_113,,,,
sram_addr_out[3],Output,PIN_121,2,PIN_101,,,,
sram_addr_out[2],Output,PIN_123,2,PIN_118,,,,
sram_addr_out[1],Output,PIN_125,2,PIN_88,,,,
sram_addr_out[0],Output,PIN_127,2,PIN_107,,,,
sram_cs_n,Output,PIN_38,4,PIN_22,,,,
sram_data[7],Bidir,PIN_32,1,PIN_43,,,,
sram_data[6],Bidir,PIN_30,1,PIN_48,,,,
sram_data[5],Bidir,PIN_28,1,PIN_61,,,,
sram_data[4],Bidir,PIN_24,1,PIN_68,,,,
sram_data[3],Bidir,PIN_22,1,PIN_80,,,,
sram_data[2],Bidir,PIN_133,2,PIN_66,,,,
sram_data[1],Bidir,PIN_131,2,PIN_51,,,,
sram_data[0],Bidir,PIN_129,2,PIN_60,,,,
sram_oe_n,Output,PIN_124,2,PIN_127,,,,
sram_we_n,Output,PIN_139,2,PIN_123,,,,
wr_done,Output,,,PIN_130,,,,
writeenable,Input,,,PIN_122,,,,