vendor_name = ModelSim
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb19.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/string_match_mcode.txt
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb18.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/17_mcode.txt
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel2.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/TopLevel_tb17.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/reg_file_tb.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/reg_file.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/pc_testbench.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/pc_exam.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/instr_ROM.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/definitions.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/dataMem.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/ALU.sv
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/farthest_pair_mcode.txt
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tetranoir/Desktop/class/cse141l/sinm-alu/Lab4/db/altsyncram_t8i1.tdf
design_name = TopLevel
instance = comp, \halt~output , halt~output, TopLevel, 1
instance = comp, \start~input , start~input, TopLevel, 1
instance = comp, \CLK~input , CLK~input, TopLevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
