#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  5 18:30:04 2024
# Process ID: 43784
# Current directory: E:/Vivado_Project/CPU2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent972 E:\Vivado_Project\CPU2\CPU2.xpr
# Log file: E:/Vivado_Project/CPU2/vivado.log
# Journal file: E:/Vivado_Project/CPU2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/CPU2/CPU2.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_CPU1.tcl
reset_target all [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects  [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -sync -no_script -force -quiet
close_sim
generate_target all [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -directory E:/Vivado_Project/CPU2/CPU2.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files -ipstatic_source_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset InstROM
set_property top InstROM [get_fileset InstROM]
move_files -fileset [get_fileset InstROM] [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
launch_run InstROM_synth_1
wait_on_run InstROM_synth_1

reset_target all [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects  [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset InstROM] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v w ]
add_files -fileset sim_1 E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v
update_compile_order -fileset sim_1
generate_target all [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -directory E:/Vivado_Project/CPU2/CPU2.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files -ipstatic_source_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset InstROM
set_property top InstROM [get_fileset InstROM]
move_files -fileset [get_fileset InstROM] [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
launch_run InstROM_synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_CPU2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_CPU2.tcl
run 10 us
close_sim
launch_simulation
source test_CPU2.tcl
close_sim
launch_simulation
source test_CPU2.tcl
close_sim
launch_simulation
source test_CPU2.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source test_CPU2.tcl
run 10 us
close_sim
