// Seed: 116336709
module module_0 (
    output wor id_0
);
  integer id_2 = id_2 !== id_2;
  always begin : LABEL_0
    id_0 = 1;
  end
  supply0 id_3;
  assign id_2 = id_3;
  reg id_4;
  supply1 id_5, id_6;
  assign id_5 = 1;
  assign id_4 = id_4;
  initial id_4 <= id_2 & 1;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10
    , id_13,
    output tri1 id_11
);
  wire id_14 = id_1;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_2 = 0;
  id_15(
      1 - 1, 1, 1, 1'b0, (1)
  );
endmodule
