Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 22 16:47:07 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HS_SAMPLER_OVERLAY_wrapper_timing_summary_routed.rpt -pb HS_SAMPLER_OVERLAY_wrapper_timing_summary_routed.pb -rpx HS_SAMPLER_OVERLAY_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HS_SAMPLER_OVERLAY_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.251       -0.461                      2                 2945        0.066        0.000                      0                 2945        0.226        0.000                       0                  1646  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1  {0.000 1.191}        2.381           419.992         
  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {0.000 8.334}        16.667          59.999          
  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {0.000 1.191}        2.381           419.992         
clk_fpga_0                                   {0.000 5.000}        10.000          100.000         
sys_clock                                    {0.000 4.000}        8.000           125.000         
  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_0_0    {0.000 1.190}        2.381           420.000         
  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    0.301        0.000                       0                     1  
  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1       10.795        0.000                      0                  317        0.267        0.000                      0                  317        7.833        0.000                       0                   121  
  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1                                                                                                                                                    0.226        0.000                       0                     3  
clk_fpga_0                                         3.694        0.000                      0                 2626        0.066        0.000                      0                 2626        4.020        0.000                       0                  1511  
sys_clock                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_0_0                                                                                                                                                      0.226        0.000                       0                     6  
  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                 clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1       -0.251       -0.461                      2                    2        0.422        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
  To Clock:  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 1.191 }
Period(ns):         2.381
Sources:            { HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.381       1.132      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.381       97.619     MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.889         1.191       0.302      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.889         1.191       0.302      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.889         1.190       0.301      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.889         1.191       0.302      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  To Clock:  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.795ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.777ns (14.581%)  route 4.552ns (85.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 18.150 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q5
                         net (fo=2, routed)           3.255     5.778    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[3]
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.902 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[45]_i_1/O
                         net (fo=4, routed)           1.297     7.199    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[45]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.480    18.150    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X44Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[45]/C
                         clock pessimism              0.014    18.164    
                         clock uncertainty           -0.067    18.097    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)       -0.103    17.994    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[45]
  -------------------------------------------------------------------
                         required time                         17.994    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                 10.795    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.805ns (15.806%)  route 4.288ns (84.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 18.148 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q8
                         net (fo=2, routed)           3.152     5.675    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[0]
    SLICE_X47Y89         LUT2 (Prop_lut2_I0_O)        0.152     5.827 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[42]_i_1/O
                         net (fo=4, routed)           1.136     6.963    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[42]_i_1_n_0
    SLICE_X45Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.478    18.148    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X45Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[0]/C
                         clock pessimism              0.014    18.162    
                         clock uncertainty           -0.067    18.095    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)       -0.313    17.782    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[0]
  -------------------------------------------------------------------
                         required time                         17.782    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.807ns (16.305%)  route 4.142ns (83.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 18.148 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q5
                         net (fo=2, routed)           3.255     5.778    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[3]
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.154     5.932 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[73]_i_1/O
                         net (fo=2, routed)           0.888     6.819    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[73]_i_1_n_0
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.478    18.148    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[73]/C
                         clock pessimism              0.014    18.162    
                         clock uncertainty           -0.067    18.095    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.306    17.789    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[73]
  -------------------------------------------------------------------
                         required time                         17.789    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             11.112ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.805ns (16.589%)  route 4.048ns (83.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 18.148 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=2, routed)           3.255     5.778    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[7]
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.152     5.930 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[77]_i_1/O
                         net (fo=2, routed)           0.793     6.723    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[77]_i_1_n_0
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.478    18.148    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[77]/C
                         clock pessimism              0.014    18.162    
                         clock uncertainty           -0.067    18.095    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.260    17.835    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[77]
  -------------------------------------------------------------------
                         required time                         17.835    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 11.112    

Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.777ns (15.499%)  route 4.236ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 18.150 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q5
                         net (fo=2, routed)           3.255     5.778    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[3]
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.902 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[45]_i_1/O
                         net (fo=4, routed)           0.982     6.883    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[45]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.480    18.150    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X45Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[31]/C
                         clock pessimism              0.014    18.164    
                         clock uncertainty           -0.067    18.097    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)       -0.067    18.030    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[31]
  -------------------------------------------------------------------
                         required time                         18.030    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.777ns (15.737%)  route 4.160ns (84.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 18.151 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q8
                         net (fo=2, routed)           3.265     5.788    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[6]
    SLICE_X46Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.912 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[48]_i_1/O
                         net (fo=4, routed)           0.896     6.807    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[48]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.481    18.151    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X44Y93         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[20]/C
                         clock pessimism              0.014    18.165    
                         clock uncertainty           -0.067    18.098    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.067    18.031    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[20]
  -------------------------------------------------------------------
                         required time                         18.031    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.231ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.803ns (17.127%)  route 3.886ns (82.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 18.148 - 16.667 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.867     1.870    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.523 r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q6
                         net (fo=2, routed)           2.995     5.518    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_IN[2]
    SLICE_X47Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.668 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[72]_i_1/O
                         net (fo=2, routed)           0.890     6.559    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[72]_i_1_n_0
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.478    18.148    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X47Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[72]/C
                         clock pessimism              0.014    18.162    
                         clock uncertainty           -0.067    18.095    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.305    17.790    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[72]
  -------------------------------------------------------------------
                         required time                         17.790    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 11.231    

Slack (MET) :             11.236ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.505%)  route 3.920ns (81.495%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 18.147 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.655     1.658    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/Q
                         net (fo=6, routed)           1.112     3.288    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7/O
                         net (fo=1, routed)           0.444     3.856    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.980 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4/O
                         net (fo=2, routed)           1.022     5.002    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4_n_0
    SLICE_X46Y90         LUT3 (Prop_lut3_I0_O)        0.124     5.126 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1/O
                         net (fo=56, routed)          1.341     6.468    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[70]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.477    18.147    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[70]/C
                         clock pessimism              0.148    18.295    
                         clock uncertainty           -0.067    18.228    
    SLICE_X46Y87         FDRE (Setup_fdre_C_R)       -0.524    17.704    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[70]
  -------------------------------------------------------------------
                         required time                         17.704    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 11.236    

Slack (MET) :             11.236ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.505%)  route 3.920ns (81.495%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 18.147 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.655     1.658    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/Q
                         net (fo=6, routed)           1.112     3.288    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7/O
                         net (fo=1, routed)           0.444     3.856    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.980 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4/O
                         net (fo=2, routed)           1.022     5.002    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4_n_0
    SLICE_X46Y90         LUT3 (Prop_lut3_I0_O)        0.124     5.126 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1/O
                         net (fo=56, routed)          1.341     6.468    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.477    18.147    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[71]/C
                         clock pessimism              0.148    18.295    
                         clock uncertainty           -0.067    18.228    
    SLICE_X46Y87         FDRE (Setup_fdre_C_R)       -0.524    17.704    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[71]
  -------------------------------------------------------------------
                         required time                         17.704    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 11.236    

Slack (MET) :             11.236ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@16.667ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.505%)  route 3.920ns (81.495%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 18.147 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.806     1.806    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.655     1.658    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]/Q
                         net (fo=6, routed)           1.112     3.288    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[31]
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7/O
                         net (fo=1, routed)           0.444     3.856    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.980 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4/O
                         net (fo=2, routed)           1.022     5.002    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_4_n_0
    SLICE_X46Y90         LUT3 (Prop_lut3_I0_O)        0.124     5.126 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1/O
                         net (fo=56, routed)          1.341     6.468    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF[83]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    16.667 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    18.279    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    14.854 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.579    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.477    18.147    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[75]/C
                         clock pessimism              0.148    18.295    
                         clock uncertainty           -0.067    18.228    
    SLICE_X46Y87         FDRE (Setup_fdre_C_R)       -0.524    17.704    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_O_BUF_reg[75]
  -------------------------------------------------------------------
                         required time                         17.704    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                 11.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/Q
                         net (fo=5, routed)           0.127     0.850    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.960 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.960    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]_i_1_n_5
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/Q
                         net (fo=5, routed)           0.127     0.850    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.960 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.960    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[20]_i_1_n_5
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.559     0.561    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/Q
                         net (fo=5, routed)           0.127     0.851    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.961 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.961    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[24]_i_1_n_5
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.827     0.829    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.134     0.695    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.559     0.561    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/Q
                         net (fo=5, routed)           0.127     0.851    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.961 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.961    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[28]_i_1_n_5
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.827     0.829    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y98         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.134     0.695    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.557     0.559    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/Q
                         net (fo=5, routed)           0.138     0.860    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.970 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.970    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[4]_i_1_n_5
    SLICE_X46Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.825     0.827    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y92         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134     0.693    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y93         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/Q
                         net (fo=5, routed)           0.138     0.862    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.972 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.972    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[8]_i_1_n_5
    SLICE_X46Y93         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y93         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/Q
                         net (fo=5, routed)           0.139     0.862    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.972 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.972    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[16]_i_1_n_5
    SLICE_X46Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/Q
                         net (fo=5, routed)           0.127     0.850    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.996 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]_i_1_n_4
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y94         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.558     0.560    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]/Q
                         net (fo=5, routed)           0.127     0.850    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[22]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.996 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[20]_i_1_n_4
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.826     0.828    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y96         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[23]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.134     0.694    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.597     0.597    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.559     0.561    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]/Q
                         net (fo=5, routed)           0.127     0.851    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[26]
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.997 r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.997    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[24]_i_1_n_4
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.827     0.829    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/DAT_CLK
    SLICE_X46Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[27]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.134     0.695    HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y0    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         16.667      15.000     ILOGIC_X1Y90     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         16.667      15.000     ILOGIC_X1Y89     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y91     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y91     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y93     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y94     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y95     HS_SAMPLER_OVERLAY_i/PARALLELIZERTO6_0/U0/ctr_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  To Clock:  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.191 }
Period(ns):         2.381
Sources:            { HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2.381       0.226      BUFGCTRL_X0Y1    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.381       1.132      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.381       1.132      MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.381       97.619     MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.381       210.979    MMCME2_ADV_X1Y0  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.622ns (42.201%)  route 3.591ns (57.799%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.108 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.716     8.824    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.335     9.159 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.159    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.399ns (38.898%)  route 3.768ns (61.102%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.885 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.893     8.778    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y91         LUT3 (Prop_lut3_I0_O)        0.335     9.113 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.113    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.118    12.896    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.635ns (42.811%)  route 3.520ns (57.189%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.131 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.645     8.776    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y91         LUT3 (Prop_lut3_I0_O)        0.325     9.101 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.101    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.118    12.896    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 2.606ns (42.961%)  route 3.460ns (57.039%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.129 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.585     8.714    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.298     9.012 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.012    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.719ns (45.156%)  route 3.302ns (54.844%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.243 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.427     8.670    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.297     8.967 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.967    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.075    12.853    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.629ns (43.624%)  route 3.398ns (56.376%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.148 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.522     8.671    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y91         LUT3 (Prop_lut3_I0_O)        0.302     8.973 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.973    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.081    12.859    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.515ns (42.179%)  route 3.448ns (57.821%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.034 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.572     8.607    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.302     8.909 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.909    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    12.809    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 2.707ns (45.057%)  route 3.301ns (54.943%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.222 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.426     8.648    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y91         LUT3 (Prop_lut3_I0_O)        0.306     8.954 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.954    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.079    12.857    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 2.495ns (41.882%)  route 3.462ns (58.118%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.928     6.919    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.245 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.245    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.795    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.017 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.587     8.604    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.299     8.903 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.903    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    12.809    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.151ns (37.394%)  route 3.601ns (62.606%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.652     2.946    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y94         FDSE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDSE (Prop_fdse_C_Q)         0.419     3.365 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.015     4.380    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.327     4.707 f  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.933     5.639    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.352     5.991 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.869     6.861    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.187 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.187    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.611 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.785     8.395    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.303     8.698 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.698    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.524    12.703    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y91         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.029    12.807    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  4.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.659     0.995    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.199     1.358    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.845     1.211    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.293    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.556     0.892    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/Q
                         net (fo=1, routed)           0.052     1.085    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg
    SLICE_X38Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.130    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data[6]
    SLICE_X38Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.824     1.190    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/s_axi_aclk
    SLICE_X38Y95         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.026    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.233%)  route 0.120ns (44.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.559     0.895    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y97         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.120     1.163    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y97         SRLC32E                                      r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.826     1.192    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.555     0.891    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.054     1.086    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[8]
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.131 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.131    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X34Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.821     1.187    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism             -0.283     0.904    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121     1.025    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.553     0.889    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/s_axi_aclk
    SLICE_X37Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.054     1.084    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[12]
    SLICE_X36Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.820     1.186    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.284     0.902    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.076     0.978    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.553     0.889    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/s_axi_aclk
    SLICE_X37Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.054     1.084    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X36Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.820     1.186    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.284     0.902    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.076     0.978    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.551     0.887    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y83         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/Q
                         net (fo=1, routed)           0.054     1.082    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.127 r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.127    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data[26]
    SLICE_X38Y83         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.817     1.183    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/s_axi_aclk
    SLICE_X38Y83         FDRE                                         r  HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.283     0.900    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.121     1.021    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.554     0.890    HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.056     1.087    HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X42Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  HS_SAMPLER_OVERLAY_i/TCON/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[22]_i_1/O
                         net (fo=1, routed)           0.000     1.132    HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X42Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.822     1.188    HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[22]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.120     1.023    HS_SAMPLER_OVERLAY_i/TCON/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.575     0.911    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     1.222    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.843     1.209    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.659     0.995    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.885     1.251    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y91    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y91    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y92    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y92    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y92    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y83    HS_SAMPLER_OVERLAY_i/Data_GPIO/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].reg3_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y91    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    HS_SAMPLER_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_0_0
  To Clock:  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.190 }
Period(ns):         2.381
Sources:            { HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.381       0.226      BUFGCTRL_X0Y17   HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.381       0.714      ILOGIC_X1Y90     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.381       0.714      ILOGIC_X1Y90     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.381       0.714      ILOGIC_X1Y89     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.381       0.714      ILOGIC_X1Y89     HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.381       1.132      MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.381       210.979    MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_0_0
  To Clock:  clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HS_SAMPLER_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation       -0.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@33.334ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.358ns  (logic 0.580ns (42.702%)  route 0.778ns (57.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 35.025 - 33.334 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 33.157 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.863    33.157    HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X113Y90        FDRE                                         r  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.456    33.613 f  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.175    33.788    HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Op1[0]
    SLICE_X112Y90        LUT1 (Prop_lut1_I0_O)        0.124    33.912 r  HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.604    34.515    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     33.334    33.334 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    33.334 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    34.946    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.521 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.246    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.337 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.688    35.025    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    35.025    
                         clock uncertainty           -0.244    34.781    
    ILOGIC_X1Y89         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    34.264    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                         -34.515    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@33.334ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.317ns  (logic 0.580ns (44.048%)  route 0.737ns (55.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 35.025 - 33.334 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 33.157 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        1.863    33.157    HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X113Y90        FDRE                                         r  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.456    33.613 f  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.175    33.788    HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Op1[0]
    SLICE_X112Y90        LUT1 (Prop_lut1_I0_O)        0.124    33.912 r  HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.562    34.474    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                     33.334    33.334 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    33.334 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.612    34.946    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.521 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.246    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.337 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         1.688    35.025    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    35.025    
                         clock uncertainty           -0.244    34.781    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    34.264    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                         -34.474    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.070%)  route 0.316ns (62.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.635     0.971    HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X113Y90        FDRE                                         r  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.068     1.179    HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Op1[0]
    SLICE_X112Y90        LUT1 (Prop_lut1_I0_O)        0.045     1.224 r  HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.248     1.472    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.911     0.913    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y90         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.244     1.157    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.051    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.740%)  route 0.320ns (63.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  HS_SAMPLER_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1511, routed)        0.635     0.971    HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X113Y90        FDRE                                         r  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  HS_SAMPLER_OVERLAY_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.068     1.179    HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Op1[0]
    SLICE_X112Y90        LUT1 (Prop_lut1_I0_O)        0.045     1.224 r  HS_SAMPLER_OVERLAY_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.253     1.477    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  HS_SAMPLER_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.864     0.864    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clk_out1_HS_SAMPLER_OVERLAY_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  HS_SAMPLER_OVERLAY_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=119, routed)         0.910     0.912    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y89         ISERDESE2                                    r  HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.244     1.156    
    ILOGIC_X1Y89         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.050    HS_SAMPLER_OVERLAY_i/selectio_wiz_0/inst/pins[0].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.427    





