
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001391                       # Number of seconds simulated
sim_ticks                                  1390658315                       # Number of ticks simulated
final_tick                                 1390658315                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99327                       # Simulator instruction rate (inst/s)
host_op_rate                                   174906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              243453528                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683016                       # Number of bytes of host memory used
host_seconds                                     5.71                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            72640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              263040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2975                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4110                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            52234254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           136913574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              189147828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       52234254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          52234254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           52234254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          136913574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             189147828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         4110                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  263040                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   263040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1008                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1014                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1028                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1020                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1390554263                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   8220                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3852                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3860                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      244                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      237                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1451                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     181.061337                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    130.533209                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    155.006095                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          695     47.90%     47.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          210     14.47%     62.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          138      9.51%     71.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           84      5.79%     77.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           76      5.24%     82.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           43      2.96%     85.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           38      2.62%     88.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          167     11.51%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1451                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                     185146950                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                370096950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    61650000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22523.96                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 45023.96                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        189.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     189.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.43                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.43                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.05                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      6766                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.31                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      338334.37                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              4422972.036000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1554849.811200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             14119211.232000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5832577.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          8627073.966000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          371002.262400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     6656253.609600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     51075.675840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      3282622.398720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            44917638.791760                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              32.299511                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1168212676                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1798508                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       27315000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     577232563                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     25030398                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      193281587                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    566000259                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   34                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      285144                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76407                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1691                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            32                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      219308                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2084945                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        181834                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.674734                       # CPI: cycles per instruction
system.cpu.ipc                               0.272129                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.13%      0.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  668743     66.93%     67.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    146      0.01%     67.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.11%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 248632     24.89%     92.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 75770      7.58%     99.88% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.08%     99.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   999102                       # Class of committed instruction
system.cpu.tickCycles                         1524926                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          560019                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1471                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1492.007073                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              355055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.546316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1492.007073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.728519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.728519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            362551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           362551                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       280994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          280994                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        74061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74061                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        355055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           355055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       355055                       # number of overall hits
system.cpu.dcache.overall_hits::total          355055                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2132                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2093                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4225                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4225                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4225                       # number of overall misses
system.cpu.dcache.overall_misses::total          4225                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    208379471                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    208379471                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    200285426                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    200285426                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    408664897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    408664897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    408664897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    408664897                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       283126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       359280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       359280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       359280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       359280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027484                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.011760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.011760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011760                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 97738.963884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97738.963884                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 95692.989011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95692.989011                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96725.419408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96725.419408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96725.419408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96725.419408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          534                       # number of writebacks
system.cpu.dcache.writebacks::total               534                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          936                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          954                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2114                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1157                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3271                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    203792512                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203792512                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    115511727                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115511727                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    319304239                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    319304239                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    319304239                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    319304239                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009104                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 96401.377483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96401.377483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99837.274849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99837.274849                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 97616.704066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97616.704066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 97616.704066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97616.704066                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               444                       # number of replacements
system.cpu.icache.tags.tagsinuse           649.384607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              218077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            177.298374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   649.384607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.634165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.634165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            220538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           220538                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       218077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          218077                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        218077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           218077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       218077                       # number of overall hits
system.cpu.icache.overall_hits::total          218077                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1231                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1231                       # number of overall misses
system.cpu.icache.overall_misses::total          1231                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    121153213                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121153213                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    121153213                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121153213                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    121153213                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121153213                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       219308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       219308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       219308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       219308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       219308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       219308                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005613                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 98418.532088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98418.532088                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 98418.532088                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98418.532088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 98418.532088                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98418.532088                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1231                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1231                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    119512393                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119512393                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    119512393                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119512393                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    119512393                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119512393                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005613                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 97085.615760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97085.615760                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 97085.615760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97085.615760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 97085.615760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97085.615760                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           6417                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3344                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           534                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1381                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1157                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1157                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3345                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2905                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8013                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10918                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        78720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       243520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   322240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4502                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.036486                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4496     99.87%     99.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4502                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4992495                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2461230                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6545271                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             3044.186717                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2302                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4110                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.560097                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   820.290148                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2223.896569                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.012517                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.033934                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.046451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1377                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2508                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.062714                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                55414                       # Number of tag accesses
system.l2cache.tags.data_accesses               55414                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          534                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          534                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            62                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               62                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          234                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          329                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               95                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              296                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 391                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              95                       # number of overall hits
system.l2cache.overall_hits::cpu.data             296                       # number of overall hits
system.l2cache.overall_hits::total                391                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1095                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1095                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1136                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1880                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3016                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1136                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2975                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4111                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1136                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2975                       # number of overall misses
system.l2cache.overall_misses::total             4111                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    112319465                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    112319465                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    115716496                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    196278757                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    311995253                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    115716496                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    308598222                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    424314718                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    115716496                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    308598222                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    424314718                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1231                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2114                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3271                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4502                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3271                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4502                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.946413                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.946413                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.922827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.889309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.901644                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.922827                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.909508                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.913150                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.922827                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.909508                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.913150                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 102574.853881                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 102574.853881                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 101863.112676                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 104403.594149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 103446.701923                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 101863.112676                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 103730.494790                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 103214.477743                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 101863.112676                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 103730.494790                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 103214.477743                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1095                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1095                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1136                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1880                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3016                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1136                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2975                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4111                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1136                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2975                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4111                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     97712165                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     97712165                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    100575596                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    171199557                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    271775153                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    100575596                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    268911722                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    369487318                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    100575596                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    268911722                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    369487318                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.946413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.946413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.889309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.901644                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.909508                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.913150                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.922827                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.909508                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.913150                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 89234.853881                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 89234.853881                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 88534.855634                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91063.594149                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90111.125000                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 88534.855634                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 90390.494790                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89877.722695                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 88534.855634                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 90390.494790                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89877.722695                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1390658315                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1095                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3015                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4110                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2741370                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           15550723                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
