$date
	Wed Jul 27 19:55:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_detect_1011 $end
$var wire 1 ! clk $end
$var wire 1 " inp_bit $end
$var wire 1 # reset $end
$var wire 1 $ seq_seen $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
z"
1!
$end
#5000000
0#
0!
#10000000
1!
#15000000
0!
#20000000
1!
#25000000
b1 &
1"
0!
#30000000
b0 &
b1 %
1!
#35000000
0!
#40000000
b1 &
b0 %
1!
#45000000
0!
#50000000
b0 &
b1 %
1!
#55000000
b10 &
0"
0!
#60000000
b0 &
b10 %
1!
#65000000
b10 &
1"
0!
#70000000
1!
#75000000
0!
#80000000
1!
#80010001
