INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.srcs/sources_1/imports/Serial_debug_read_write_timing/topv2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/Serial_debug_read_write_timing/Serial_debug_read_write_timing.srcs/sim_1/imports/Serial_debug_read_write_timing/tb_uart_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_debug
