{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568138319830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568138319831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:58:39 2019 " "Processing started: Tue Sep 10 14:58:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568138319831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138319831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138319832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568138320083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568138320083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorSubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorSubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORSUBTRATOR-LOGICA " "Found design unit 1: SOMADORSUBTRATOR-LOGICA" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335814 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADORSUBTRATOR " "Found entity 1: SOMADORSUBTRATOR" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138335814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XNOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file XNOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NXOR-LOGICA " "Found design unit 1: NXOR-LOGICA" {  } { { "XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335816 ""} { "Info" "ISGN_ENTITY_NAME" "1 NXOR " "Found entity 1: NXOR" {  } { { "XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138335816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOMADORCOMPLETO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SOMADORCOMPLETO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORCOMPLETO-LOGICA " "Found design unit 1: SOMADORCOMPLETO-LOGICA" {  } { { "SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335817 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138335817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODIFICADOR1X2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODIFICADOR1X2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODIFICADOR1X2-LOGICA " "Found design unit 1: DECODIFICADOR1X2-LOGICA" {  } { { "DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335817 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODIFICADOR1X2 " "Found entity 1: DECODIFICADOR1X2" {  } { { "DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138335817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138335817 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "LUZ1 SomadorSubtrator.vhd(62) " "VHDL Interface Declaration error in SomadorSubtrator.vhd(62): interface object \"LUZ1\" of mode out cannot be read. Change object mode to buffer." {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "S1 in LUZ1 out SomadorSubtrator.vhd(62) " "VHDL error at SomadorSubtrator.vhd(62): actual port \"LUZ1\" of mode \"out\" cannot be associated with formal port \"S1\" of mode \"in\"" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "LUZ1 SomadorSubtrator.vhd(62) " "VHDL error at SomadorSubtrator.vhd(62): can't read value of interface object \"LUZ1\" of mode OUT" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "LUZ2 SomadorSubtrator.vhd(62) " "VHDL Interface Declaration error in SomadorSubtrator.vhd(62): interface object \"LUZ2\" of mode out cannot be read. Change object mode to buffer." {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "S2 in LUZ2 out SomadorSubtrator.vhd(62) " "VHDL error at SomadorSubtrator.vhd(62): actual port \"LUZ2\" of mode \"out\" cannot be associated with formal port \"S2\" of mode \"in\"" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "LUZ2 SomadorSubtrator.vhd(62) " "VHDL error at SomadorSubtrator.vhd(62): can't read value of interface object \"LUZ2\" of mode OUT" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1568138335818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568138335942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 14:58:55 2019 " "Processing ended: Tue Sep 10 14:58:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568138335942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568138335942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568138335942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138335942 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138336158 ""}
