#Build: Synplify Pro (R) P-2019.03G-Beta4, Build 231R, Aug  2 2019
#install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: SKY-20180728DOH

# Fri Nov 22 14:16:39 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\datatest.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_debounce.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\led_test.v" (library work)
@I:"E:\gowin_projects\myproj\myproj_blue2_ircon\src\led_test.v":"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vfb_defines.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\testpattern.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\testpattern.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_16b_32b.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_16b_32b.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_24b_32b.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_24b_32b.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_16b.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_16b.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_24b.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_24b.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_defines.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_top.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":59:8:59:21|Net cmos_vsync_end is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_Controller.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_RGB565_Config.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\gw_pll.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\gw_pll.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\pix_pll.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\pix_pll.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_75m\pll_75m.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_75m\pll_75m.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_100M\pll_100M.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_100M\pll_100M.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_24M\pll_24M.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_24M\pll_24M.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_25m\pll_25m.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_25m\pll_25m.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_bus_arbiter.vp" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_bus_arbiter.vp":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_frame_buffer.vp" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_frame_buffer.vp":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_frame_ctrl.vp" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_frame_ctrl.vp":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_read_ctrl.vp" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_read_ctrl.vp":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_write_ctrl.vp" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_write_ctrl.vp":2:8:2:11|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vfb_test.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vfb_test.v":53:7:53:14|Net row_flag is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\fifo\fifo_dma_read_64_32.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\fifo\fifo_dma_write_32_64.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pix2_pll\pix2_pll.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pix2_pll\pix2_pll.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_640_16\SR_640_16.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\Shift_RAM_16Bit_1280_L5.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\SR_1280_16.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb565_888.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb888_565.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":34:7:34:14|Net row_flag is not declared.
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":61:7:61:13|Net in_line is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":193:7:193:10|Net pick is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_16.v" (library work)
@W: CG289 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_16.v":6:24:6:31|Specified digits overflow the number's size
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\Shift_RAM_16Bit_1280_L3.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_matrix_median_3_3.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\median_filter_3_3.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_36m\pll_36m.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_36m\pll_36m.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\RGB565_YCbCr_gray.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb16_24.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb24_16.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_1\SR_800_1.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\SHIFT_RAM_1Bit_1280.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\SHIFT_RAM_1Bit_1280.v":10:7:10:10|Net clkw is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_1.v" (library work)
@W: CG289 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_1.v":7:23:7:30|Specified digits overflow the number's size
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_dilation.v" (library work)
@W: CG289 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_dilation.v":7:23:7:30|Specified digits overflow the number's size
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_erosion.v" (library work)
@W: CG289 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_erosion.v":7:23:7:30|Specified digits overflow the number's size
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v" (library work)
@W: CG1337 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":35:7:35:14|Net row_flag is not declared.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_ctrl.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp00\sdp00.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp00\sdp00.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp01\sdp01.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp01\sdp01.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp_256_8\sdp_256_8.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp_256_8\sdp_256_8.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\dp_256_32\dp_256_32.v" (library work)
@W: CS141 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\dp_256_32\dp_256_32.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_16\SR_800_16.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\Shift_RAM_16Bit_800_L5.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_filter.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v" (library work)
@I::"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_to_sw.v" (library work)
Verilog syntax check successful!
File E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_Controller.v changed - recompiling
File E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_RGB565_Config.v changed - recompiling
Selecting top level module myproj_top
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":10:7:10:16|Synthesizing module ir_decoder in library work.
Running optimization stage 1 on ir_decoder .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_to_sw.v":1:7:1:14|Synthesizing module ir_to_sw in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_to_sw.v":23:21:23:22|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_to_sw.v":24:20:24:21|Removing redundant assignment.
Running optimization stage 1 on ir_to_sw .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_filter.v":1:7:1:16|Synthesizing module key_filter in library work.
Running optimization stage 1 on key_filter .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_filter.v":54:0:54:5|Feedback mux created for signal cnt_en. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_Controller.v":1:7:1:20|Synthesizing module I2C_Controller in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_Controller.v":81:16:81:25|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_Controller.v":295:16:295:24|Removing redundant assignment.
Running optimization stage 1 on I2C_Controller .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_RGB565_Config.v":1:7:1:30|Synthesizing module I2C_OV5640_RGB565_Config in library work.
Running optimization stage 1 on I2C_OV5640_RGB565_Config .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":30:7:30:28|Synthesizing module I2C_OV5640_Init_RGB565 in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":158:17:158:25|Removing redundant assignment.
Running optimization stage 1 on I2C_OV5640_Init_RGB565 .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Feedback mux created for signal i2c_data[39:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[24] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[25] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[26] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[27] is always 1.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[28] is always 1.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[29] is always 1.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[30] is always 1.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[31] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[33] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[34] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Register bit i2c_data[39] is always 0.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Pruning register bit 39 of i2c_data[39:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Pruning register bits 34 to 33 of i2c_data[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Pruning register bits 31 to 24 of i2c_data[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_debounce.v":26:7:26:18|Synthesizing module key_debounce in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_debounce.v":73:17:73:21|Removing redundant assignment.
Running optimization stage 1 on key_debounce .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":1:7:1:18|Synthesizing module uart_byte_rx in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":105:13:105:19|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":177:18:177:26|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":178:23:178:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":179:23:179:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":180:23:180:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":181:23:181:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":182:23:182:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":183:23:183:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":184:23:184:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":185:23:185:37|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":186:17:186:24|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":199:16:199:25|Removing redundant assignment.
Running optimization stage 1 on uart_byte_rx .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":138:1:138:6|Pruning unused register STOP_BIT[2:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":1:7:1:19|Synthesizing module threshold_set in library work.
Running optimization stage 1 on threshold_set .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":1:7:1:16|Synthesizing module power_ctrl in library work.
Running optimization stage 1 on power_ctrl .......
@N: CG364 :"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v":1843:7:1843:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_100M\pll_100M.v":8:7:8:14|Synthesizing module pll_100M in library work.
Running optimization stage 1 on pll_100M .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_36m\pll_36m.v":8:7:8:13|Synthesizing module pll_36m in library work.
Running optimization stage 1 on pll_36m .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\pll_24M\pll_24M.v":8:7:8:13|Synthesizing module pll_24M in library work.
Running optimization stage 1 on pll_24M .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":2:7:2:25|Synthesizing module CMOS_Capture_RGB565 in library work.

	CMOS_FRAME_WAITCNT=4'b1010
	OUTIMG_HSTART=12'b000000000000
	OUTIMG_HSTOP=12'b001100100000
	OUTIMG_VSTART=12'b000000000000
	OUTIMG_VSTOP=12'b001001011000
	DELAY_TOP=32'b00000010110111000110110000000000
   Generated name = CMOS_Capture_RGB565_10_0_800_0_600_48000000s
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":69:58:69:69|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":83:21:83:35|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":103:24:103:40|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":108:23:108:39|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":156:59:156:71|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":157:19:157:31|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":182:10:182:13|Removing redundant assignment.
Running optimization stage 1 on CMOS_Capture_RGB565_10_0_800_0_600_48000000s .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\datatest.v":1:7:1:14|Synthesizing module datatest in library work.
Running optimization stage 1 on datatest .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":1:7:1:18|Synthesizing module uart_byte_tx in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":44:16:44:25|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":52:17:52:27|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":99:13:99:19|Removing redundant assignment.
Running optimization stage 1 on uart_byte_tx .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":1:7:1:22|Synthesizing module esp8266_send_top in library work.
Running optimization stage 1 on esp8266_send_top .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_xor[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_en. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_d4[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_d3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_d2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Feedback mux created for signal s_d1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":1:7:1:14|Synthesizing module pwm_out2 in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":37:60:37:69|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":57:21:57:27|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":70:23:70:27|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":80:21:80:27|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":93:34:93:40|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":97:34:97:40|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":102:22:102:28|Removing redundant assignment.
Running optimization stage 1 on pwm_out2 .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Feedback mux created for signal wait1_cnt[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Feedback mux created for signal wait0_cnt[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Feedback mux created for signal val_max[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Feedback mux created for signal pwm_find[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_ctrl.v":1:7:1:14|Synthesizing module pwm_ctrl in library work.
Running optimization stage 1 on pwm_ctrl .......
Running optimization stage 1 on dma_16b_32b .......
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~fifo.fifo_dma_write_32_64_  .......
Running optimization stage 1 on fifo_dma_write_32_64 .......
Running optimization stage 1 on dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s .......
Running optimization stage 1 on dma_32b_16b .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_64_32_  .......
Running optimization stage 1 on fifo_dma_read_64_32 .......
Running optimization stage 1 on dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s .......
Running optimization stage 1 on dma_frame_ctrl_1048576_21s .......
Running optimization stage 1 on dma_frame_buffer_1048576_256s_256s_21s_64s_16s .......
Running optimization stage 1 on dma_bus_arbiter_21s_64s_1_2_4_8 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=24'b000100000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000000100000000
	BURST_READ_LENGTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000010101
	DATA_WIDTH=32'b00000000000000000000000001000000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_1048576_256s_256s_21s_64s_16s
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_top.v":129:21:129:35|Port-width mismatch for port dma_base_addr_i. The port definition is 21 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on vfb_top_1048576_256s_256s_21s_64s_16s .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\gw_pll.v":8:7:8:12|Synthesizing module gw_pll in library work.
Running optimization stage 1 on gw_pll .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on OSER4 .......
Running optimization stage 1 on IDES4 .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 1 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 1 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 1 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v":13845:7:13845:32|Synthesizing module PSRAM_Memory_Interface_Top in library work.
Running optimization stage 1 on PSRAM_Memory_Interface_Top .......
@W: CL168 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v":13942:6:13942:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":13:7:13:13|Synthesizing module syn_gen in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
Running optimization stage 1 on SP .......
Running optimization stage 1 on \~RAM_based_shift_reg.SR_800_16_  .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_16\SR_800_16.v":459:7:459:15|Synthesizing module SR_800_16 in library work.
Running optimization stage 1 on SR_800_16 .......
@W: CL168 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_16\SR_800_16.v":492:6:492:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\Shift_RAM_16Bit_800_L5.v":1:7:1:28|Synthesizing module Shift_RAM_16Bit_800_L5 in library work.
Running optimization stage 1 on Shift_RAM_16Bit_800_L5 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":4:7:4:23|Synthesizing module img_matrix_5_5_16 in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":38:18:38:26|Removing redundant assignment.
Running optimization stage 1 on img_matrix_5_5_16 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb565_888.v":1:7:1:16|Synthesizing module rgb565_888 in library work.
Running optimization stage 1 on rgb565_888 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb888_565.v":1:7:1:16|Synthesizing module rgb888_565 in library work.
Running optimization stage 1 on rgb888_565 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":1:7:1:22|Synthesizing module gauss_filter_5_5 in library work.
Running optimization stage 1 on gauss_filter_5_5 .......
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 21 to 16 of r_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 7 to 0 of r_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 21 to 16 of g_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 7 to 0 of g_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 21 to 16 of b_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Pruning unused bits 7 to 0 of b_s[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb16_24.v":1:7:1:14|Synthesizing module rgb16_24 in library work.
Running optimization stage 1 on rgb16_24 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":2:7:2:12|Synthesizing module div222 in library work.
Running optimization stage 1 on div222 .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning unused register temp_b[16][31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[1][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[2][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[3][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[4][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[5][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[6][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[7][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[8][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[9][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[10][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[11][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[12][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[13][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[14][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing unused bit 31 of temp_a[15][31:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Removing unused bit 31 of temp_a[0][31:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][15] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][14] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][13] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][12] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][11] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][10] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][9] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][8] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][7] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][6] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][5] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][4] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][3] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][2] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][1] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_b[0][0] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][30] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][29] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][28] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][27] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][26] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][25] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][24] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][23] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][22] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][21] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][20] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][19] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][18] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][17] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Register bit temp_a[0][16] is always 0.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Pruning register bits 15 to 0 of temp_b[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":15:0:15:5|Pruning register bits 30 to 16 of temp_a[0][30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":3:7:3:17|Synthesizing module rgb2hsv_top in library work.
@W: CG134 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":82:11:82:16|No assignment to bit 18 of sign_f
Running optimization stage 1 on rgb2hsv_top .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Pruning unused register v[17][7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Pruning unused register h_add[17][8:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Removing unused bit 17 of sign_f_56[17:1]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Removing unused bit 0 of pre_vs_r[18:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Removing unused bit 0 of pre_hs_r[18:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Removing unused bit 0 of pre_clken_r[18:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Feedback mux created for signal pre_img_r[1][23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Optimizing register bit h_add[0][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Optimizing register bit h_add[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Optimizing register bit h_add[0][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Optimizing register bit h_dividend[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Optimizing register bit h_dividend[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Pruning register bits 1 to 0 of h_dividend[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Pruning register bits 2 to 0 of h_add[0][8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":1:7:1:12|Synthesizing module div227 in library work.
Running optimization stage 1 on div227 .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning unused register temp_b[30][59:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[1][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[2][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[3][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[4][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[5][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[6][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[7][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[8][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[9][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[10][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[11][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[12][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[13][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[14][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[15][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[16][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[17][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[18][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[19][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[20][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[21][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[22][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[23][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[24][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[25][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[26][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[27][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[28][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing unused bit 59 of temp_a[29][59:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Removing unused bit 59 of temp_a[0][59:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][29] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][28] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][27] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][26] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][25] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][24] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][23] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][22] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][21] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][20] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][19] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][18] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][17] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][16] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][15] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][14] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][13] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][12] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][11] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][10] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][9] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][8] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][7] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][6] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][5] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][4] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][3] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][2] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][1] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_b[0][0] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][58] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][57] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][56] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][55] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][54] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][53] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][52] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][51] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][50] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][49] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][48] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][47] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][46] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][45] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][44] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][43] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][42] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][41] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][40] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][39] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][38] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][37] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][36] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][35] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][34] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][33] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][32] is always 0.
@N: CL189 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Register bit temp_a[0][31] is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Pruning register bits 29 to 0 of temp_b[0][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Pruning register bits 58 to 30 of temp_a[0][58:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v":809:7:809:9|Synthesizing module SDP in library work.
Running optimization stage 1 on SDP .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp00\sdp00.v":8:7:8:11|Synthesizing module sdp00 in library work.
Running optimization stage 1 on sdp00 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp_256_8\sdp_256_8.v":8:7:8:15|Synthesizing module sdp_256_8 in library work.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp_256_8\sdp_256_8.v":41:8:41:16|Port-width mismatch for port DI. The port definition is 32 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sdp_256_8\sdp_256_8.v":29:8:29:17|Port-width mismatch for port DO. The port definition is 32 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on sdp_256_8 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":1:8:1:26|Synthesizing module histogram_equalized in library work.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":43:32:43:39|Object mul_tmp0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":44:32:44:39|Object mul_tmp1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":45:32:45:39|Object mul_tmp2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":46:32:46:43|Object address_b_r1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":47:32:47:43|Object address_b_r2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":48:32:48:43|Object address_b_r3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":56:32:56:34|Removing wire q_a, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":67:32:67:39|Removing wire hist_q_a, as there is no assignment to it.
Running optimization stage 1 on histogram_equalized .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":229:0:229:5|Pruning unused register address_b_r[32][7:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":229:0:229:5|Removing unused bit 32 of dout_vld_r[32:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":1:8:1:30|Synthesizing module histogram_equalized_top in library work.
@N: CG793 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":79:25:79:32|Ignoring system task $display
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":70:33:70:36|Port-width mismatch for port dout. The port definition is 32 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":21:32:21:54|Removing wire hist_equalized_dout_vld, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":22:32:22:50|Removing wire hist_equalized_dout, as there is no assignment to it.
Running optimization stage 1 on histogram_equalized_top .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":1:7:1:12|Synthesizing module div225 in library work.
Running optimization stage 1 on div225 .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning unused register temp_b[24][47:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[1][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[2][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[3][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[4][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[5][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[6][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[7][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[8][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[9][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[10][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[11][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[12][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[13][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[14][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[15][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[16][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[17][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[18][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[19][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[20][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[21][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[22][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing unused bit 47 of temp_a[23][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing unused bit 47 of temp_a[0][47:0]. Either assign all bits or reduce the width of the signal.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Pruning register bits 23 to 0 of temp_b[0][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Pruning register bits 46 to 24 of temp_a[0][46:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":3:7:3:13|Synthesizing module hsv2rgb in library work.
@W: CG133 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":19:19:19:20|Object I3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on hsv2rgb .......
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|Pruning unused register v2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|Pruning unused register s2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|Pruning unused register f2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|Pruning unused register I2[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":57:0:57:5|Pruning unused register v1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":57:0:57:5|Pruning unused register s1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":57:0:57:5|Pruning unused register I1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register hsv_r[29][23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register hsv_r[30][23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register hsv_r[31][23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register hsv_r[32][23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[27][3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[28][3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[29][3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[30][3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[31][3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused register I_r[32][3:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused bits 32 to 29 of clken_r[32:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused bits 32 to 29 of hs_r[32:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Pruning unused bits 32 to 29 of vs_r[32:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 0 of v0s060[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 1 of v0s060[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 22 of v0s060[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 23 of v0s060[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 0 of v025560[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 1 of v025560[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 22 of v025560[23:0] assign 0, register removed by optimization.
@W: CL208 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":69:0:69:5|All reachable assignments to bit 23 of v025560[23:0] assign 0, register removed by optimization.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":24:0:24:5|Optimizing register bit I0[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":24:0:24:5|Pruning register bit 3 of I0[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":1:7:1:12|Synthesizing module hist_v in library work.
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c0 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c1 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c2 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c3 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c4 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\hist_v.v":12:12:12:25|Input c5 on instance rgb2hsv_top_u0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on hist_v .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb24_16.v":1:7:1:14|Synthesizing module rgb24_16 in library work.
Running optimization stage 1 on rgb24_16 .......
Running optimization stage 1 on \~RAM_based_shift_reg.SR_800_1_  .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_1\SR_800_1.v":354:7:354:14|Synthesizing module SR_800_1 in library work.
Running optimization stage 1 on SR_800_1 .......
@W: CL168 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\SR_800_1\SR_800_1.v":387:6:387:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\SHIFT_RAM_1Bit_1280.v":1:7:1:24|Synthesizing module Shift_RAM_1Bit_800 in library work.
Running optimization stage 1 on Shift_RAM_1Bit_800 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_1.v":4:7:4:22|Synthesizing module img_matrix_3_3_1 in library work.

	IMG_H=10'b1111000100
	IMG_V=10'b0110100100
   Generated name = img_matrix_3_3_1_964_420
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_3_3_1.v":37:18:37:26|Removing redundant assignment.
Running optimization stage 1 on img_matrix_3_3_1_964_420 .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_erosion.v":4:7:4:17|Synthesizing module img_erosion in library work.
Running optimization stage 1 on img_erosion .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_dilation.v":4:7:4:18|Synthesizing module img_dilation in library work.
Running optimization stage 1 on img_dilation .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_dilation.v":89:0:89:5|Feedback mux created for signal pre_img_data_r[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\img_dilation.v":89:0:89:5|Feedback mux created for signal pre_img_data_r[0][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":1:7:1:18|Synthesizing module erode_dilate in library work.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":18:5:18:12|Removing wire post_hs1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":18:14:18:21|Removing wire post_vs1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":18:23:18:33|Removing wire post_clken1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":18:35:18:46|Removing wire post_imgbit1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":19:5:19:12|Removing wire post_hs2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":19:14:19:21|Removing wire post_vs2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":19:23:19:33|Removing wire post_clken2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":19:35:19:46|Removing wire post_imgbit2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":20:5:20:12|Removing wire post_hs3, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":20:14:20:21|Removing wire post_vs3, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":20:23:20:33|Removing wire post_clken3, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":20:35:20:46|Removing wire post_imgbit3, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":21:12:21:24|Removing wire post_imgdata1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\erode_dilate.v":21:26:21:38|Removing wire post_imgdata2, as there is no assignment to it.
Running optimization stage 1 on erode_dilate .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":1:7:1:12|Synthesizing module div223 in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":85:14:85:19|Removing redundant assignment.
Running optimization stage 1 on div223 .......
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Feedback mux created for signal temp_b[63:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Feedback mux created for signal temp_a[63:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Pruning register bits 31 to 0 of temp_b[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":1:7:1:12|Synthesizing module sqrt_1 in library work.
@W: CG390 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":58:42:58:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":62:42:62:45|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on sqrt_1 .......
@W: CL207 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":20:0:20:5|All reachable assignments to Q_q[11][10:0] assign 0, register removed by optimization.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[2].Q_z[2][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[3].Q_z[3][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[3].Q_z[3][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[4].Q_z[4][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[4].Q_z[4][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[4].Q_z[4][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[5].Q_z[5][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[5].Q_z[5][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[5].Q_z[5][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[5].Q_z[5][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[6].Q_z[6][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[6].Q_z[6][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[6].Q_z[6][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[6].Q_z[6][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[6].Q_z[6][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_z[7][5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[8].Q_z[8][6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_z[9][7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_z[10][8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bit 0 of U[2].Q_z[2][10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 1 to 0 of U[3].Q_z[3][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 2 to 0 of U[4].Q_z[4][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 3 to 0 of U[5].Q_z[5][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 4 to 0 of U[6].Q_z[6][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 5 to 0 of U[7].Q_z[7][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 6 to 0 of U[8].Q_z[8][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 7 to 0 of U[9].Q_z[9][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 8 to 0 of U[10].Q_z[10][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":1:7:1:20|Synthesizing module box_calculator in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":33:16:33:20|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":45:16:45:20|Removing redundant assignment.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":70:74:70:75|Port-width mismatch for port q. The port definition is 32 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":71:74:71:75|Port-width mismatch for port q. The port definition is 32 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on box_calculator .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":1:7:1:18|Synthesizing module vga_mark_out in library work.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":32:16:32:20|Removing redundant assignment.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":44:16:44:20|Removing redundant assignment.
Running optimization stage 1 on vga_mark_out .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":1:7:1:22|Synthesizing module vga_mark_out_top in library work.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":29:5:29:6|Port-width mismatch for port px. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":29:13:29:14|Port-width mismatch for port py. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":29:20:29:20|Port-width mismatch for port a. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":34:5:34:6|Port-width mismatch for port px. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":34:13:34:14|Port-width mismatch for port py. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out_top.v":34:20:34:20|Port-width mismatch for port a. The port definition is 11 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on vga_mark_out_top .......
@N: CG364 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":3:7:3:20|Synthesizing module img_processor2 in library work.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":20:5:20:12|Removing wire post_hs2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":20:14:20:21|Removing wire post_vs2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":20:23:20:33|Removing wire post_clken2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":46:12:46:15|Removing wire tmp0, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":46:17:46:20|Removing wire tmp1, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":46:22:46:25|Removing wire tmp2, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":46:27:46:40|Removing wire pre_imgdata_24, as there is no assignment to it.
Running optimization stage 1 on img_processor2 .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
@N: CG179 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":315:20:315:28|Removing redundant assignment.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":40:11:40:15|Removing wire vga_r, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":40:17:40:21|Removing wire vga_g, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":40:23:40:27|Removing wire vga_b, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":116:12:116:20|Removing wire ch0_vs_in, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":117:12:117:20|Removing wire ch0_hs_in, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":118:12:118:20|Removing wire ch0_de_in, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":119:12:119:21|Removing wire ch0_data_r, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":120:12:120:21|Removing wire ch0_data_g, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":121:12:121:21|Removing wire ch0_data_b, as there is no assignment to it.
@W: CG360 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":261:12:261:18|Removing wire rgb_out, as there is no assignment to it.
Running optimization stage 1 on myproj_top .......
@W: CL168 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":266:9:266:11|Removing instance dt0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":80:11:80:23|Removing instance key_filter_u0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":317:0:317:5|Pruning unused register sw00. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":311:0:311:5|Pruning unused register frame_cnt. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":300:0:300:5|Pruning unused register cmos_frame_vsync_r. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on myproj_top .......
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":8:10:8:13|Input key2 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":9:10:9:16|Input H_B_IO7 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":10:10:10:16|Input H_B_IO0 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":10:18:10:24|Input H_B_IO1 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":10:26:10:32|Input H_B_IO2 is unused.
Running optimization stage 2 on img_processor2 .......
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:16:7:17|Input c0 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:19:7:20|Input c1 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:22:7:23|Input c2 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:25:7:26|Input c3 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:28:7:29|Input c4 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor2.v":7:31:7:32|Input c5 is unused.
Running optimization stage 2 on vga_mark_out_top .......
Running optimization stage 2 on vga_mark_out .......
@W: CL247 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":8:17:8:17|Input port bit 10 of a[10:0] is unused

@W: CL247 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":8:17:8:17|Input port bit 0 of a[10:0] is unused

Running optimization stage 2 on box_calculator .......
Running optimization stage 2 on sqrt_1 .......
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":20:0:20:5|Pruning register bits 9 to 1 of Q_z[11][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[2].ivalid_t[2]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[3].ivalid_t[3]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[4].ivalid_t[4]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[5].ivalid_t[5]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[6].ivalid_t[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[7].ivalid_t[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[8].ivalid_t[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[9].ivalid_t[9]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[10].ivalid_t[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[1].ivalid_t[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 1 of U[1].Q_z[1][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 2 of U[2].Q_z[2][10:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 3 of U[3].Q_z[3][10:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 4 of U[4].Q_z[4][10:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 5 of U[5].Q_z[5][10:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 6 of U[6].Q_z[6][10:5]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 7 of U[7].Q_z[7][10:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 8 of U[8].Q_z[8][10:7]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 10 to 9 of U[9].Q_z[9][10:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":20:0:20:5|Pruning unused register Q_z[11][0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":20:0:20:5|Pruning unused register Q_z[11][10]. Make sure that there are no unused intermediate registers.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 9 to 1 of U[10].Q_q[10][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[10].Q_q[10][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 8 to 1 of U[9].Q_q[9][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning unused register U[10].Q_q[10][0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[9].Q_q[9][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 7 to 1 of U[8].Q_q[8][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning unused register U[9].Q_q[9][0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 6 to 1 of U[7].Q_q[7][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sharing sequential element U[10].Q_q[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Optimizing register bit U[7].Q_q[7][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning register bits 4 to 1 of U[6].Q_q[6][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning unused register U[7].Q_q[7][0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Pruning unused register U[8].Q_q[8][0]. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on div223 .......
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Trying to extract state machine for register status.
Extracted state machine for register status
State machine has 5 reachable states with original encodings of:
   000000
   000001
   000010
   000100
   001000
Running optimization stage 2 on erode_dilate .......
Running optimization stage 2 on img_dilation .......
Running optimization stage 2 on img_erosion .......
Running optimization stage 2 on img_matrix_3_3_1_964_420 .......
Running optimization stage 2 on Shift_RAM_1Bit_800 .......
Running optimization stage 2 on SR_800_1 .......
Running optimization stage 2 on \~RAM_based_shift_reg.SR_800_1_  .......
Running optimization stage 2 on rgb24_16 .......
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb24_16.v":2:14:2:14|Input port bits 18 to 16 of i[23:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb24_16.v":2:14:2:14|Input port bits 9 to 8 of i[23:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb24_16.v":2:14:2:14|Input port bits 2 to 0 of i[23:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on hist_v .......
Running optimization stage 2 on hsv2rgb .......
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Found sequential shift I_r with address depth of 27 words and data bit width of 4.
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Found sequential shift hsv_r with address depth of 28 words and data bit width of 24.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":78:0:78:5|Pruning register bits 23 to 17 of p_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on div225 .......
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 46 to 26 of temp_a[1][46:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[1][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bit 25 of temp_a[1][25:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 46 to 27 of temp_a[2][46:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[2][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bit 26 of temp_a[2][26:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[3][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 46 to 28 of temp_a[3][46:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[4][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[5][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[6][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[7][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[8][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[9][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[10][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[11][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[12][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[13][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[14][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[15][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[16][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[17][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[18][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[19][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[20][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[21][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[22][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bits 23 to 1 of temp_b[23][47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Pruning register bit 27 of temp_a[3][27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on histogram_equalized_top .......
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":35:0:35:5|Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":35:0:35:5|Pruning register bit 9 of cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on histogram_equalized .......
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":229:0:229:5|Found sequential shift address_b_r with address depth of 31 words and data bit width of 8.
Running optimization stage 2 on sdp_256_8 .......
Running optimization stage 2 on sdp00 .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on div227 .......
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 58 to 32 of temp_a[1][58:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[1][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bit 31 of temp_a[1][31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 58 to 33 of temp_a[2][58:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[2][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bit 32 of temp_a[2][32:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[3][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 58 to 34 of temp_a[3][58:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[4][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[5][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[6][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[7][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[8][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[9][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[10][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[11][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[12][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[13][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[14][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[15][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[16][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[17][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[18][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[19][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[20][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[21][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[22][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[23][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[24][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[25][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[26][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[27][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[28][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bits 29 to 1 of temp_b[29][59:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Pruning register bit 33 of temp_a[3][33:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on rgb2hsv_top .......
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Found sequential shift h_add with address depth of 16 words and data bit width of 9.
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Found sequential shift pre_img_r with address depth of 17 words and data bit width of 24.
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":180:0:180:5|Found sequential shift v0 with address depth of 17 words and data bit width of 8.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Pruning register bit 6 of h_add[0][8:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Pruning register bit 15 of h_dividend[15:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":84:0:84:5|Pruning register bit 14 of h_dividend[14:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:16:10:17|Input c0 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:19:10:20|Input c1 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:22:10:23|Input c2 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:25:10:26|Input c3 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:28:10:29|Input c4 is unused.
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":10:31:10:32|Input c5 is unused.
Running optimization stage 2 on div222 .......
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 30 to 18 of temp_a[1][30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 15 to 1 of temp_b[1][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bit 17 of temp_a[1][17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 30 to 19 of temp_a[2][30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 15 to 1 of temp_b[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bit 18 of temp_a[2][18:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 15 to 1 of temp_b[3][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 30 to 20 of temp_a[3][30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bits 15 to 1 of temp_b[4][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL279' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_compiler.srr -id CL279' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL279} -count unlimited' in the Tcl shell.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Pruning register bit 19 of temp_a[3][19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on rgb16_24 .......
Running optimization stage 2 on gauss_filter_5_5 .......
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l2_b[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l2_g[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l2_r[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l3_b[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l3_g[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l3_r[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l4_b[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l4_g[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Optimizing register bit l4_r[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l1_b[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l1_g[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l1_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l2_b[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l2_g[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l2_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l3_b[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l3_g[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l3_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l4_b[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l4_g[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l4_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l5_b[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l5_g[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 15 of l5_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l1_b[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l1_g[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l1_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l5_b[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l5_g[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":169:0:169:5|Pruning register bit 14 of l5_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on rgb888_565 .......
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb888_565.v":2:17:2:17|Input port bits 2 to 0 of b[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb888_565.v":2:15:2:15|Input port bits 1 to 0 of g[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb888_565.v":2:13:2:13|Input port bits 2 to 0 of r[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on rgb565_888 .......
Running optimization stage 2 on img_matrix_5_5_16 .......
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|Found sequential shift pre_img_data_r with address depth of 4 words and data bit width of 16.
Running optimization stage 2 on Shift_RAM_16Bit_800_L5 .......
Running optimization stage 2 on SR_800_16 .......
Running optimization stage 2 on \~RAM_based_shift_reg.SR_800_16_  .......
Running optimization stage 2 on SP .......
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on PSRAM_Memory_Interface_Top .......
Running optimization stage 2 on \~psram_top.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_sync.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on \~psram_init.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_wd.PSRAM_Memory_Interface_Top_  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z1  .......
Running optimization stage 2 on \~psram_lane.PSRAM_Memory_Interface_Top__Z2  .......
Running optimization stage 2 on IDES4 .......
Running optimization stage 2 on OSER4 .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on gw_pll .......
Running optimization stage 2 on vfb_top_1048576_256s_256s_21s_64s_16s .......
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_top.v":38:27:38:35|Input port bits 3 to 1 of I_wr_halt[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\vfb_top.v":39:27:39:35|Input port bits 3 to 1 of I_rd_halt[3:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on dma_bus_arbiter_21s_64s_1_2_4_8 .......
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_1048576_256s_256s_21s_64s_16s .......
Running optimization stage 2 on dma_frame_ctrl_1048576_21s .......
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_256s_21s_64s_16s_32s_64s_5s_2s .......
Running optimization stage 2 on fifo_dma_read_64_32 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_64_32_  .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on dma_32b_16b .......
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_16b.v":20:23:20:31|Input dma_rst_i is unused.
Running optimization stage 2 on dma_write_ctrl_256s_21s_64s_16s_32s_32s_5s_7s_2s .......
Running optimization stage 2 on fifo_dma_write_32_64 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_32_64_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on dma_16b_32b .......
@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_16b_32b.v":20:23:20:31|Input dma_rst_i is unused.
Running optimization stage 2 on pwm_ctrl .......
Running optimization stage 2 on pwm_out2 .......
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL247 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":6:16:6:19|Input port bit 0 of I_sw[1:0] is unused

@N: CL159 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":4:17:4:18|Input py is unused.
Running optimization stage 2 on esp8266_send_top .......
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Running optimization stage 2 on uart_byte_tx .......
@W: CL260 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Pruning register bit 0 of bps_DR[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on datatest .......
Running optimization stage 2 on CMOS_Capture_RGB565_10_0_800_0_600_48000000s .......
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":136:1:136:6|Optimizing register bit delay_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\CMOS_Capture_RGB565.v":136:1:136:6|Optimizing register bit delay_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
Running optimization stage 2 on pll_24M .......
Running optimization stage 2 on pll_36m .......
Running optimization stage 2 on pll_100M .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on power_ctrl .......
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":10:0:10:5|Optimizing register bit cnt_6ms[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":10:0:10:5|Optimizing register bit cnt_6ms[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":14:0:14:5|Optimizing register bit cnt_2ms[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":14:0:14:5|Optimizing register bit cnt_2ms[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":14:0:14:5|Optimizing register bit cnt_2ms[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":14:0:14:5|Optimizing register bit cnt_2ms[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
Running optimization stage 2 on threshold_set .......
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on uart_byte_rx .......
Running optimization stage 2 on key_debounce .......
Running optimization stage 2 on I2C_OV5640_Init_RGB565 .......
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":51:0:51:5|Optimizing register bit i2c_clk_div[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\I2C_OV5640_Init_RGB565.v":102:0:102:5|Trying to extract state machine for register setup_state.
Extracted state machine for register setup_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on I2C_OV5640_RGB565_Config .......
Running optimization stage 2 on I2C_Controller .......
Running optimization stage 2 on key_filter .......
@N: CL135 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_filter.v":25:0:25:5|Found sequential shift key_tmp_a with address depth of 3 words and data bit width of 1.
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\key_filter.v":54:0:54:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ir_to_sw .......
Running optimization stage 2 on ir_decoder .......
@N: CL201 :"E:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":62:0:62:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:56s; Memory used current: 146MB peak: 163MB)

Process took 0h:00m:58s realtime, 0h:00m:56s cputime

Process completed successfully.
# Fri Nov 22 14:17:39 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 108MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 14:17:39 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synwork\img_processor_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:57s; Memory used current: 19MB peak: 19MB)

Process took 0h:00m:59s realtime, 0h:00m:57s cputime

Process completed successfully.
# Fri Nov 22 14:17:39 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
File E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synwork\img_processor_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 14:17:42 2019

###########################################################]
# Fri Nov 22 14:17:42 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\img_processor_scck.rpt 
Printing clock  summary report in "E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\img_processor_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 151MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 160MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 173MB)

@N: FX493 |Applying initial value "1" on instance dma_vs_n_d0.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d1.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\i2c_ov5640_init_rgb565.v":102:0:102:5|Removing sequential instance inst0.i2c_data[35] because it is equivalent to instance inst0.i2c_data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sequential instance img_processor_u0.vga_mark_out_top_u0.box_calculator_u0.sqrt_1_u0.U[6].Q_q[6][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[0][46] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u1.temp_b[0][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u2.temp_b[0][26] is reduced to a combinational gate by constant propagation.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":260:0:260:5|Removing sequential instance hist_equalized_dout_vld (in view: work.histogram_equalized(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Removing sequential instance r[31:0] (in view: work.div223_1(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Removing sequential instance done (in view: work.div223_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Removing sequential instance r[31:0] (in view: work.div223_0(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Removing sequential instance done (in view: work.div223_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":77:0:77:5|Removing sequential instance o_vaild (in view: work.sqrt_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":77:0:77:5|Removing sequential instance data_r[11:0] (in view: work.sqrt_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\myproj_top.v":173:14:173:29|Removing instance threshold_set_u0 (in view: work.myproj_top(verilog)) of type view:work.threshold_set(verilog) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\cmos_capture_rgb565.v":150:1:150:6|Removing sequential instance cmos_fps_rate[7:0] (in view: work.CMOS_Capture_RGB565_10_0_800_0_600_48000000s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Removing sequential instance pre_img_r_CR23[23:0] (in view: work.rgb2hsv_top(verilog)) of type view:PrimLib.ram2(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c0[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c1[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c2[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c3[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c4[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c5[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":27:0:27:5|Removing sequential instance pre_img_r\[1\][23:0] (in view: work.rgb2hsv_top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c0_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c1_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c2_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c3_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c4_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance c5_t[7:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":21:0:21:5|Removing sequential instance state[10:0] (in view: work.threshold_set(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\threshold_set.v":12:13:12:27|Removing instance uart_byte_rx_u0 (in view: work.threshold_set(verilog)) of type view:work.uart_byte_rx(verilog) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\uart_threshold_set\uart_byte_rx.v":124:1:124:6|Removing sequential instance data_byte[7:0] (in view: work.uart_byte_rx(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine state[3:0] (in view: work.ir_decoder(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":62:0:62:5|There are no possible illegal states for state machine state[3:0] (in view: work.ir_decoder(verilog)); safe FSM implementation is not required.
Encoding state machine state[9:0] (in view: work.esp8266_send_top(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
Encoding state machine state[5:0] (in view: work.pwm_out2(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_1048576_21s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_1048576_21s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_21s_64s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine status[4:0] (in view: work.div223_1(verilog))
original code -> new code
   000000 -> 00001
   000001 -> 00010
   000010 -> 00100
   000100 -> 01000
   001000 -> 10000
Encoding state machine status[4:0] (in view: work.div223_0(verilog))
original code -> new code
   000000 -> 00001
   000001 -> 00010
   000010 -> 00100
   000100 -> 01000
   001000 -> 10000
Encoding state machine setup_state[2:0] (in view: work.I2C_OV5640_Init_RGB565(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 273MB peak: 273MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 273MB peak: 273MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 273MB peak: 273MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 273MB peak: 273MB)



Clock Summary
******************

          Start                                                                    Requested     Requested     Clock                                                                              Clock                     Clock
Level     Clock                                                                    Frequency     Period        Type                                                                               Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                   150.0 MHz     6.667         system                                                                             system_clkgroup           0    
                                                                                                                                                                                                                                 
0 -       pll_36m|clkout_inferred_clock                                            131.8 MHz     7.590         inferred                                                                           Autoconstr_clkgroup_2     12047
                                                                                                                                                                                                                                 
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock          139.5 MHz     7.169         inferred                                                                           Autoconstr_clkgroup_3     744  
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     8    
1 .         _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          139.5 MHz     7.169         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3     2    
                                                                                                                                                                                                                                 
0 -       myproj_top|I_clk_50m                                                     189.6 MHz     5.274         inferred                                                                           Autoconstr_clkgroup_1     492  
                                                                                                                                                                                                                                 
0 -       myproj_top|cmos_pclk0                                                    308.7 MHz     3.239         inferred                                                                           Autoconstr_clkgroup_0     61   
1 .         myproj_top|cmos_pclk2_derived_clock                                    308.7 MHz     3.239         derived (from myproj_top|cmos_pclk0)                                               Autoconstr_clkgroup_0     136  
                                                                                                                                                                                                                                 
0 -       _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock          150.0 MHz     6.667         inferred                                                                           Autoconstr_clkgroup_4     38   
=================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                       Clock     Source                                                                                                   Clock Pin                                                                                                              Non-clock Pin                                                                                                                  Non-clock Pin                                                                                               
Clock                                                                  Load      Pin                                                                                                      Seq Example                                                                                                            Seq Example                                                                                                                    Comb Example                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 0         -                                                                                                        -                                                                                                                      -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
pll_36m|clkout_inferred_clock                                          12047     pll_36m_u0.pll_inst.CLKOUT(PLL)                                                                          img_processor_u0.vga_mark_out_top_u0.vga_mark_out_u0.pre_x[10:0].C                                                     -                                                                                                                              img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.clkw.I[0](and)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        744       PSRAM_Memory_Interface_Top_inst.u_psram_top.clkdiv.CLKOUT(CLKDIV)                                        PSRAM_Memory_Interface_Top_inst.u_psram_top.\\rd_data_d_fast_Z\[2\].CLK                                                PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\iserdes_gen\[7\]\.u_ides4.PCLK     -                                                                                                           
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     8         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[0\]\.VALUE\[0\].Q(DFFC)     PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[0\]\.genblk1\[0\]\.iodelay.VALUE             -                                                                                                                              -                                                                                                           
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     8         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[1\]\.VALUE\[1\].Q(DFFC)     PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\dq_iodelay_gen0\[1\]\.genblk1\[5\]\.iodelay.VALUE             -                                                                                                                              -                                                                                                           
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          2         PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\step_Z\[0\].Q(DFFCE)                            PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\ck_delay\[0\]\.iodelay.VALUE                                  -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
myproj_top|I_clk_50m                                                   492       I_clk_50m(port)                                                                                          inst0.i2c_en_r0.C                                                                                                      -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
myproj_top|cmos_pclk0                                                  61        cmos_pclk0(port)                                                                                         cmos_pclk2.C                                                                                                           -                                                                                                                              cmos_pclk.I[0](inv)                                                                                         
myproj_top|cmos_pclk2_derived_clock                                    136       cmos_pclk2.Q[0](dffs)                                                                                    vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                         -                                                                                                                              -                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        38        PSRAM_Memory_Interface_Top_inst.u_psram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\genblk1\.u_ck_gen.FCLK     -                                                                                                                              -                                                                                                           
============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\cmos_capture_rgb565.v":174:1:174:6|Found inferred clock myproj_top|cmos_pclk0 which controls 61 sequential elements including CMOS_Capture_RGB565_u0.vcnt[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":62:0:62:5|Found inferred clock myproj_top|I_clk_50m which controls 492 sequential elements including ir_decoder0.state[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_16b.v":87:2:87:7|Found inferred clock pll_36m|clkout_inferred_clock which controls 12047 sequential elements including vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.u_dma_32b_16b.dma_d_16b[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 553 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 12904 clock pin(s) of sequential element(s)
0 instances converted, 12904 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@KP:ckid0_0       I_clk_50m           port                   492        inst0.setup_state[1]
@KP:ckid0_17      cmos_pclk0          port                   61         cmos_pclk2          
============================================================================================
=========================================================================================================================================== Gated/Generated Clocks ===========================================================================================================================================
Clock Tree ID     Driving Element                                                                                                 Drive Element Type     Unconverted Fanout     Sample Instance                                                                     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       pll_36m_u0.pll_inst.CLKOUT                                                                                      PLL                    11863                  syn_gen_inst.V_cnt[15:0]                                                            Black box on clock path                   
@KP:ckid0_3       img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.uclk_clkw.OUT     and                    33                     ENCRYPTED                                                                           Black box on clock path                   
@KP:ckid0_4       img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.uclk_clkw.OUT      and                    33                     ENCRYPTED                                                                           Black box on clock path                   
@KP:ckid0_5       img_processor_u0.gauss_filter_5_5_u0.ut01.u010.uclk_clkw.OUT                                                    and                    55                     ENCRYPTED                                                                           Black box on clock path                   
@KP:ckid0_7       ENCRYPTED                                                                                                       CLKDIV                 728                    ENCRYPTED                                                                           Black box on clock path                   
@KP:ckid0_8       ENCRYPTED                                                                                                       DHCEN                  38                     ENCRYPTED                                                                           Black box on clock path                   
@KP:ckid0_9       ENCRYPTED                                                                                                       DFFC                   8                      ENCRYPTED                                                                           Derived clock on input (not legal for GCC)
@KP:ckid0_11      ENCRYPTED                                                                                                       DFFC                   8                      ENCRYPTED                                                                           Derived clock on input (not legal for GCC)
@KP:ckid0_13      ENCRYPTED                                                                                                       DFFCE                  2                      ENCRYPTED                                                                           Derived clock on input (not legal for GCC)
@KP:ckid0_15      cmos_pclk2.Q[0]                                                                                                 dffs                   136                    vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.u_dma_16b_32b.allian_cnt[1:0]     Derived clock on input (not legal for GCC)
==============================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\img_processor.sap.

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 259MB peak: 274MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 274MB peak: 274MB)


Finished constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 282MB peak: 282MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 189MB peak: 283MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Fri Nov 22 14:17:51 2019

###########################################################]
# Fri Nov 22 14:17:51 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 239MB peak: 239MB)

@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance syn_gen_inst.Rden_dn because it is equivalent to instance syn_gen_inst.Pout_de_dn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance syn_gen_inst.O_rden because it is equivalent to instance syn_gen_inst.O_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Removing sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[0][44:42] because it is equivalent to instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[0][40:38]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":105:0:105:5|Removing sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.cnt_en_rep because it is equivalent to instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.cnt_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_b\[1\][59:30] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Removing sequential instance temp_b\[0\][40:38] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing sequential instance temp_b\[1\][47:24] (in view: work.div225_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing sequential instance temp_b\[0\][31:24] (in view: work.div225_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing sequential instance temp_b\[1\][47:24] (in view: work.div225_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing sequential instance temp_b\[0\][33:30] (in view: work.div225_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing sequential instance temp_b\[0\][37:35] (in view: work.div225_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing sequential instance temp_b\[1\][47:24] (in view: work.div225_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing sequential instance temp_b\[0\][33:30] (in view: work.div225_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing sequential instance temp_b\[0\][37:35] (in view: work.div225_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT206 |Auto Constrain mode is enabled
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[2][46] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u1.temp_b[2][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u2.temp_b[2][26] is reduced to a combinational gate by constant propagation.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":105:0:105:5|Removing sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.cnt_en_rep because it is equivalent to instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.cnt_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[2][44:42] because it is equivalent to instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[2][40:38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing user instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_C4[4:0] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_C4[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4[4:0] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 261MB peak: 261MB)

@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.myproj_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.myproj_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":18:0:18:5|Found counter in view:work.myproj_top(verilog) instance power_ctrl_u0.cnt_21ms[20:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":14:0:14:5|Found counter in view:work.myproj_top(verilog) instance power_ctrl_u0.cnt_2ms[16:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\power_ctrl.v":10:0:10:5|Found counter in view:work.myproj_top(verilog) instance power_ctrl_u0.cnt_6ms[18:0] 
@N: MF794 |RAM pre_img_data_r_CR15[15:0] required 18 registers during mapping 
@N: MF794 |RAM v0_1_CR7[7:0] required 12 registers during mapping 
@N: MF794 |RAM h_add_CR8[8:0] required 13 registers during mapping 
@N: MF794 |RAM address_b_r_CR7[7:0] required 13 registers during mapping 
@N: MF794 |RAM hsv_r_CR23[23:0] required 24 registers during mapping 
@N: MF794 |RAM I_r_CR3[3:0] required 9 registers during mapping 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":29:0:29:5|Found counter in view:work.ir_decoder(verilog) instance cnt[18:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\key_debounce.v":55:4:55:9|Found counter in view:work.key_debounce(verilog) instance cnt[31:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\cmos_capture_rgb565.v":174:1:174:6|Found counter in view:work.CMOS_Capture_RGB565_10_0_800_0_600_48000000s(verilog) instance vcnt[11:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\cmos_capture_rgb565.v":166:1:166:6|Found counter in view:work.CMOS_Capture_RGB565_10_0_800_0_600_48000000s(verilog) instance hcnt[11:0] 
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d1[7] because it is equivalent to instance u2.s_d1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d1[6] because it is equivalent to instance u2.s_d1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d1[5] because it is equivalent to instance u2.s_d1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d1[4] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d3[7] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d3[6] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d3[5] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d3[4] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing instance u2.s_d3[3] because it is equivalent to instance u2.s_d1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Removing sequential instance s_d1[3] (in view: work.esp8266_send_top(verilog)) because it does not drive other instances.
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\esp8266_send_top.v":22:0:22:5|Boundary register s_d1[3] (in view: work.esp8266_send_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Removing sequential instance u2.u0.bps_DR[8] because it is equivalent to instance u2.u0.bps_DR[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Removing sequential instance u2.u0.bps_DR[7] because it is equivalent to instance u2.u0.bps_DR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Removing sequential instance u2.u0.bps_DR[6] because it is equivalent to instance u2.u0.bps_DR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Removing sequential instance u2.u0.bps_DR[2] because it is equivalent to instance u2.u0.bps_DR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":54:1:54:6|Removing sequential instance u2.u0.bps_DR[12] because it is equivalent to instance u2.u0.bps_DR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":69:1:69:6|Found counter in view:work.uart_byte_tx(verilog) instance div_cnt[15:0] 
@N: MF179 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\esp8266_send\uart_byte_tx.v":73:5:73:22|Found 16 by 16 bit equality operator ('==') div_cnt8 (in view: work.uart_byte_tx(verilog))
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Found counter in view:work.pwm_out2(verilog) instance wait1_cnt[5:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\servo\pwm_out2.v":43:0:43:5|Found counter in view:work.pwm_out2(verilog) instance wait0_cnt[5:0] 
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u_dma_frame_ctrl.vin_vs_n_sync2_0.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance r_s[8] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance r_s[9] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance r_s[10] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance g_s[8] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance g_s[9] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance b_s[8] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance b_s[9] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance b_s[10] (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_0 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_1 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_2 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_3 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_4 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_5 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_6 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_7 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_8 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_9 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_10 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_11 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_12 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_13 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_14 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_15 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_16 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_17 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_18 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_19 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_20 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_21 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\gauss_filter_5_5.v":196:0:196:5|Removing sequential instance NoName_22 (in view: work.gauss_filter_5_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|RAM pre_img_data_r_CR15[15:0] (in view: work.img_matrix_5_5_16(verilog)) is 4 words by 16 bits.
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":180:0:180:5|RAM v0_1_CR7[7:0] (in view: work.rgb2hsv_top(verilog)) is 16 words by 8 bits.
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|RAM h_add_CR8[8:0] (in view: work.rgb2hsv_top(verilog)) is 16 words by 9 bits.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Removing sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_1__rst because it is equivalent to instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.v_1__rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Removing sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_1_[2] because it is equivalent to instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":166:0:166:5|Removing sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_1_[1] because it is equivalent to instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":180:0:180:5|Removing sequential instance NoName (in view: work.rgb2hsv_top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][9] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][10] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][11] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][12] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][13] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][14] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][15] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][16] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][17] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][18] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][19] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][20] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][21] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][22] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][23] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][24] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][25] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][26] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][27] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][28] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][29] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][30] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][31] (in view: work.div222_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_a[1][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_a[1][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_a[1][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[1][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_a[3][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_a[3][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[3][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[5][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[7][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[9][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[11][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[13][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.temp_b[15][31] is reduced to a combinational gate by constant propagation.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][8] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][9] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][10] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][11] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][12] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][13] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][14] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][15] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][16] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][17] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][18] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][19] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][20] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][21] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][22] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][23] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][24] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][25] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][26] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][27] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][28] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][29] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][30] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Removing sequential instance temp_a\[16\][31] (in view: work.div222_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[1][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[3][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[5][31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[7][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[7][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[7][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":21:0:21:5|Sequential instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.temp_b[7][27] is reduced to a combinational gate by constant propagation.

Only the first 100 messages of id 'MO129' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_fpga_mapper.srr -id MO129' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO129} -count unlimited' in the Tcl shell.
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized_top.v":35:0:35:5|Found counter in view:work.histogram_equalized_top(verilog) instance cnt[8:0] 
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":229:0:229:5|RAM address_b_r_CR7[7:0] (in view: work.histogram_equalized(verilog)) is 32 words by 8 bits.
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":229:0:229:5|Found counter in view:work.histogram_equalized(verilog) instance address_b_r_CF4[4:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":121:0:121:5|Found counter in view:work.histogram_equalized(verilog) instance cnt[31:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\hist_v\histogram_equalized.v":142:0:142:5|Found counter in view:work.histogram_equalized(verilog) instance out_pixel[8:0] 
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[3][44:42] because it is equivalent to instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[3][40:38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][8] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][9] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][10] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][11] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][12] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][13] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][14] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][15] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":20:0:20:5|Removing sequential instance temp_a\[30\][16] (in view: work.div227(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|RAM hsv_r_CR23[23:0] (in view: work.hsv2rgb(verilog)) is 32 words by 24 bits.
@N: MF135 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|RAM I_r_CR3[3:0] (in view: work.hsv2rgb(verilog)) is 32 words by 4 bits.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_0__rst because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_0__rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Found counter in view:work.hsv2rgb(verilog) instance I_r_CF4[4:0] 
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_17 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_28 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_7 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_18 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_29 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_8 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_19 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_30 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_9 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_20 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_31 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_10 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_21 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_0 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_11 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_22 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_1 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_12 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_23 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_2 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_13 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_24 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_3 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_14 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_25 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_4 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_15 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_26 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_5 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_16 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_27 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":41:0:41:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CR23rff_6 because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CR3rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][22] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][21] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][20] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][19] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][18] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][17] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[0][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][21] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][24] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][22] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][20] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][19] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][18] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[1][17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][22] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][24] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][25] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][21] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][20] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][19] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[2][18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][25] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][26] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][24] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][22] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][21] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][20] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[3][19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][24] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][26] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][27] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][25] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][22] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][21] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[4][20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][25] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][27] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][28] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][26] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][24] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":20:0:20:5|Removing instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][23] because it is equivalent to instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u0.temp_a[5][22]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synlog\img_processor_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MF180 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":75:10:75:17|Generating type mult multiplier 
@N: MF180 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\hsv2rgb.v":64:8:64:13|Generating type mult multiplier 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\box_calculator.v":56:0:56:5|Found counter in view:work.box_calculator(verilog) instance sum[21:0] 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[11] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[12] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[13] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[14] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[15] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[16] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[17] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[18] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[19] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[20] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[21] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[22] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[23] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[24] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[25] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[26] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[27] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[28] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[29] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[30] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[31] (in view: work.div223_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Found counter in view:work.div223_1(verilog) instance i[31:0] 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[11] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[12] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[13] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[14] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[15] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[16] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[17] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[18] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[19] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[20] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[21] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[22] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[23] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[24] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[25] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[26] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[27] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[28] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[29] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[30] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Boundary register q[31] (in view: work.div223_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div223.v":23:0:23:5|Found counter in view:work.div223_0(verilog) instance i[31:0] 
@N: MF179 :|Found 11 by 11 bit equality operator ('==') un4_in_line1 (in view: work.vga_mark_out(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') un4_in_line3 (in view: work.vga_mark_out(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') un4_in_line5 (in view: work.vga_mark_out(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') un4_in_line7 (in view: work.vga_mark_out(verilog))
@N: MF179 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":52:17:52:26|Found 11 by 11 bit equality operator ('==') un1_in_line0 (in view: work.vga_mark_out(verilog))
@N: MF179 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\vga_out\vga_mark_out.v":52:32:52:41|Found 11 by 11 bit equality operator ('==') un2_in_line0 (in view: work.vga_mark_out(verilog))
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\i2c_ov5640_init_rgb565.v":102:0:102:5|Found counter in view:work.I2C_OV5640_Init_RGB565(verilog) instance lut_index[8:0] 
@N: MO231 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\i2c_controller.v":69:0:69:5|Found counter in view:work.I2C_Controller(verilog) instance sd_counter[6:0] 
@N: MF794 |RAM pre_img_data_r_CR15[15:0] required 23 registers during mapping 
@N: MF794 |RAM v0_1_CR7[7:0] required 29 registers during mapping 
@N: MF794 |RAM h_add_CR8[8:0] required 26 registers during mapping 
@N: MF794 |RAM address_b_r_CR7[7:0] required 41 registers during mapping 
@N: MF794 |RAM I_r_CR3[3:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:37s; Memory used current: 297MB peak: 297MB)


Finished factoring (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:38s; Memory used current: 307MB peak: 307MB)

@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|Removing instance img_processor_u0.gauss_filter_5_5_u0.ut01.pre_img_data_r_CR15_pre_img_data_r_CR15_0_0 (in view: work.myproj_top(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|Removing instance img_processor_u0.gauss_filter_5_5_u0.ut01.pre_img_data_r_CR15_pre_img_data_r_CR15_0_1 (in view: work.myproj_top(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|Removing instance img_processor_u0.gauss_filter_5_5_u0.ut01.pre_img_data_r_CR15_pre_img_data_r_CR15_0_2 (in view: work.myproj_top(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":61:0:61:5|Removing instance img_processor_u0.gauss_filter_5_5_u0.ut01.pre_img_data_r_CR15_pre_img_data_r_CR15_0_3 (in view: work.myproj_top(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:44s; Memory used current: 332MB peak: 338MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:53s; Memory used current: 334MB peak: 338MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:14s; Memory used current: 345MB peak: 345MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:15s; Memory used current: 346MB peak: 347MB)

@N: MO106 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\i2c_ov5640_rgb565_config.v":16:1:16:4|Found ROM inst0.u_I2C_OV5640_RGB565_Config.LUT_DATA_1_0[22:0] (in view: work.myproj_top(verilog)) with 252 words by 23 bits.
@N: MF794 |RAM v0_1_CR7[7:0] required 28 registers during mapping 
@N: MF794 |RAM h_add_CR8[8:0] required 26 registers during mapping 
@N: MF794 |RAM address_b_r_CR7[7:0] required 39 registers during mapping 
@N: MF794 |RAM I_r_CR3[3:0] required 9 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:22s; Memory used current: 352MB peak: 354MB)


Finished technology mapping (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:26s; Memory used current: 383MB peak: 409MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:28s		    -3.88ns		10503 /      6483
   2		0h:01m:29s		    -3.86ns		10453 /      6483
   3		0h:01m:29s		    -3.72ns		10453 /      6483
   4		0h:01m:29s		    -3.86ns		10453 /      6483
   5		0h:01m:29s		    -3.86ns		10453 /      6483
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0] (in view: work.myproj_top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[11] (in view: work.myproj_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[11] (in view: work.myproj_top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[0] (in view: work.myproj_top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[5] (in view: work.myproj_top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[5] (in view: work.myproj_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p32[5] (in view: work.myproj_top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p34[5] (in view: work.myproj_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\line_buffer\img_matrix_5_5_16.v":90:0:90:5|Replicating instance img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p32[11] (in view: work.myproj_top(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   6		0h:01m:34s		    -3.47ns		10469 /      6492
   7		0h:01m:35s		    -3.47ns		10475 /      6492
   8		0h:01m:35s		    -3.47ns		10475 /      6492


   9		0h:01m:36s		    -3.47ns		10466 /      6492
  10		0h:01m:36s		    -3.47ns		10466 /      6492
  11		0h:01m:36s		    -3.47ns		10466 /      6492
@N: MF322 |Retiming summary: 0 registers retimed to 17 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 17

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.address_b_r_CF4_ret[2]
		img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.address_b_r_CF4_ret[3]
		img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.address_b_r_CF4_ret[4]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4_ret[0]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4_ret[1]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4_ret[2]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4_ret[3]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.I_r_CF4_ret[4]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4_ret[0]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4_ret[1]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4_ret[2]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4_ret[3]
		img_processor_u0.hist_v_u0.hsv2rgb_u0.hsv_r_CF4_ret[4]
		img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_CF3_ret[0]
		img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_CF3_ret[1]
		img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_CF3_ret[2]
		img_processor_u0.hist_v_u0.rgb2hsv_top_u0.h_add_CF3_ret[3]


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:38s; Memory used current: 383MB peak: 409MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_3_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_4_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_5_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_6_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_7_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_8_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_9_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_10_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_11_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_12_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_13_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_14_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_1_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_2_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_3_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_4_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_5_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_6_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_7_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_8_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_9_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_10_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_11_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_12_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_13_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_14_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivs.un2_temp_a_cry_15_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\div222.v":26:30:26:87|Removing instance img_processor_u0.hist_v_u0.rgb2hsv_top_u0.udivh.un2_temp_a_cry_15_0 (in view: work.myproj_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: MT453 |clock period is too long for clock myproj_top|cmos_pclk2_derived_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT643 :|Requested period 40000.0 ns is too large. Setting to 20000.0 ns for clock myproj_top|cmos_pclk2_derived_clock, timing exception "define_multicycle_path -setup -from c:myproj_top|cmos_pclk2_derived_clock -to c:myproj_top|cmos_pclk2_derived_clock 2" 

Finished restoring hierarchy (Real Time elapsed 0h:02m:15s; CPU Time elapsed 0h:02m:07s; Memory used current: 385MB peak: 409MB)


Start Writing Netlists (Real Time elapsed 0h:02m:17s; CPU Time elapsed 0h:02m:09s; Memory used current: 243MB peak: 409MB)

Writing Analyst data base E:\gowin_projects\myproj\myproj_blue2_ircon\impl\synthesize\rev_1\synwork\img_processor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:13s; Memory used current: 349MB peak: 409MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:02m:25s; CPU Time elapsed 0h:02m:17s; Memory used current: 351MB peak: 409MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:18s; Memory used current: 336MB peak: 409MB)


Start final timing analysis (Real Time elapsed 0h:02m:27s; CPU Time elapsed 0h:02m:19s; Memory used current: 332MB peak: 409MB)

@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT18X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT18X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT18X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT18X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULTALU36X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT9X9 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v":13732:6:13732:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v":13726:8:13726:21|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\psram_memory_interface\psram_memory_interface.v":13717:9:13717:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\gw_pll\gw_pll.v":22:4:22:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\img_filter\rgb2hsv_top.v":132:2:132:3|Blackbox MULT18X18 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock myproj_top|cmos_pclk0 with period 4.24ns. Please declare a user-defined clock on port cmos_pclk0.
@W: MT420 |Found inferred clock myproj_top|I_clk_50m with period 6.43ns. Please declare a user-defined clock on port I_clk_50m.
@W: MT420 |Found inferred clock pll_36m|clkout_inferred_clock with period 10.12ns. Please declare a user-defined clock on net pll_36m_u0.vga_clk_c.
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock with period 7.28ns. Please declare a user-defined clock on net PSRAM_Memory_Interface_Top_inst.u_psram_top.clk_out.
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock with period 6.67ns. Please declare a user-defined clock on net PSRAM_Memory_Interface_Top_inst.u_psram_top.clk_x2p.
@N: MT615 |Found clock myproj_top|cmos_pclk2_derived_clock with period 9902.12ns 
@N: MT615 |Found clock _~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0] with period 16993.86ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0] with period 16993.86ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1] with period 16993.86ns 


##### START OF TIMING REPORT #####[
# Timing report written on Fri Nov 22 14:20:20 2019
#


Top view:               myproj_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.532

                                                                       Requested     Estimated     Requested     Estimated                   Clock                                                                              Clock                
Starting Clock                                                         Frequency     Frequency     Period        Period        Slack         Type                                                                               Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     0.1 MHz       0.3 MHz       16993.857     3137.894      5.939         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     0.1 MHz       0.3 MHz       16993.857     3137.894      5.939         derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock        137.3 MHz     118.4 MHz     7.284         8.445         -1.162        inferred                                                                           Autoconstr_clkgroup_3
_~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock        150.0 MHz     NA            6.667         NA            NA            inferred                                                                           Autoconstr_clkgroup_4
_~psram_wd_PSRAM_Memory_Interface_Top__|step_derived_clock[0]          0.1 MHz       NA            16993.857     NA            NA            derived (from _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock)     Autoconstr_clkgroup_3
myproj_top|I_clk_50m                                                   155.6 MHz     132.3 MHz     6.426         7.560         -1.134        inferred                                                                           Autoconstr_clkgroup_1
myproj_top|cmos_pclk0                                                  235.6 MHz     163.3 MHz     4.244         6.125         -0.941        inferred                                                                           Autoconstr_clkgroup_0
myproj_top|cmos_pclk2_derived_clock                                    0.1 MHz       0.1 MHz       9902.123      14290.522     19797.216     derived (from myproj_top|cmos_pclk0)                                               Autoconstr_clkgroup_0
pll_36m|clkout_inferred_clock                                          98.8 MHz      84.0 MHz      10.119        11.905        -1.786        inferred                                                                           Autoconstr_clkgroup_2
System                                                                 365.1 MHz     310.4 MHz     2.739         3.222         -0.483        system                                                                             system_clkgroup      
=====================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                               |    rise  to  rise       |    fall  to  fall       |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                           |  constraint  slack      |  constraint  slack      |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              System                                                           |  2.739       -0.483     |  No paths    -          |  No paths    -      |  No paths    -     
System                                                              myproj_top|cmos_pclk0                                            |  No paths    -          |  No paths    -          |  4.244       3.648  |  No paths    -     
System                                                              myproj_top|I_clk_50m                                             |  6.426       2.566      |  No paths    -          |  No paths    -      |  No paths    -     
System                                                              pll_36m|clkout_inferred_clock                                    |  10.119      6.177      |  No paths    -          |  No paths    -      |  No paths    -     
System                                                              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.284       3.106      |  No paths    -          |  No paths    -      |  No paths    -     
System                                                              myproj_top|cmos_pclk2_derived_clock                              |  9902.123    9901.527   |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|cmos_pclk0                                               System                                                           |  No paths    -          |  No paths    -          |  No paths    -      |  4.244       2.870 
myproj_top|cmos_pclk0                                               myproj_top|cmos_pclk0                                            |  No paths    -          |  4.244       -0.749     |  No paths    -      |  No paths    -     
myproj_top|cmos_pclk0                                               _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  No paths    -          |  No paths    -          |  No paths    -      |  Diff grp    -     
myproj_top|cmos_pclk0                                               myproj_top|cmos_pclk2_derived_clock                              |  No paths    -          |  No paths    -          |  No paths    -      |  2.122       -0.941
myproj_top|I_clk_50m                                                System                                                           |  6.426       -3.532     |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|I_clk_50m                                                myproj_top|I_clk_50m                                             |  6.426       -1.134     |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|I_clk_50m                                                pll_36m|clkout_inferred_clock                                    |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
pll_36m|clkout_inferred_clock                                       System                                                           |  10.119      0.358      |  No paths    -          |  No paths    -      |  No paths    -     
pll_36m|clkout_inferred_clock                                       myproj_top|I_clk_50m                                             |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
pll_36m|clkout_inferred_clock                                       pll_36m|clkout_inferred_clock                                    |  10.119      -1.786     |  10.119      9.280      |  No paths    -      |  5.060       4.221 
pll_36m|clkout_inferred_clock                                       _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     System                                                           |  7.284       5.191      |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     myproj_top|I_clk_50m                                             |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     pll_36m|clkout_inferred_clock                                    |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.284       -1.162     |  7.284       6.445      |  No paths    -      |  3.642       -0.236
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     _~psram_top_PSRAM_Memory_Interface_Top__|clk_x2p_inferred_clock  |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     myproj_top|cmos_pclk2_derived_clock                              |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|cmos_pclk2_derived_clock                                 System                                                           |  9902.123    9901.345   |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|cmos_pclk2_derived_clock                                 _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  Diff grp    -          |  No paths    -          |  No paths    -      |  No paths    -     
myproj_top|cmos_pclk2_derived_clock                                 myproj_top|cmos_pclk2_derived_clock                              |  9902.123    19797.216  |  9902.123    19803.407  |  No paths    -      |  No paths    -     
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]  _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.284       5.939      |  No paths    -          |  No paths    -      |  No paths    -     
_~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]  _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock  |  7.284       5.939      |  No paths    -          |  No paths    -      |  No paths    -     
====================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]
====================================



Ending Points with Worst Slack
******************************

                                                                                                 Starting                                                                                               Required          
Instance                                                                                         Reference                                                              Type     Pin     Net            Time         Slack
                                                                                                 Clock                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[0\]\.calib\[0\]     _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0]     DFFC     D       calib_6[0]     7.223        5.939
==========================================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[0].



====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]
====================================



Ending Points with Worst Slack
******************************

                                                                                                 Starting                                                                                                Required          
Instance                                                                                         Reference                                                              Type     Pin     Net             Time         Slack
                                                                                                 Clock                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\read_calibration\[1\]\.calib\[1\]     _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1]     DFFC     D       calib_16[1]     7.223        5.939
===========================================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top__|VALUE_1_derived_clock[1].



====================================
Detailed Report for Clock: _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                                                   Arrival           
Instance                                                                   Reference                                                           Type      Pin     Net                  Time        Slack 
                                                                           Clock                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     Q       init_calib           0.243       -1.162
vfb_top_inst.u_dma_bus_arbiter.current_state[1]                            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     Q       current_state[1]     0.243       -0.953
vfb_top_inst.u_dma_bus_arbiter.current_state[0]                            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     Q       current_state[0]     0.243       -0.932
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_end_o              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFPE     Q       dma_rd_end_o         0.243       -0.845
PSRAM_Memory_Interface_Top_inst.u_psram_top.rd_data_valid_d_Z              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       rd_data_valid_d      0.243       -0.817
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_end_o             _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFPE     Q       dma_wr_end_o         0.243       -0.758
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_req_o              _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     Q       dma_rd_req_o         0.243       -0.754
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.cmd_cnt[1]               _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       cmd_cnt[1]           0.243       -0.606
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.cmd_cnt[0]               _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       cmd_cnt[0]           0.243       -0.585
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.cmd_cnt[2]               _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      Q       cmd_cnt[2]           0.243       -0.498
========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                             Starting                                                                                                    Required           
Instance                                                                                                                     Reference                                                           Type      Pin     Net                   Time         Slack 
                                                                                                                             Clock                                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                                   _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       wfull_val_NE_i        7.223        -1.162
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[1\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[3\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       byte128_cnt_11[3]     7.223        -0.953
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[1\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[5\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       byte128_cnt_11[5]     7.223        -0.932
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[3\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       byte128_cnt_5[3]      7.223        -0.862
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[0\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       byte128_cnt_5[0]      7.223        -0.841
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\byte128cnt\.byte128_cnt\[5\]     _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFC      D       byte128_cnt_5[5]      7.223        -0.841
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Empty_Z                                _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFP      D       rempty_val_NE_i       7.223        -0.606
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\burst128\.rd_ptr\[0\]            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     CE      rd_ptre               7.223        -0.491
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\burst128\.rd_ptr\[1\]            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     CE      rd_ptre               7.223        -0.491
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_wd.\\data_lane_gen\[0\]\.u_psram_lane.\\burst128\.rd_ptr\[2\]            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock     DFFCE     CE      rd_ptre               7.223        -0.491
============================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.284
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                13
    Starting point:                          PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2 / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2                                       DFFCE     Q        Out     0.243     0.243       -         
init_calib                                                                                                   Net       -        -       0.901     -           75        
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      I0       In      -         1.144       -         
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      F        Out     0.549     1.693       -         
rd_data_valid                                                                                                Net       -        -       0.535     -           1         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      I1       In      -         2.228       -         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      F        Out     0.570     2.798       -         
dma0_rd_valid                                                                                                Net       -        -       0.535     -           7         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      I1       In      -         3.333       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      F        Out     0.570     3.903       -         
\\Small\.un1_WrEn                                                                                            Net       -        -       0.862     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       CIN      In      -         4.765       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       COUT     Out     0.035     4.800       -         
wbinnext_cry_0                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       CIN      In      -         4.800       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       COUT     Out     0.035     4.835       -         
wbinnext_cry_1                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       CIN      In      -         4.835       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       COUT     Out     0.035     4.870       -         
wbinnext_cry_2                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       CIN      In      -         4.870       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       COUT     Out     0.035     4.905       -         
wbinnext_cry_3                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       CIN      In      -         4.905       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       COUT     Out     0.035     4.940       -         
wbinnext_cry_4                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       CIN      In      -         4.940       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       COUT     Out     0.035     4.975       -         
wbinnext_cry_5                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       CIN      In      -         4.975       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       SUM      Out     0.470     5.445       -         
wbinnext[6]                                                                                                  Net       -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_6_i            LUT3      I1       In      -         5.980       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_6_i            LUT3      F        Out     0.570     6.550       -         
wfull_val_6                                                                                                  Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      I1       In      -         6.951       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      F        Out     0.570     7.521       -         
wfull_val_NE_7                                                                                               Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      I2       In      -         7.922       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      F        Out     0.462     8.384       -         
wfull_val_NE_i                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                   DFFC      D        In      -         8.384       -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.445 is 4.275(50.6%) logic and 4.170(49.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.284
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.328
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                12
    Starting point:                          PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2 / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2                                       DFFCE     Q        Out     0.243     0.243       -         
init_calib                                                                                                   Net       -        -       0.901     -           75        
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      I0       In      -         1.144       -         
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      F        Out     0.549     1.693       -         
rd_data_valid                                                                                                Net       -        -       0.535     -           1         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      I1       In      -         2.228       -         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      F        Out     0.570     2.798       -         
dma0_rd_valid                                                                                                Net       -        -       0.535     -           7         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      I1       In      -         3.333       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      F        Out     0.570     3.903       -         
\\Small\.un1_WrEn                                                                                            Net       -        -       0.862     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       CIN      In      -         4.765       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       COUT     Out     0.035     4.800       -         
wbinnext_cry_0                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       CIN      In      -         4.800       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       COUT     Out     0.035     4.835       -         
wbinnext_cry_1                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       CIN      In      -         4.835       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       COUT     Out     0.035     4.870       -         
wbinnext_cry_2                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       CIN      In      -         4.870       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       COUT     Out     0.035     4.905       -         
wbinnext_cry_3                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       CIN      In      -         4.905       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       COUT     Out     0.035     4.940       -         
wbinnext_cry_4                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       CIN      In      -         4.940       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       SUM      Out     0.470     5.410       -         
wbinnext[5]                                                                                                  Net       -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_5_i            LUT3      I1       In      -         5.945       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_5_i            LUT3      F        Out     0.570     6.515       -         
wfull_val_5                                                                                                  Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      I0       In      -         6.916       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      F        Out     0.549     7.465       -         
wfull_val_NE_7                                                                                               Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      I2       In      -         7.866       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      F        Out     0.462     8.328       -         
wfull_val_NE_i                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                   DFFC      D        In      -         8.328       -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.389 is 4.219(50.3%) logic and 4.170(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.284
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.089

    Number of logic level(s):                14
    Starting point:                          PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2 / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2                                       DFFCE     Q        Out     0.243     0.243       -         
init_calib                                                                                                   Net       -        -       0.901     -           75        
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      I0       In      -         1.144       -         
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      F        Out     0.549     1.693       -         
rd_data_valid                                                                                                Net       -        -       0.535     -           1         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      I1       In      -         2.228       -         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      F        Out     0.570     2.798       -         
dma0_rd_valid                                                                                                Net       -        -       0.535     -           7         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      I1       In      -         3.333       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      F        Out     0.570     3.903       -         
\\Small\.un1_WrEn                                                                                            Net       -        -       0.862     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       CIN      In      -         4.765       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       COUT     Out     0.035     4.800       -         
wbinnext_cry_0                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       CIN      In      -         4.800       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       COUT     Out     0.035     4.835       -         
wbinnext_cry_1                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       CIN      In      -         4.835       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       COUT     Out     0.035     4.870       -         
wbinnext_cry_2                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       CIN      In      -         4.870       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       COUT     Out     0.035     4.905       -         
wbinnext_cry_3                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       CIN      In      -         4.905       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       COUT     Out     0.035     4.940       -         
wbinnext_cry_4                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       CIN      In      -         4.940       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       COUT     Out     0.035     4.975       -         
wbinnext_cry_5                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       CIN      In      -         4.975       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       COUT     Out     0.035     5.010       -         
wbinnext_cry_6                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_7_0         ALU       CIN      In      -         5.010       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_7_0         ALU       SUM      Out     0.470     5.480       -         
wbinnext[7]                                                                                                  Net       -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_6_i            LUT3      I2       In      -         6.015       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_6_i            LUT3      F        Out     0.462     6.477       -         
wfull_val_6                                                                                                  Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      I1       In      -         6.878       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      F        Out     0.570     7.448       -         
wfull_val_NE_7                                                                                               Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      I2       In      -         7.849       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      F        Out     0.462     8.311       -         
wfull_val_NE_i                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                   DFFC      D        In      -         8.311       -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.372 is 4.202(50.2%) logic and 4.170(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.284
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.089

    Number of logic level(s):                14
    Starting point:                          PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2 / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2                                       DFFCE     Q        Out     0.243     0.243       -         
init_calib                                                                                                   Net       -        -       0.901     -           75        
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      I0       In      -         1.144       -         
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      F        Out     0.549     1.693       -         
rd_data_valid                                                                                                Net       -        -       0.535     -           1         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      I1       In      -         2.228       -         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      F        Out     0.570     2.798       -         
dma0_rd_valid                                                                                                Net       -        -       0.535     -           7         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      I1       In      -         3.333       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      F        Out     0.570     3.903       -         
\\Small\.un1_WrEn                                                                                            Net       -        -       0.862     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       CIN      In      -         4.765       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       COUT     Out     0.035     4.800       -         
wbinnext_cry_0                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       CIN      In      -         4.800       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       COUT     Out     0.035     4.835       -         
wbinnext_cry_1                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       CIN      In      -         4.835       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       COUT     Out     0.035     4.870       -         
wbinnext_cry_2                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       CIN      In      -         4.870       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       COUT     Out     0.035     4.905       -         
wbinnext_cry_3                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       CIN      In      -         4.905       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       COUT     Out     0.035     4.940       -         
wbinnext_cry_4                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       CIN      In      -         4.940       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       COUT     Out     0.035     4.975       -         
wbinnext_cry_5                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       CIN      In      -         4.975       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       COUT     Out     0.035     5.010       -         
wbinnext_cry_6                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_7_0         ALU       CIN      In      -         5.010       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_7_0         ALU       SUM      Out     0.470     5.480       -         
wbinnext[7]                                                                                                  Net       -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_7_i            LUT3      I1       In      -         6.015       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_7_i            LUT3      F        Out     0.570     6.585       -         
wfull_val_7                                                                                                  Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      I2       In      -         6.986       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      F        Out     0.462     7.448       -         
wfull_val_NE_7                                                                                               Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      I2       In      -         7.849       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      F        Out     0.462     8.311       -         
wfull_val_NE_i                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                   DFFC      D        In      -         8.311       -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.372 is 4.202(50.2%) logic and 4.170(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.284
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.033

    Number of logic level(s):                13
    Starting point:                          PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2 / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.init_calib_d2                                       DFFCE     Q        Out     0.243     0.243       -         
init_calib                                                                                                   Net       -        -       0.901     -           75        
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      I0       In      -         1.144       -         
PSRAM_Memory_Interface_Top_inst.u_psram_top.u_psram_init.\\un4_rd_data_valid\[0\]                            LUT2      F        Out     0.549     1.693       -         
rd_data_valid                                                                                                Net       -        -       0.535     -           1         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      I1       In      -         2.228       -         
vfb_top_inst.u_dma_bus_arbiter.dma0_rd_valid                                                                 LUT3      F        Out     0.570     2.798       -         
dma0_rd_valid                                                                                                Net       -        -       0.535     -           7         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      I1       In      -         3.333       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.\\Small\.un1_WrEn_cZ     LUT2      F        Out     0.570     3.903       -         
\\Small\.un1_WrEn                                                                                            Net       -        -       0.862     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       CIN      In      -         4.765       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_0_0         ALU       COUT     Out     0.035     4.800       -         
wbinnext_cry_0                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       CIN      In      -         4.800       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_1_0         ALU       COUT     Out     0.035     4.835       -         
wbinnext_cry_1                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       CIN      In      -         4.835       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_2_0         ALU       COUT     Out     0.035     4.870       -         
wbinnext_cry_2                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       CIN      In      -         4.870       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_3_0         ALU       COUT     Out     0.035     4.905       -         
wbinnext_cry_3                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       CIN      In      -         4.905       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_4_0         ALU       COUT     Out     0.035     4.940       -         
wbinnext_cry_4                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       CIN      In      -         4.940       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_5_0         ALU       COUT     Out     0.035     4.975       -         
wbinnext_cry_5                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       CIN      In      -         4.975       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wbinnext_cry_6_0         ALU       SUM      Out     0.470     5.445       -         
wbinnext[6]                                                                                                  Net       -        -       0.535     -           5         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_5_i            LUT3      I2       In      -         5.980       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_5_i            LUT3      F        Out     0.462     6.442       -         
wfull_val_5                                                                                                  Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      I0       In      -         6.843       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_7_cZ        LUT4      F        Out     0.549     7.392       -         
wfull_val_NE_7                                                                                               Net       -        -       0.401     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      I2       In      -         7.793       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.wfull_val_NE_i_cZ        LUT4      F        Out     0.462     8.255       -         
wfull_val_NE_i                                                                                               Net       -        -       0.000     -           1         
vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.fifo_dma_read_64_32_inst.fifo_inst.Full_Z                   DFFC      D        In      -         8.255       -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.316 is 4.146(49.9%) logic and 4.170(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: myproj_top|I_clk_50m
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                      Arrival           
Instance                                 Reference                Type      Pin     Net                Time        Slack 
                                         Clock                                                                           
-------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                           myproj_top|I_clk_50m     DFFCE     Q       sw[0]              0.243       -3.532
pwm_out2_u0.pwm_cnt[1]                   myproj_top|I_clk_50m     DFFPE     Q       pwm_cnt[1]         0.243       -1.134
pwm_out2_u0.pwm_cnt[0]                   myproj_top|I_clk_50m     DFFCE     Q       pwm_cnt[0]         0.243       -1.113
pwm_out2_u0.pwm_cnt[4]                   myproj_top|I_clk_50m     DFFCE     Q       pwm_cnt[4]         0.243       -1.022
pwm_out2_u0.pwm_cnt[5]                   myproj_top|I_clk_50m     DFFCE     Q       pwm_cnt[5]         0.243       -0.863
pwm_out2_u0.pwm_cnt[6]                   myproj_top|I_clk_50m     DFFCE     Q       pwm_cnt[6]         0.243       -0.828
pwm_out2_u0.pwm_cnt[2]                   myproj_top|I_clk_50m     DFFCE     Q       pwm_cnt[2]         0.243       -0.656
inst0.u_I2C_Controller.sd_counter[2]     myproj_top|I_clk_50m     DFFCE     Q       un19lto2           0.243       -0.653
inst0.i2c_data_ret_2                     myproj_top|I_clk_50m     DFFE      Q       i2c_data_ret_2     0.243       -0.626
pwm_out2_u0.pwm_cnt[3]                   myproj_top|I_clk_50m     DFFPE     Q       pwm_cnt[3]         0.243       -0.621
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                                                    Required           
Instance                                                                            Reference                Type        Pin      Net                           Time         Slack 
                                                                                    Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[7]     un1_pre_img_9_s_7_0_SUM       6.426        -3.532
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[6]     un1_pre_img_9_cry_6_0_SUM     6.426        -3.497
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[5]     un1_pre_img_9_cry_5_0_SUM     6.426        -3.462
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[4]     un1_pre_img_9_cry_4_0_SUM     6.426        -3.427
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[3]     un1_pre_img_9_cry_3_0_SUM     6.426        -3.392
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[2]     un1_pre_img_9_cry_2_0_SUM     6.426        -2.922
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]               myproj_top|I_clk_50m     MULT9X9     A[1]     un1_pre_img_9_cry_1_0_SUM     6.426        -1.913
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un4_s_dividend_preadd_mulonly_0[15:0]     myproj_top|I_clk_50m     MULT9X9     A[7]     un5_h_divisor_s_7_0_SUM       6.426        -1.566
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un4_s_dividend_preadd_mulonly_0[15:0]     myproj_top|I_clk_50m     MULT9X9     A[6]     un5_h_divisor_cry_6_0_SUM     6.426        -1.531
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un4_s_dividend_preadd_mulonly_0[15:0]     myproj_top|I_clk_50m     MULT9X9     A[5]     un5_h_divisor_cry_5_0_SUM     6.426        -1.496
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.426
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.426

    - Propagation time:                      9.958
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.532

    Number of logic level(s):                19
    Starting point:                          ir_to_sw.sw[0] / Q
    Ending point:                            img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4] / A[7]
    The start point is clocked by            myproj_top|I_clk_50m [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                                                              DFFCE       Q        Out     0.243     0.243       -         
sw[0]                                                                       Net         -        -       0.840     -           53        
img_processor_u0.post_imgdata0[5]                                           LUT3        I2       In      -         1.083       -         
img_processor_u0.post_imgdata0[5]                                           LUT3        F        Out     0.462     1.545       -         
post_imgdata0[5]                                                            Net         -        -       0.596     -           15        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         I1       In      -         2.141       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         COUT     Out     0.570     2.711       -         
un1_pre_img_2_cry_0                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         CIN      In      -         2.711       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         COUT     Out     0.035     2.746       -         
un1_pre_img_2_cry_1                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         CIN      In      -         2.746       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         COUT     Out     0.035     2.781       -         
un1_pre_img_2_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         CIN      In      -         2.781       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         COUT     Out     0.035     2.816       -         
un1_pre_img_2_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         CIN      In      -         2.816       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         COUT     Out     0.035     2.851       -         
un1_pre_img_2_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         CIN      In      -         2.851       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         COUT     Out     0.035     2.886       -         
un1_pre_img_2_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         CIN      In      -         2.886       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         COUT     Out     0.035     2.921       -         
un1_pre_img_2_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         CIN      In      -         2.921       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         COUT     Out     0.035     2.956       -         
un1_pre_img_2_cry_7                                                         Net         -        -       0.961     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        I1       In      -         3.917       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        F        Out     0.570     4.487       -         
min_sn_N_3                                                                  Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        I1       In      -         5.083       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        F        Out     0.570     5.653       -         
min[2]                                                                      Net         -        -       0.535     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        I1       In      -         6.188       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        F        Out     0.570     6.758       -         
un1_pre_img_9_axb_2                                                         Net         -        -       0.401     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        I1       In      -         7.159       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        F        Out     0.570     7.729       -         
un1_pre_img_9_cry_2_0_RNO                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         I0       In      -         8.264       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         COUT     Out     0.549     8.813       -         
un1_pre_img_9_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         CIN      In      -         8.813       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         COUT     Out     0.035     8.848       -         
un1_pre_img_9_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         CIN      In      -         8.848       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         COUT     Out     0.035     8.883       -         
un1_pre_img_9_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         CIN      In      -         8.883       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         COUT     Out     0.035     8.918       -         
un1_pre_img_9_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         CIN      In      -         8.918       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         COUT     Out     0.035     8.953       -         
un1_pre_img_9_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         CIN      In      -         8.953       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         SUM      Out     0.470     9.423       -         
un1_pre_img_9_s_7_0_SUM                                                     Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]       MULT9X9     A[7]     In      -         9.958       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.958 is 4.959(49.8%) logic and 4.999(50.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.426
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.426

    - Propagation time:                      9.923
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.497

    Number of logic level(s):                18
    Starting point:                          ir_to_sw.sw[0] / Q
    Ending point:                            img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4] / A[7]
    The start point is clocked by            myproj_top|I_clk_50m [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                                                              DFFCE       Q        Out     0.243     0.243       -         
sw[0]                                                                       Net         -        -       0.840     -           53        
img_processor_u0.post_imgdata0[6]                                           LUT3        I2       In      -         1.083       -         
img_processor_u0.post_imgdata0[6]                                           LUT3        F        Out     0.462     1.545       -         
post_imgdata0[6]                                                            Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         I1       In      -         2.141       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         COUT     Out     0.570     2.711       -         
un1_pre_img_2_cry_1                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         CIN      In      -         2.711       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         COUT     Out     0.035     2.746       -         
un1_pre_img_2_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         CIN      In      -         2.746       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         COUT     Out     0.035     2.781       -         
un1_pre_img_2_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         CIN      In      -         2.781       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         COUT     Out     0.035     2.816       -         
un1_pre_img_2_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         CIN      In      -         2.816       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         COUT     Out     0.035     2.851       -         
un1_pre_img_2_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         CIN      In      -         2.851       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         COUT     Out     0.035     2.886       -         
un1_pre_img_2_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         CIN      In      -         2.886       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         COUT     Out     0.035     2.921       -         
un1_pre_img_2_cry_7                                                         Net         -        -       0.961     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        I1       In      -         3.882       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        F        Out     0.570     4.452       -         
min_sn_N_3                                                                  Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        I1       In      -         5.048       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        F        Out     0.570     5.618       -         
min[2]                                                                      Net         -        -       0.535     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        I1       In      -         6.153       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        F        Out     0.570     6.723       -         
un1_pre_img_9_axb_2                                                         Net         -        -       0.401     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        I1       In      -         7.124       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        F        Out     0.570     7.694       -         
un1_pre_img_9_cry_2_0_RNO                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         I0       In      -         8.229       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         COUT     Out     0.549     8.778       -         
un1_pre_img_9_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         CIN      In      -         8.778       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         COUT     Out     0.035     8.813       -         
un1_pre_img_9_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         CIN      In      -         8.813       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         COUT     Out     0.035     8.848       -         
un1_pre_img_9_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         CIN      In      -         8.848       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         COUT     Out     0.035     8.883       -         
un1_pre_img_9_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         CIN      In      -         8.883       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         COUT     Out     0.035     8.918       -         
un1_pre_img_9_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         CIN      In      -         8.918       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         SUM      Out     0.470     9.388       -         
un1_pre_img_9_s_7_0_SUM                                                     Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]       MULT9X9     A[7]     In      -         9.923       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.923 is 4.924(49.6%) logic and 4.999(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.426
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.426

    - Propagation time:                      9.923
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.497

    Number of logic level(s):                18
    Starting point:                          ir_to_sw.sw[0] / Q
    Ending point:                            img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4] / A[7]
    The start point is clocked by            myproj_top|I_clk_50m [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                                                              DFFCE       Q        Out     0.243     0.243       -         
sw[0]                                                                       Net         -        -       0.840     -           53        
img_processor_u0.post_imgdata0[5]                                           LUT3        I2       In      -         1.083       -         
img_processor_u0.post_imgdata0[5]                                           LUT3        F        Out     0.462     1.545       -         
post_imgdata0[5]                                                            Net         -        -       0.596     -           15        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         I1       In      -         2.141       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         COUT     Out     0.570     2.711       -         
un1_pre_img_2_cry_0                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         CIN      In      -         2.711       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         COUT     Out     0.035     2.746       -         
un1_pre_img_2_cry_1                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         CIN      In      -         2.746       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         COUT     Out     0.035     2.781       -         
un1_pre_img_2_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         CIN      In      -         2.781       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         COUT     Out     0.035     2.816       -         
un1_pre_img_2_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         CIN      In      -         2.816       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         COUT     Out     0.035     2.851       -         
un1_pre_img_2_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         CIN      In      -         2.851       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         COUT     Out     0.035     2.886       -         
un1_pre_img_2_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         CIN      In      -         2.886       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         COUT     Out     0.035     2.921       -         
un1_pre_img_2_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         CIN      In      -         2.921       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         COUT     Out     0.035     2.956       -         
un1_pre_img_2_cry_7                                                         Net         -        -       0.961     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        I1       In      -         3.917       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        F        Out     0.570     4.487       -         
min_sn_N_3                                                                  Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[3]                            LUT3        I1       In      -         5.083       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[3]                            LUT3        F        Out     0.570     5.653       -         
min[3]                                                                      Net         -        -       0.535     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_3               LUT4        I1       In      -         6.188       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_3               LUT4        F        Out     0.570     6.758       -         
un1_pre_img_9_axb_3                                                         Net         -        -       0.401     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0_RNO         LUT2        I1       In      -         7.159       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0_RNO         LUT2        F        Out     0.570     7.729       -         
un1_pre_img_9_cry_3_0_RNO                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         I0       In      -         8.264       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         COUT     Out     0.549     8.813       -         
un1_pre_img_9_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         CIN      In      -         8.813       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         COUT     Out     0.035     8.848       -         
un1_pre_img_9_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         CIN      In      -         8.848       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         COUT     Out     0.035     8.883       -         
un1_pre_img_9_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         CIN      In      -         8.883       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         COUT     Out     0.035     8.918       -         
un1_pre_img_9_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         CIN      In      -         8.918       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         SUM      Out     0.470     9.388       -         
un1_pre_img_9_s_7_0_SUM                                                     Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]       MULT9X9     A[7]     In      -         9.923       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.923 is 4.924(49.6%) logic and 4.999(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.426
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.426

    - Propagation time:                      9.923
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.497

    Number of logic level(s):                18
    Starting point:                          ir_to_sw.sw[0] / Q
    Ending point:                            img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4] / A[6]
    The start point is clocked by            myproj_top|I_clk_50m [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                                                              DFFCE       Q        Out     0.243     0.243       -         
sw[0]                                                                       Net         -        -       0.840     -           53        
img_processor_u0.post_imgdata0[5]                                           LUT3        I2       In      -         1.083       -         
img_processor_u0.post_imgdata0[5]                                           LUT3        F        Out     0.462     1.545       -         
post_imgdata0[5]                                                            Net         -        -       0.596     -           15        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         I1       In      -         2.141       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_0_0             ALU         COUT     Out     0.570     2.711       -         
un1_pre_img_2_cry_0                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         CIN      In      -         2.711       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_1_0             ALU         COUT     Out     0.035     2.746       -         
un1_pre_img_2_cry_1                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         CIN      In      -         2.746       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         COUT     Out     0.035     2.781       -         
un1_pre_img_2_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         CIN      In      -         2.781       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         COUT     Out     0.035     2.816       -         
un1_pre_img_2_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         CIN      In      -         2.816       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         COUT     Out     0.035     2.851       -         
un1_pre_img_2_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         CIN      In      -         2.851       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         COUT     Out     0.035     2.886       -         
un1_pre_img_2_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         CIN      In      -         2.886       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         COUT     Out     0.035     2.921       -         
un1_pre_img_2_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         CIN      In      -         2.921       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         COUT     Out     0.035     2.956       -         
un1_pre_img_2_cry_7                                                         Net         -        -       0.961     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        I1       In      -         3.917       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        F        Out     0.570     4.487       -         
min_sn_N_3                                                                  Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        I1       In      -         5.083       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        F        Out     0.570     5.653       -         
min[2]                                                                      Net         -        -       0.535     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        I1       In      -         6.188       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        F        Out     0.570     6.758       -         
un1_pre_img_9_axb_2                                                         Net         -        -       0.401     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        I1       In      -         7.159       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        F        Out     0.570     7.729       -         
un1_pre_img_9_cry_2_0_RNO                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         I0       In      -         8.264       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         COUT     Out     0.549     8.813       -         
un1_pre_img_9_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         CIN      In      -         8.813       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         COUT     Out     0.035     8.848       -         
un1_pre_img_9_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         CIN      In      -         8.848       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         COUT     Out     0.035     8.883       -         
un1_pre_img_9_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         CIN      In      -         8.883       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         COUT     Out     0.035     8.918       -         
un1_pre_img_9_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         CIN      In      -         8.918       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         SUM      Out     0.470     9.388       -         
un1_pre_img_9_cry_6_0_SUM                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]       MULT9X9     A[6]     In      -         9.923       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.923 is 4.924(49.6%) logic and 4.999(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.426
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.426

    - Propagation time:                      9.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.462

    Number of logic level(s):                17
    Starting point:                          ir_to_sw.sw[0] / Q
    Ending point:                            img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4] / A[7]
    The start point is clocked by            myproj_top|I_clk_50m [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ir_to_sw.sw[0]                                                              DFFCE       Q        Out     0.243     0.243       -         
sw[0]                                                                       Net         -        -       0.840     -           53        
img_processor_u0.post_imgdata0[5]                                           LUT3        I2       In      -         1.083       -         
img_processor_u0.post_imgdata0[5]                                           LUT3        F        Out     0.462     1.545       -         
post_imgdata0[5]                                                            Net         -        -       0.596     -           15        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         I1       In      -         2.141       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_2_0             ALU         COUT     Out     0.570     2.711       -         
un1_pre_img_2_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         CIN      In      -         2.711       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_3_0             ALU         COUT     Out     0.035     2.746       -         
un1_pre_img_2_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         CIN      In      -         2.746       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_4_0             ALU         COUT     Out     0.035     2.781       -         
un1_pre_img_2_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         CIN      In      -         2.781       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_5_0             ALU         COUT     Out     0.035     2.816       -         
un1_pre_img_2_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         CIN      In      -         2.816       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_6_0             ALU         COUT     Out     0.035     2.851       -         
un1_pre_img_2_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         CIN      In      -         2.851       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0             ALU         COUT     Out     0.035     2.886       -         
un1_pre_img_2_cry_7                                                         Net         -        -       0.961     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        I1       In      -         3.847       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_2_cry_7_0_RNIFE6J     LUT2        F        Out     0.570     4.417       -         
min_sn_N_3                                                                  Net         -        -       0.596     -           14        
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        I1       In      -         5.013       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.min[2]                            LUT3        F        Out     0.570     5.583       -         
min[2]                                                                      Net         -        -       0.535     -           3         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        I1       In      -         6.118       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_axb_2               LUT4        F        Out     0.570     6.688       -         
un1_pre_img_9_axb_2                                                         Net         -        -       0.401     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        I1       In      -         7.089       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0_RNO         LUT2        F        Out     0.570     7.659       -         
un1_pre_img_9_cry_2_0_RNO                                                   Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         I0       In      -         8.194       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_2_0             ALU         COUT     Out     0.549     8.743       -         
un1_pre_img_9_cry_2                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         CIN      In      -         8.743       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_3_0             ALU         COUT     Out     0.035     8.778       -         
un1_pre_img_9_cry_3                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         CIN      In      -         8.778       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_4_0             ALU         COUT     Out     0.035     8.813       -         
un1_pre_img_9_cry_4                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         CIN      In      -         8.813       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_5_0             ALU         COUT     Out     0.035     8.848       -         
un1_pre_img_9_cry_5                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         CIN      In      -         8.848       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_cry_6_0             ALU         COUT     Out     0.035     8.883       -         
un1_pre_img_9_cry_6                                                         Net         -        -       0.000     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         CIN      In      -         8.883       -         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un1_pre_img_9_s_7_0               ALU         SUM      Out     0.470     9.353       -         
un1_pre_img_9_s_7_0_SUM                                                     Net         -        -       0.535     -           1         
img_processor_u0.hist_v_u0.rgb2hsv_top_u0.un10_preadd_mulonly_0[15:4]       MULT9X9     A[7]     In      -         9.888       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.888 is 4.889(49.4%) logic and 4.999(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: myproj_top|cmos_pclk0
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                          Arrival           
Instance                                    Reference                 Type       Pin     Net                  Time        Slack 
                                            Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag      myproj_top|cmos_pclk0     DFFNCE     Q       frame_sync_flag      0.243       -0.941
CMOS_Capture_RGB565_u0.cmos_vsync_r[1]      myproj_top|cmos_pclk0     DFFNC      Q       cmos_vsync_r[1]      0.243       -0.859
CMOS_Capture_RGB565_u0.cmos_vsync_r[0]      myproj_top|cmos_pclk0     DFFNC      Q       cmos_vsync_r[0]      0.243       -0.728
CMOS_Capture_RGB565_u0.cmos_href_r[1]       myproj_top|cmos_pclk0     DFFNC      Q       cmos_href_r[1]       0.243       -0.432
CMOS_Capture_RGB565_u0.cmos_frame_clken     myproj_top|cmos_pclk0     DFFN       Q       cmos_frame_clken     0.243       -0.284
CMOS_Capture_RGB565_u0.vcnt[10]             myproj_top|cmos_pclk0     DFFNCE     Q       vcnt[10]             0.243       0.159 
CMOS_Capture_RGB565_u0.hcnt[11]             myproj_top|cmos_pclk0     DFFNC      Q       hcnt[11]             0.243       0.179 
CMOS_Capture_RGB565_u0.cmos_href_r[0]       myproj_top|cmos_pclk0     DFFNC      Q       hcnt                 0.243       0.356 
CMOS_Capture_RGB565_u0.hcnt[0]              myproj_top|cmos_pclk0     DFFNC      Q       hcnt[0]              0.243       0.396 
CMOS_Capture_RGB565_u0.vcnt[0]              myproj_top|cmos_pclk0     DFFNCE     Q       vcnt[0]              0.243       0.396 
================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                              Required           
Instance                                                                     Reference                 Type       Pin     Net                      Time         Slack 
                                                                             Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[0]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[1]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[2]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[3]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[4]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[5]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[6]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[7]     myproj_top|cmos_pclk0     DFFCE      CE      video_de_allian_cnte     2.061        -0.941
CMOS_Capture_RGB565_u0.vcnt[11]                                              myproj_top|cmos_pclk0     DFFNCE     D       vcnt_s[11]               4.183        -0.749
CMOS_Capture_RGB565_u0.vcnt[10]                                              myproj_top|cmos_pclk0     DFFNCE     D       vcnt_s[10]               4.183        -0.714
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.122
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.061

    - Propagation time:                      3.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                2
    Starting point:                          CMOS_Capture_RGB565_u0.frame_sync_flag / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[0] / CE
    The start point is clocked by            myproj_top|cmos_pclk0 [falling] on pin CLK
    The end   point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag                                       DFFNCE     Q        Out     0.243     0.243       -         
frame_sync_flag                                                              Net        -        -       0.596     -           19        
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       I1       In      -         0.839       -         
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       F        Out     0.570     1.409       -         
cmos_frame_vsync                                                             Net        -        -       0.596     -           14        
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       I2       In      -         2.005       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       F        Out     0.462     2.467       -         
video_de_allian_cnte                                                         Net        -        -       0.535     -           8         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[0]     DFFCE      CE       In      -         3.002       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.063 is 1.336(43.6%) logic and 1.727(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.122
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.061

    - Propagation time:                      3.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                2
    Starting point:                          CMOS_Capture_RGB565_u0.frame_sync_flag / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[1] / CE
    The start point is clocked by            myproj_top|cmos_pclk0 [falling] on pin CLK
    The end   point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag                                       DFFNCE     Q        Out     0.243     0.243       -         
frame_sync_flag                                                              Net        -        -       0.596     -           19        
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       I1       In      -         0.839       -         
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       F        Out     0.570     1.409       -         
cmos_frame_vsync                                                             Net        -        -       0.596     -           14        
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       I2       In      -         2.005       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       F        Out     0.462     2.467       -         
video_de_allian_cnte                                                         Net        -        -       0.535     -           8         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[1]     DFFCE      CE       In      -         3.002       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.063 is 1.336(43.6%) logic and 1.727(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.122
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.061

    - Propagation time:                      3.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                2
    Starting point:                          CMOS_Capture_RGB565_u0.frame_sync_flag / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[2] / CE
    The start point is clocked by            myproj_top|cmos_pclk0 [falling] on pin CLK
    The end   point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag                                       DFFNCE     Q        Out     0.243     0.243       -         
frame_sync_flag                                                              Net        -        -       0.596     -           19        
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       I1       In      -         0.839       -         
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       F        Out     0.570     1.409       -         
cmos_frame_vsync                                                             Net        -        -       0.596     -           14        
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       I2       In      -         2.005       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       F        Out     0.462     2.467       -         
video_de_allian_cnte                                                         Net        -        -       0.535     -           8         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[2]     DFFCE      CE       In      -         3.002       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.063 is 1.336(43.6%) logic and 1.727(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.122
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.061

    - Propagation time:                      3.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                2
    Starting point:                          CMOS_Capture_RGB565_u0.frame_sync_flag / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[3] / CE
    The start point is clocked by            myproj_top|cmos_pclk0 [falling] on pin CLK
    The end   point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag                                       DFFNCE     Q        Out     0.243     0.243       -         
frame_sync_flag                                                              Net        -        -       0.596     -           19        
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       I1       In      -         0.839       -         
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       F        Out     0.570     1.409       -         
cmos_frame_vsync                                                             Net        -        -       0.596     -           14        
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       I2       In      -         2.005       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       F        Out     0.462     2.467       -         
video_de_allian_cnte                                                         Net        -        -       0.535     -           8         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[3]     DFFCE      CE       In      -         3.002       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.063 is 1.336(43.6%) logic and 1.727(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.122
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.061

    - Propagation time:                      3.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                2
    Starting point:                          CMOS_Capture_RGB565_u0.frame_sync_flag / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[4] / CE
    The start point is clocked by            myproj_top|cmos_pclk0 [falling] on pin CLK
    The end   point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
CMOS_Capture_RGB565_u0.frame_sync_flag                                       DFFNCE     Q        Out     0.243     0.243       -         
frame_sync_flag                                                              Net        -        -       0.596     -           19        
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       I1       In      -         0.839       -         
CMOS_Capture_RGB565_u0.cmos_frame_vsync                                      LUT2       F        Out     0.570     1.409       -         
cmos_frame_vsync                                                             Net        -        -       0.596     -           14        
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       I2       In      -         2.005       -         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cntlde     LUT3       F        Out     0.462     2.467       -         
video_de_allian_cnte                                                         Net        -        -       0.535     -           8         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[4]     DFFCE      CE       In      -         3.002       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.063 is 1.336(43.6%) logic and 1.727(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: myproj_top|cmos_pclk2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                             Starting                                                                             Arrival              
Instance                                                                                                     Reference                               Type      Pin     Net                        Time        Slack    
                                                                                                             Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_Z                 myproj_top|cmos_pclk2_derived_clock     DFFC      Q       Fullz                      0.243       9901.345 
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt[7]                                     myproj_top|cmos_pclk2_derived_clock     DFFCE     Q       video_de_allian_cnt[7]     0.243       9901.345 
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.u_dma_16b_32b.dma_we_32b                                   myproj_top|cmos_pclk2_derived_clock     DFFC      Q       fifo_wr_we_32b             0.243       19797.216
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.u_dma_16b_32b.dma_de_32b                                   myproj_top|cmos_pclk2_derived_clock     DFFC      Q       fifo_wr_de_32b             0.243       19797.237
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[0\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[0]             0.243       19799.239
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[1\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[1]             0.243       19799.274
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[2\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[2]             0.243       19799.309
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[3\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[3]             0.243       19799.344
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[4\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[4]             0.243       19799.379
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wbin_Z\[5\]     myproj_top|cmos_pclk2_derived_clock     DFFC      Q       \\Big\.wbin[5]             0.243       19799.414
=======================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                             Starting                                                                            Required               
Instance                                                                                                     Reference                               Type     Pin     Net                        Time          Slack    
                                                                                                             Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_RNIJKO            myproj_top|cmos_pclk2_derived_clock     INV      I       Fullz                      9902.123      9901.345 
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_de_allian_cnt_i[7]                                   myproj_top|cmos_pclk2_derived_clock     INV      I       video_de_allian_cnt[7]     9902.123      9901.345 
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_Z                 myproj_top|cmos_pclk2_derived_clock     DFFC     D       wfull_val_NE_i             19804.185     19797.216
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[9\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[9]               19804.185     19798.910
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[8\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[8]               19804.185     19798.945
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[7\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[7]               19804.185     19798.980
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[6\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[6]               19804.185     19799.015
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[5\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[5]               19804.185     19799.050
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[4\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[4]               19804.185     19799.085
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.\\Big\.wptr_Z\[3\]     myproj_top|cmos_pclk2_derived_clock     DFFC     D       wgraynext[3]               19804.185     19799.120
========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9902.123
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9902.123

    - Propagation time:                      0.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9901.345

    Number of logic level(s):                0
    Starting point:                          vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_Z / Q
    Ending point:                            vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_RNIJKO / I
    The start point is clocked by            myproj_top|cmos_pclk2_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_Z          DFFC     Q        Out     0.243     0.243       -         
Fullz                                                                                                 Net      -        -       0.535     -           2         
vfb_top_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_32_64_inst.fifo_inst.Full_RNIJKO     INV      I        In      -         0.778       -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 0.778 is 0.243(31.2%) logic and 0.535(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_36m|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                               Arrival           
Instance                                                     Reference                         Type      Pin     Net                Time        Slack 
                                                             Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p31[1]      0.243       -1.786
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p31[0]      0.243       -1.704
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[0]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p35[0]      0.243       -1.617
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[2]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p35[2]      0.243       -1.587
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[7]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p31[7]      0.243       -1.534
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[6]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p31[6]      0.243       -1.513
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p35[7]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p35[7]      0.243       -1.487
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[2]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p31[2]      0.243       -1.474
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p25[0]      pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p25[0]      0.243       -1.430
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p45[11]     pll_36m|clkout_inferred_clock     DFFCE     Q       matrix_p45[11]     0.243       -1.430
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                   Required           
Instance                                          Reference                         Type     Pin     Net                                     Time         Slack 
                                                  Clock                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.l3_b[13]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_b_0_cry_11_0_SUM         10.058       -1.786
img_processor_u0.gauss_filter_5_5_u0.l3_b[14]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_b_0_cry_11               10.058       -1.777
img_processor_u0.gauss_filter_5_5_u0.l3_b[12]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_b_0_cry_10_0_SUM         10.058       -1.751
img_processor_u0.gauss_filter_5_5_u0.l3_g[13]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_g_0_cry_11_0_SUM         10.058       -1.534
img_processor_u0.gauss_filter_5_5_u0.l3_g[14]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_g_0_cry_11               10.058       -1.525
img_processor_u0.gauss_filter_5_5_u0.l3_g[12]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_g_0_cry_10_0_SUM         10.058       -1.499
img_processor_u0.gauss_filter_5_5_u0.l3_g[11]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w35_g_0_cry_9_0_SUM          10.058       -1.464
img_processor_u0.gauss_filter_5_5_u0.l2_b[13]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w24_b_0_0_0_cry_13_0_SUM     10.058       -1.430
img_processor_u0.gauss_filter_5_5_u0.l4_r[13]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w44_r_0_0_0_cry_13_0_SUM     10.058       -1.430
img_processor_u0.gauss_filter_5_5_u0.l2_b[14]     pll_36m|clkout_inferred_clock     DFFC     D       un1_matrix_w24_b_0_0_0_cry_13           10.058       -1.421
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.119
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.058

    - Propagation time:                      11.844
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.786

    Number of logic level(s):                14
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.l3_b[13] / D
    The start point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1]                  DFFCE     Q        Out     0.243     0.243       -         
matrix_p31[1]                                                            Net       -        -       0.596     -           12        
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      I1       In      -         0.839       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      F        Out     0.570     1.409       -         
un1_matrix_w35_b_0_6_15_0_a0                                             Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      I0       In      -         1.944       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      F        Out     0.549     2.493       -         
un1_matrix_w35_b_0_6_3_2                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      I2       In      -         2.894       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      F        Out     0.462     3.356       -         
un1_matrix_w35_b_0_6_3                                                   Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      I0       In      -         3.891       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      F        Out     0.549     4.440       -         
un1_matrix_w35_b_0_6_20                                                  Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      I0       In      -         4.841       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      F        Out     0.549     5.390       -         
un1_matrix_w35_b_0_6_axb_7_lofx                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       I0       In      -         5.925       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       COUT     Out     0.549     6.474       -         
un1_matrix_w35_b_0_6_cry_7                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       CIN      In      -         6.474       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       COUT     Out     0.035     6.509       -         
un1_matrix_w35_b_0_6_cry_8                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       CIN      In      -         6.509       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       SUM      Out     0.470     6.979       -         
un1_matrix_w35_b_0_6[10]                                                 Net       -        -       0.535     -           3         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      I2       In      -         7.514       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      F        Out     0.462     7.976       -         
un1_matrix_w35_b_0_axb_9_1                                               Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      I3       In      -         8.378       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      F        Out     0.371     8.749       -         
un1_matrix_w35_b_0_axb_9                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      I1       In      -         9.150       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      F        Out     0.570     9.720       -         
un1_matrix_w35_b_0_cry_9_0_RNO                                           Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       I0       In      -         10.255      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       COUT     Out     0.549     10.804      -         
un1_matrix_w35_b_0_cry_9                                                 Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       CIN      In      -         10.804      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       COUT     Out     0.035     10.839      -         
un1_matrix_w35_b_0_cry_10                                                Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       CIN      In      -         10.839      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       SUM      Out     0.470     11.309      -         
un1_matrix_w35_b_0_cry_11_0_SUM                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.l3_b[13]                            DFFC      D        In      -         11.844      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 11.905 is 6.494(54.5%) logic and 5.411(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.119
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.058

    - Propagation time:                      11.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.777

    Number of logic level(s):                14
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.l3_b[14] / D
    The start point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1]                  DFFCE     Q        Out     0.243     0.243       -         
matrix_p31[1]                                                            Net       -        -       0.596     -           12        
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      I1       In      -         0.839       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      F        Out     0.570     1.409       -         
un1_matrix_w35_b_0_6_15_0_a0                                             Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      I0       In      -         1.944       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      F        Out     0.549     2.493       -         
un1_matrix_w35_b_0_6_3_2                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      I2       In      -         2.894       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      F        Out     0.462     3.356       -         
un1_matrix_w35_b_0_6_3                                                   Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      I0       In      -         3.891       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      F        Out     0.549     4.440       -         
un1_matrix_w35_b_0_6_20                                                  Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      I0       In      -         4.841       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      F        Out     0.549     5.390       -         
un1_matrix_w35_b_0_6_axb_7_lofx                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       I0       In      -         5.925       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       COUT     Out     0.549     6.474       -         
un1_matrix_w35_b_0_6_cry_7                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       CIN      In      -         6.474       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       COUT     Out     0.035     6.509       -         
un1_matrix_w35_b_0_6_cry_8                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       CIN      In      -         6.509       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       SUM      Out     0.470     6.979       -         
un1_matrix_w35_b_0_6[10]                                                 Net       -        -       0.535     -           3         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      I2       In      -         7.514       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      F        Out     0.462     7.976       -         
un1_matrix_w35_b_0_axb_9_1                                               Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      I3       In      -         8.378       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      F        Out     0.371     8.749       -         
un1_matrix_w35_b_0_axb_9                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      I1       In      -         9.150       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      F        Out     0.570     9.720       -         
un1_matrix_w35_b_0_cry_9_0_RNO                                           Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       I0       In      -         10.255      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       COUT     Out     0.549     10.804      -         
un1_matrix_w35_b_0_cry_9                                                 Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       CIN      In      -         10.804      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       COUT     Out     0.035     10.839      -         
un1_matrix_w35_b_0_cry_10                                                Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       CIN      In      -         10.839      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       COUT     Out     0.035     10.874      -         
un1_matrix_w35_b_0_cry_11                                                Net       -        -       0.961     -           1         
img_processor_u0.gauss_filter_5_5_u0.l3_b[14]                            DFFC      D        In      -         11.835      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 11.896 is 6.059(50.9%) logic and 5.837(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.119
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.058

    - Propagation time:                      11.809
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                13
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.l3_b[12] / D
    The start point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[1]                  DFFCE     Q        Out     0.243     0.243       -         
matrix_p31[1]                                                            Net       -        -       0.596     -           12        
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      I1       In      -         0.839       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      F        Out     0.570     1.409       -         
un1_matrix_w35_b_0_6_15_0_a0                                             Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      I0       In      -         1.944       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      F        Out     0.549     2.493       -         
un1_matrix_w35_b_0_6_3_2                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      I2       In      -         2.894       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      F        Out     0.462     3.356       -         
un1_matrix_w35_b_0_6_3                                                   Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      I0       In      -         3.891       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      F        Out     0.549     4.440       -         
un1_matrix_w35_b_0_6_20                                                  Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      I0       In      -         4.841       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      F        Out     0.549     5.390       -         
un1_matrix_w35_b_0_6_axb_7_lofx                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       I0       In      -         5.925       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       COUT     Out     0.549     6.474       -         
un1_matrix_w35_b_0_6_cry_7                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       CIN      In      -         6.474       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       COUT     Out     0.035     6.509       -         
un1_matrix_w35_b_0_6_cry_8                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       CIN      In      -         6.509       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       SUM      Out     0.470     6.979       -         
un1_matrix_w35_b_0_6[10]                                                 Net       -        -       0.535     -           3         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      I2       In      -         7.514       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      F        Out     0.462     7.976       -         
un1_matrix_w35_b_0_axb_9_1                                               Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      I3       In      -         8.378       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      F        Out     0.371     8.749       -         
un1_matrix_w35_b_0_axb_9                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      I1       In      -         9.150       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      F        Out     0.570     9.720       -         
un1_matrix_w35_b_0_cry_9_0_RNO                                           Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       I0       In      -         10.255      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       COUT     Out     0.549     10.804      -         
un1_matrix_w35_b_0_cry_9                                                 Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       CIN      In      -         10.804      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       SUM      Out     0.470     11.274      -         
un1_matrix_w35_b_0_cry_10_0_SUM                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.l3_b[12]                            DFFC      D        In      -         11.809      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 11.870 is 6.459(54.4%) logic and 5.411(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.119
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.058

    - Propagation time:                      11.762
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.704

    Number of logic level(s):                14
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.l3_b[13] / D
    The start point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0]                  DFFCE     Q        Out     0.243     0.243       -         
matrix_p31[0]                                                            Net       -        -       0.535     -           8         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      I0       In      -         0.778       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      F        Out     0.549     1.327       -         
un1_matrix_w35_b_0_6_15_0_a0                                             Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      I0       In      -         1.862       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      F        Out     0.549     2.411       -         
un1_matrix_w35_b_0_6_3_2                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      I2       In      -         2.812       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      F        Out     0.462     3.274       -         
un1_matrix_w35_b_0_6_3                                                   Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      I0       In      -         3.809       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      F        Out     0.549     4.358       -         
un1_matrix_w35_b_0_6_20                                                  Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      I0       In      -         4.759       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      F        Out     0.549     5.308       -         
un1_matrix_w35_b_0_6_axb_7_lofx                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       I0       In      -         5.843       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       COUT     Out     0.549     6.392       -         
un1_matrix_w35_b_0_6_cry_7                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       CIN      In      -         6.392       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       COUT     Out     0.035     6.427       -         
un1_matrix_w35_b_0_6_cry_8                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       CIN      In      -         6.427       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       SUM      Out     0.470     6.897       -         
un1_matrix_w35_b_0_6[10]                                                 Net       -        -       0.535     -           3         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      I2       In      -         7.432       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      F        Out     0.462     7.894       -         
un1_matrix_w35_b_0_axb_9_1                                               Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      I3       In      -         8.296       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      F        Out     0.371     8.667       -         
un1_matrix_w35_b_0_axb_9                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      I1       In      -         9.068       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      F        Out     0.570     9.638       -         
un1_matrix_w35_b_0_cry_9_0_RNO                                           Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       I0       In      -         10.173      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       COUT     Out     0.549     10.722      -         
un1_matrix_w35_b_0_cry_9                                                 Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       CIN      In      -         10.722      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       COUT     Out     0.035     10.757      -         
un1_matrix_w35_b_0_cry_10                                                Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       CIN      In      -         10.757      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       SUM      Out     0.470     11.227      -         
un1_matrix_w35_b_0_cry_11_0_SUM                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.l3_b[13]                            DFFC      D        In      -         11.762      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 11.823 is 6.473(54.8%) logic and 5.350(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.119
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.058

    - Propagation time:                      11.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.695

    Number of logic level(s):                14
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.l3_b[14] / D
    The start point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_36m|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.matrix_p31[0]                  DFFCE     Q        Out     0.243     0.243       -         
matrix_p31[0]                                                            Net       -        -       0.535     -           8         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      I0       In      -         0.778       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_15_0_a0        LUT4      F        Out     0.549     1.327       -         
un1_matrix_w35_b_0_6_15_0_a0                                             Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      I0       In      -         1.862       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3_2            LUT4      F        Out     0.549     2.411       -         
un1_matrix_w35_b_0_6_3_2                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      I2       In      -         2.812       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_3              LUT4      F        Out     0.462     3.274       -         
un1_matrix_w35_b_0_6_3                                                   Net       -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      I0       In      -         3.809       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_20             LUT3      F        Out     0.549     4.358       -         
un1_matrix_w35_b_0_6_20                                                  Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      I0       In      -         4.759       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_axb_7_lofx     LUT3      F        Out     0.549     5.308       -         
un1_matrix_w35_b_0_6_axb_7_lofx                                          Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       I0       In      -         5.843       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_7_0        ALU       COUT     Out     0.549     6.392       -         
un1_matrix_w35_b_0_6_cry_7                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       CIN      In      -         6.392       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_8_0        ALU       COUT     Out     0.035     6.427       -         
un1_matrix_w35_b_0_6_cry_8                                               Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       CIN      In      -         6.427       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_6_cry_9_0        ALU       SUM      Out     0.470     6.897       -         
un1_matrix_w35_b_0_6[10]                                                 Net       -        -       0.535     -           3         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      I2       In      -         7.432       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9_1          LUT3      F        Out     0.462     7.894       -         
un1_matrix_w35_b_0_axb_9_1                                               Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      I3       In      -         8.296       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_axb_9            LUT4      F        Out     0.371     8.667       -         
un1_matrix_w35_b_0_axb_9                                                 Net       -        -       0.401     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      I1       In      -         9.068       -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0_RNO      LUT2      F        Out     0.570     9.638       -         
un1_matrix_w35_b_0_cry_9_0_RNO                                           Net       -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       I0       In      -         10.173      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_9_0          ALU       COUT     Out     0.549     10.722      -         
un1_matrix_w35_b_0_cry_9                                                 Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       CIN      In      -         10.722      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_10_0         ALU       COUT     Out     0.035     10.757      -         
un1_matrix_w35_b_0_cry_10                                                Net       -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       CIN      In      -         10.757      -         
img_processor_u0.gauss_filter_5_5_u0.un1_matrix_w35_b_0_cry_11_0         ALU       COUT     Out     0.035     10.792      -         
un1_matrix_w35_b_0_cry_11                                                Net       -        -       0.961     -           1         
img_processor_u0.gauss_filter_5_5_u0.l3_b[14]                            DFFC      D        In      -         11.753      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 11.814 is 6.038(51.1%) logic and 5.776(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                            Starting                                   Arrival           
Instance                                                                                                                                    Reference     Type     Pin     Net         Time        Slack 
                                                                                                                                            Clock                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[0\]                                                    System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[0\]                                                    System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\]      System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\]     System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[0\]     System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[0\]      System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\]                                                    System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line0.u_RAM_based_shift_reg.\\wbin_Z\[0\]                                                    System        DFFC     Q       wbin[0]     0.243       -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[1\]     System        DFFC     Q       wbin[1]     0.243       -0.448
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[1\]     System        DFFC     Q       wbin[1]     0.243       -0.448
=========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                     Required           
Instance                                                                                                                                    Reference     Type     Pin     Net           Time         Slack 
                                                                                                                                            Clock                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[9\]      System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[9\]     System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[9\]                                                    System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\]      System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\]     System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line0.u_RAM_based_shift_reg.\\wbin_Z\[9\]                                                    System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[9\]                                                    System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\]                                                    System        DFFC     D       wbin_3[9]     2.678        -0.483
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[8\]      System        DFFC     D       wbin_3[8]     2.678        -0.448
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[8\]      System        DFFC     D       wbin_3[8]     2.678        -0.448
============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.739
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.678

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                11
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[0\]        DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                         Net      -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      I0       In      -         0.778       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      COUT     Out     0.549     1.327       -         
un5_wbin_cry_0_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      CIN      In      -         1.327       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      COUT     Out     0.035     1.362       -         
un5_wbin_cry_1_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      CIN      In      -         1.362       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      COUT     Out     0.035     1.397       -         
un5_wbin_cry_2_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      CIN      In      -         1.397       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      COUT     Out     0.035     1.432       -         
un5_wbin_cry_3_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      CIN      In      -         1.432       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      COUT     Out     0.035     1.467       -         
un5_wbin_cry_4_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      CIN      In      -         1.467       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      COUT     Out     0.035     1.502       -         
un5_wbin_cry_5_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      CIN      In      -         1.502       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      COUT     Out     0.035     1.537       -         
un5_wbin_cry_6_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      CIN      In      -         1.537       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      COUT     Out     0.035     1.572       -         
un5_wbin_cry_7_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      CIN      In      -         1.572       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      COUT     Out     0.035     1.607       -         
un5_wbin_cry_8_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      CIN      In      -         1.607       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      SUM      Out     0.470     2.077       -         
un5_wbin_s_9_0_SUM                                                                              Net      -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     I0       In      -         2.612       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     F        Out     0.549     3.161       -         
wbin_3[9]                                                                                       Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line2.u_RAM_based_shift_reg.\\wbin_Z\[9\]        DFFC     D        In      -         3.161       -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 3.222 is 2.152(66.8%) logic and 1.070(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.739
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.678

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                11
    Starting point:                          img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[0\]        DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                         Net      -        -       0.535     -           2         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      I0       In      -         0.778       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      COUT     Out     0.549     1.327       -         
un5_wbin_cry_0_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      CIN      In      -         1.327       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      COUT     Out     0.035     1.362       -         
un5_wbin_cry_1_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      CIN      In      -         1.362       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      COUT     Out     0.035     1.397       -         
un5_wbin_cry_2_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      CIN      In      -         1.397       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      COUT     Out     0.035     1.432       -         
un5_wbin_cry_3_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      CIN      In      -         1.432       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      COUT     Out     0.035     1.467       -         
un5_wbin_cry_4_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      CIN      In      -         1.467       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      COUT     Out     0.035     1.502       -         
un5_wbin_cry_5_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      CIN      In      -         1.502       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      COUT     Out     0.035     1.537       -         
un5_wbin_cry_6_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      CIN      In      -         1.537       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      COUT     Out     0.035     1.572       -         
un5_wbin_cry_7_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      CIN      In      -         1.572       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      COUT     Out     0.035     1.607       -         
un5_wbin_cry_8_0_COUT                                                                           Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      CIN      In      -         1.607       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      SUM      Out     0.470     2.077       -         
un5_wbin_s_9_0_SUM                                                                              Net      -        -       0.535     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     I0       In      -         2.612       -         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     F        Out     0.549     3.161       -         
wbin_3[9]                                                                                       Net      -        -       0.000     -           1         
img_processor_u0.gauss_filter_5_5_u0.ut01.u010.line3.u_RAM_based_shift_reg.\\wbin_Z\[9\]        DFFC     D        In      -         3.161       -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 3.222 is 2.152(66.8%) logic and 1.070(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.739
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.678

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                11
    Starting point:                          img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\]        DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                                       Net      -        -       0.535     -           2         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      I0       In      -         0.778       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      COUT     Out     0.549     1.327       -         
un5_wbin_cry_0_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      CIN      In      -         1.327       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      COUT     Out     0.035     1.362       -         
un5_wbin_cry_1_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      CIN      In      -         1.362       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      COUT     Out     0.035     1.397       -         
un5_wbin_cry_2_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      CIN      In      -         1.397       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      COUT     Out     0.035     1.432       -         
un5_wbin_cry_3_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      CIN      In      -         1.432       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      COUT     Out     0.035     1.467       -         
un5_wbin_cry_4_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      CIN      In      -         1.467       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      COUT     Out     0.035     1.502       -         
un5_wbin_cry_5_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      CIN      In      -         1.502       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      COUT     Out     0.035     1.537       -         
un5_wbin_cry_6_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      CIN      In      -         1.537       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      COUT     Out     0.035     1.572       -         
un5_wbin_cry_7_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      CIN      In      -         1.572       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      COUT     Out     0.035     1.607       -         
un5_wbin_cry_8_0_COUT                                                                                                                         Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      CIN      In      -         1.607       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      SUM      Out     0.470     2.077       -         
un5_wbin_s_9_0_SUM                                                                                                                            Net      -        -       0.535     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     I0       In      -         2.612       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     F        Out     0.549     3.161       -         
wbin_3[9]                                                                                                                                     Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_erosion_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\]        DFFC     D        In      -         3.161       -         
========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.222 is 2.152(66.8%) logic and 1.070(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.739
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.678

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                11
    Starting point:                          img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[0\]        DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                                        Net      -        -       0.535     -           2         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      I0       In      -         0.778       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      COUT     Out     0.549     1.327       -         
un5_wbin_cry_0_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      CIN      In      -         1.327       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      COUT     Out     0.035     1.362       -         
un5_wbin_cry_1_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      CIN      In      -         1.362       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      COUT     Out     0.035     1.397       -         
un5_wbin_cry_2_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      CIN      In      -         1.397       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      COUT     Out     0.035     1.432       -         
un5_wbin_cry_3_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      CIN      In      -         1.432       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      COUT     Out     0.035     1.467       -         
un5_wbin_cry_4_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      CIN      In      -         1.467       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      COUT     Out     0.035     1.502       -         
un5_wbin_cry_5_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      CIN      In      -         1.502       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      COUT     Out     0.035     1.537       -         
un5_wbin_cry_6_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      CIN      In      -         1.537       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      COUT     Out     0.035     1.572       -         
un5_wbin_cry_7_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      CIN      In      -         1.572       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      COUT     Out     0.035     1.607       -         
un5_wbin_cry_8_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      CIN      In      -         1.607       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      SUM      Out     0.470     2.077       -         
un5_wbin_s_9_0_SUM                                                                                                                             Net      -        -       0.535     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     I0       In      -         2.612       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     F        Out     0.549     3.161       -         
wbin_3[9]                                                                                                                                      Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line1.u_RAM_based_shift_reg.\\wbin_Z\[9\]        DFFC     D        In      -         3.161       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.222 is 2.152(66.8%) logic and 1.070(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.739
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.678

    - Propagation time:                      3.161
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                11
    Starting point:                          img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[0\] / Q
    Ending point:                            img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[9\] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[0\]        DFFC     Q        Out     0.243     0.243       -         
wbin[0]                                                                                                                                        Net      -        -       0.535     -           2         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      I0       In      -         0.778       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_0_0     ALU      COUT     Out     0.549     1.327       -         
un5_wbin_cry_0_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      CIN      In      -         1.327       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_1_0     ALU      COUT     Out     0.035     1.362       -         
un5_wbin_cry_1_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      CIN      In      -         1.362       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_2_0     ALU      COUT     Out     0.035     1.397       -         
un5_wbin_cry_2_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      CIN      In      -         1.397       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_3_0     ALU      COUT     Out     0.035     1.432       -         
un5_wbin_cry_3_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      CIN      In      -         1.432       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_4_0     ALU      COUT     Out     0.035     1.467       -         
un5_wbin_cry_4_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      CIN      In      -         1.467       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_5_0     ALU      COUT     Out     0.035     1.502       -         
un5_wbin_cry_5_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      CIN      In      -         1.502       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_6_0     ALU      COUT     Out     0.035     1.537       -         
un5_wbin_cry_6_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      CIN      In      -         1.537       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_7_0     ALU      COUT     Out     0.035     1.572       -         
un5_wbin_cry_7_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      CIN      In      -         1.572       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_cry_8_0     ALU      COUT     Out     0.035     1.607       -         
un5_wbin_cry_8_0_COUT                                                                                                                          Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      CIN      In      -         1.607       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.un5_wbin_s_9_0       ALU      SUM      Out     0.470     2.077       -         
un5_wbin_s_9_0_SUM                                                                                                                             Net      -        -       0.535     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     I0       In      -         2.612       -         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_3_cZ\[9\]     LUT4     F        Out     0.549     3.161       -         
wbin_3[9]                                                                                                                                      Net      -        -       0.000     -           1         
img_processor_u0.vga_mark_out_top_u0.erode_dilate_u0.img_dilation_u0.u0.Shift_RAM_1Bit_800_u0.line0.u_RAM_based_shift_reg.\\wbin_Z\[9\]        DFFC     D        In      -         3.161       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.222 is 2.152(66.8%) logic and 1.070(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:21s; Memory used current: 339MB peak: 409MB)


Finished timing report (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:21s; Memory used current: 339MB peak: 409MB)

---------------------------------------
Resource Usage Report for myproj_top 

Mapping to part: gw2ar_18elqfp144-8
Cell usage:
ALU             4400 uses
CLKDIV          1 use
DFF             3130 uses
DFFC            2083 uses
DFFCE           1351 uses
DFFE            277 uses
DFFN            1 use
DFFNC           30 uses
DFFNCE          29 uses
DFFNP           9 uses
DFFP            27 uses
DFFPE           24 uses
DFFR            217 uses
DFFRE           51 uses
DFFS            34 uses
DHCEN           1 use
DLL             1 use
GSR             14 uses
IDES4           16 uses
INV             124 uses
IODELAY         18 uses
MUX2_LUT5       129 uses
MUX2_LUT6       27 uses
MUX2_LUT7       3 uses
OSER4           22 uses
PLL             4 uses
RAM16S4         2 uses
RAM16SDP4       8 uses
SDP             2 uses
SDPX9           14 uses
SP              8 uses
rSDP            1 use
LUT1            68 uses
LUT2            1958 uses
LUT3            2607 uses
LUT4            2446 uses
MULT9X9        9 uses
MULT18X18      5 uses
MULTALU36X18   1 use
MULTADDALU18X18 1 use

I/O ports: 80
I/O primitives: 71
ELVDS_OBUF     2 uses
IBUF           15 uses
IOBUF          19 uses
OBUF           35 uses

I/O Register bits:                  0
Register bits not including I/Os:   7263 of 15552 (46%)

RAM/ROM usage summary
Block Rams : 25 of 46 (54%)


Block Multipliers: 8 of 24 (33%)
Total load per clock:
   myproj_top|cmos_pclk0: 61
   myproj_top|I_clk_50m: 481
   pll_36m|clkout_inferred_clock: 5884
   _~psram_top_PSRAM_Memory_Interface_Top__|clk_out_inferred_clock: 716
   myproj_top|cmos_pclk2_derived_clock: 136

@S |Mapping Summary:
Total  LUTs: 7079 (34%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:21s; Memory used current: 123MB peak: 409MB)

Process took 0h:02m:29s realtime, 0h:02m:21s cputime
# Fri Nov 22 14:20:21 2019

###########################################################]
