

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Wed Aug 12 22:41:49 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SgdLR
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.135|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1165606|  1165606|  1165606|  1165606|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+-----+-----+-----+-----+----------+
        |                           |                        |  Latency  |  Interval | Pipeline |
        |          Instance         |         Module         | min | max | min | max |   Type   |
        +---------------------------+------------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_TRA_1_U0  |dataflow_in_loop_TRA_1  |  363|  363|  259|  259| dataflow |
        +---------------------------+------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRAINING_INST  |  1165605|  1165605|       365|          -|          -|  4500|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      40|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       34|    224|    1587|    7206|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        -|      -|      28|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|    224|    1615|    7264|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      8|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+------+------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+------------------------+---------+-------+------+------+
    |dataflow_in_loop_TRA_1_U0  |dataflow_in_loop_TRA_1  |       34|    224|  1587|  7206|
    +---------------------------+------------------------+---------+-------+------+------+
    |Total                      |                        |       34|    224|  1587|  7206|
    +---------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  20|          13|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  20|          13|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  40|          26|           2|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   13|         26|
    |loop_dataflow_output_count  |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   26|         52|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_busy          |   1|   0|    1|          0|
    |loop_dataflow_enable        |   1|   0|    1|          0|
    |loop_dataflow_input_count   |  13|   0|   13|          0|
    |loop_dataflow_output_count  |  13|   0|   13|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  28|   0|   28|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|data_V_dout                |  in |   64|   ap_fifo  |         data_V         |    pointer   |
|data_V_empty_n             |  in |    1|   ap_fifo  |         data_V         |    pointer   |
|data_V_read                | out |    1|   ap_fifo  |         data_V         |    pointer   |
|label_local_V_0_address0   | out |   11|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_ce0        | out |    1|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_d0         | out |    8|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_q0         |  in |    8|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_we0        | out |    1|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_address1   | out |   11|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_ce1        | out |    1|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_d1         | out |    8|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_q1         |  in |    8|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_0_we1        | out |    1|  ap_memory |     label_local_V_0    |     array    |
|label_local_V_1_address0   | out |   11|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_ce0        | out |    1|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_d0         | out |    8|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_q0         |  in |    8|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_we0        | out |    1|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_address1   | out |   11|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_ce1        | out |    1|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_d1         | out |    8|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_q1         |  in |    8|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_1_we1        | out |    1|  ap_memory |     label_local_V_1    |     array    |
|label_local_V_2_address0   | out |   11|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_ce0        | out |    1|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_d0         | out |    8|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_q0         |  in |    8|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_we0        | out |    1|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_address1   | out |   11|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_ce1        | out |    1|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_d1         | out |    8|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_q1         |  in |    8|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_2_we1        | out |    1|  ap_memory |     label_local_V_2    |     array    |
|label_local_V_3_address0   | out |   11|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_ce0        | out |    1|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_d0         | out |    8|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_q0         |  in |    8|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_we0        | out |    1|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_address1   | out |   11|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_ce1        | out |    1|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_d1         | out |    8|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_q1         |  in |    8|  ap_memory |     label_local_V_3    |     array    |
|label_local_V_3_we1        | out |    1|  ap_memory |     label_local_V_3    |     array    |
|theta_local_V_0_address0   | out |    5|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_ce0        | out |    1|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_d0         | out |   32|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_q0         |  in |   32|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_we0        | out |    1|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_address1   | out |    5|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_ce1        | out |    1|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_d1         | out |   32|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_q1         |  in |   32|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_0_we1        | out |    1|  ap_memory |     theta_local_V_0    |     array    |
|theta_local_V_1_address0   | out |    5|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_ce0        | out |    1|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_d0         | out |   32|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_q0         |  in |   32|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_we0        | out |    1|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_address1   | out |    5|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_ce1        | out |    1|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_d1         | out |   32|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_q1         |  in |   32|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_1_we1        | out |    1|  ap_memory |     theta_local_V_1    |     array    |
|theta_local_V_2_address0   | out |    5|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_ce0        | out |    1|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_d0         | out |   32|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_q0         |  in |   32|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_we0        | out |    1|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_address1   | out |    5|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_ce1        | out |    1|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_d1         | out |   32|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_q1         |  in |   32|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_2_we1        | out |    1|  ap_memory |     theta_local_V_2    |     array    |
|theta_local_V_3_address0   | out |    5|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_ce0        | out |    1|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_d0         | out |   32|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_q0         |  in |   32|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_we0        | out |    1|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_address1   | out |    5|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_ce1        | out |    1|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_d1         | out |   32|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_q1         |  in |   32|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_3_we1        | out |    1|  ap_memory |     theta_local_V_3    |     array    |
|theta_local_V_4_address0   | out |    5|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_ce0        | out |    1|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_d0         | out |   32|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_q0         |  in |   32|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_we0        | out |    1|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_address1   | out |    5|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_ce1        | out |    1|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_d1         | out |   32|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_q1         |  in |   32|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_4_we1        | out |    1|  ap_memory |     theta_local_V_4    |     array    |
|theta_local_V_5_address0   | out |    5|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_ce0        | out |    1|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_d0         | out |   32|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_q0         |  in |   32|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_we0        | out |    1|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_address1   | out |    5|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_ce1        | out |    1|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_d1         | out |   32|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_q1         |  in |   32|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_5_we1        | out |    1|  ap_memory |     theta_local_V_5    |     array    |
|theta_local_V_6_address0   | out |    5|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_ce0        | out |    1|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_d0         | out |   32|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_q0         |  in |   32|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_we0        | out |    1|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_address1   | out |    5|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_ce1        | out |    1|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_d1         | out |   32|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_q1         |  in |   32|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_6_we1        | out |    1|  ap_memory |     theta_local_V_6    |     array    |
|theta_local_V_7_address0   | out |    5|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_ce0        | out |    1|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_d0         | out |   32|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_q0         |  in |   32|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_we0        | out |    1|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_address1   | out |    5|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_ce1        | out |    1|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_d1         | out |   32|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_q1         |  in |   32|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_7_we1        | out |    1|  ap_memory |     theta_local_V_7    |     array    |
|theta_local_V_8_address0   | out |    5|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_ce0        | out |    1|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_d0         | out |   32|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_q0         |  in |   32|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_we0        | out |    1|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_address1   | out |    5|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_ce1        | out |    1|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_d1         | out |   32|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_q1         |  in |   32|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_8_we1        | out |    1|  ap_memory |     theta_local_V_8    |     array    |
|theta_local_V_9_address0   | out |    5|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_ce0        | out |    1|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_d0         | out |   32|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_q0         |  in |   32|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_we0        | out |    1|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_address1   | out |    5|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_ce1        | out |    1|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_d1         | out |   32|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_q1         |  in |   32|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_9_we1        | out |    1|  ap_memory |     theta_local_V_9    |     array    |
|theta_local_V_10_address0  | out |    5|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_ce0       | out |    1|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_d0        | out |   32|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_q0        |  in |   32|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_we0       | out |    1|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_address1  | out |    5|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_ce1       | out |    1|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_d1        | out |   32|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_q1        |  in |   32|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_10_we1       | out |    1|  ap_memory |    theta_local_V_10    |     array    |
|theta_local_V_11_address0  | out |    5|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_ce0       | out |    1|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_d0        | out |   32|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_q0        |  in |   32|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_we0       | out |    1|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_address1  | out |    5|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_ce1       | out |    1|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_d1        | out |   32|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_q1        |  in |   32|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_11_we1       | out |    1|  ap_memory |    theta_local_V_11    |     array    |
|theta_local_V_12_address0  | out |    5|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_ce0       | out |    1|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_d0        | out |   32|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_q0        |  in |   32|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_we0       | out |    1|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_address1  | out |    5|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_ce1       | out |    1|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_d1        | out |   32|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_q1        |  in |   32|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_12_we1       | out |    1|  ap_memory |    theta_local_V_12    |     array    |
|theta_local_V_13_address0  | out |    5|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_ce0       | out |    1|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_d0        | out |   32|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_q0        |  in |   32|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_we0       | out |    1|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_address1  | out |    5|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_ce1       | out |    1|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_d1        | out |   32|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_q1        |  in |   32|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_13_we1       | out |    1|  ap_memory |    theta_local_V_13    |     array    |
|theta_local_V_14_address0  | out |    5|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_ce0       | out |    1|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_d0        | out |   32|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_q0        |  in |   32|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_we0       | out |    1|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_address1  | out |    5|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_ce1       | out |    1|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_d1        | out |   32|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_q1        |  in |   32|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_14_we1       | out |    1|  ap_memory |    theta_local_V_14    |     array    |
|theta_local_V_15_address0  | out |    5|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_ce0       | out |    1|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_d0        | out |   32|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_q0        |  in |   32|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_we0       | out |    1|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_address1  | out |    5|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_ce1       | out |    1|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_d1        | out |   32|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_q1        |  in |   32|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_15_we1       | out |    1|  ap_memory |    theta_local_V_15    |     array    |
|theta_local_V_16_address0  | out |    5|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_ce0       | out |    1|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_d0        | out |   32|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_q0        |  in |   32|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_we0       | out |    1|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_address1  | out |    5|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_ce1       | out |    1|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_d1        | out |   32|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_q1        |  in |   32|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_16_we1       | out |    1|  ap_memory |    theta_local_V_16    |     array    |
|theta_local_V_17_address0  | out |    5|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_ce0       | out |    1|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_d0        | out |   32|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_q0        |  in |   32|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_we0       | out |    1|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_address1  | out |    5|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_ce1       | out |    1|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_d1        | out |   32|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_q1        |  in |   32|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_17_we1       | out |    1|  ap_memory |    theta_local_V_17    |     array    |
|theta_local_V_18_address0  | out |    5|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_ce0       | out |    1|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_d0        | out |   32|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_q0        |  in |   32|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_we0       | out |    1|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_address1  | out |    5|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_ce1       | out |    1|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_d1        | out |   32|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_q1        |  in |   32|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_18_we1       | out |    1|  ap_memory |    theta_local_V_18    |     array    |
|theta_local_V_19_address0  | out |    5|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_ce0       | out |    1|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_d0        | out |   32|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_q0        |  in |   32|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_we0       | out |    1|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_address1  | out |    5|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_ce1       | out |    1|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_d1        | out |   32|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_q1        |  in |   32|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_19_we1       | out |    1|  ap_memory |    theta_local_V_19    |     array    |
|theta_local_V_20_address0  | out |    5|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_ce0       | out |    1|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_d0        | out |   32|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_q0        |  in |   32|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_we0       | out |    1|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_address1  | out |    5|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_ce1       | out |    1|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_d1        | out |   32|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_q1        |  in |   32|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_20_we1       | out |    1|  ap_memory |    theta_local_V_20    |     array    |
|theta_local_V_21_address0  | out |    5|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_ce0       | out |    1|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_d0        | out |   32|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_q0        |  in |   32|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_we0       | out |    1|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_address1  | out |    5|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_ce1       | out |    1|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_d1        | out |   32|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_q1        |  in |   32|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_21_we1       | out |    1|  ap_memory |    theta_local_V_21    |     array    |
|theta_local_V_22_address0  | out |    5|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_ce0       | out |    1|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_d0        | out |   32|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_q0        |  in |   32|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_we0       | out |    1|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_address1  | out |    5|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_ce1       | out |    1|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_d1        | out |   32|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_q1        |  in |   32|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_22_we1       | out |    1|  ap_memory |    theta_local_V_22    |     array    |
|theta_local_V_23_address0  | out |    5|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_ce0       | out |    1|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_d0        | out |   32|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_q0        |  in |   32|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_we0       | out |    1|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_address1  | out |    5|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_ce1       | out |    1|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_d1        | out |   32|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_q1        |  in |   32|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_23_we1       | out |    1|  ap_memory |    theta_local_V_23    |     array    |
|theta_local_V_24_address0  | out |    5|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_ce0       | out |    1|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_d0        | out |   32|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_q0        |  in |   32|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_we0       | out |    1|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_address1  | out |    5|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_ce1       | out |    1|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_d1        | out |   32|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_q1        |  in |   32|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_24_we1       | out |    1|  ap_memory |    theta_local_V_24    |     array    |
|theta_local_V_25_address0  | out |    5|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_ce0       | out |    1|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_d0        | out |   32|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_q0        |  in |   32|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_we0       | out |    1|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_address1  | out |    5|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_ce1       | out |    1|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_d1        | out |   32|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_q1        |  in |   32|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_25_we1       | out |    1|  ap_memory |    theta_local_V_25    |     array    |
|theta_local_V_26_address0  | out |    5|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_ce0       | out |    1|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_d0        | out |   32|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_q0        |  in |   32|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_we0       | out |    1|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_address1  | out |    5|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_ce1       | out |    1|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_d1        | out |   32|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_q1        |  in |   32|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_26_we1       | out |    1|  ap_memory |    theta_local_V_26    |     array    |
|theta_local_V_27_address0  | out |    5|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_ce0       | out |    1|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_d0        | out |   32|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_q0        |  in |   32|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_we0       | out |    1|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_address1  | out |    5|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_ce1       | out |    1|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_d1        | out |   32|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_q1        |  in |   32|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_27_we1       | out |    1|  ap_memory |    theta_local_V_27    |     array    |
|theta_local_V_28_address0  | out |    5|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_ce0       | out |    1|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_d0        | out |   32|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_q0        |  in |   32|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_we0       | out |    1|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_address1  | out |    5|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_ce1       | out |    1|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_d1        | out |   32|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_q1        |  in |   32|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_28_we1       | out |    1|  ap_memory |    theta_local_V_28    |     array    |
|theta_local_V_29_address0  | out |    5|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_ce0       | out |    1|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_d0        | out |   32|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_q0        |  in |   32|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_we0       | out |    1|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_address1  | out |    5|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_ce1       | out |    1|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_d1        | out |   32|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_q1        |  in |   32|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_29_we1       | out |    1|  ap_memory |    theta_local_V_29    |     array    |
|theta_local_V_30_address0  | out |    5|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_ce0       | out |    1|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_d0        | out |   32|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_q0        |  in |   32|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_we0       | out |    1|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_address1  | out |    5|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_ce1       | out |    1|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_d1        | out |   32|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_q1        |  in |   32|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_30_we1       | out |    1|  ap_memory |    theta_local_V_30    |     array    |
|theta_local_V_31_address0  | out |    5|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_ce0       | out |    1|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_d0        | out |   32|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_q0        |  in |   32|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_we0       | out |    1|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_address1  | out |    5|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_ce1       | out |    1|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_d1        | out |   32|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_q1        |  in |   32|  ap_memory |    theta_local_V_31    |     array    |
|theta_local_V_31_we1       | out |    1|  ap_memory |    theta_local_V_31    |     array    |
|ap_clk                     |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_V, [8 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 5 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%training_id = phi i13 [ 0, %newFuncRoot ], [ %training_id_1, %codeRepl ]"   --->   Operation 6 'phi' 'training_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.00ns)   --->   "%exitcond = icmp eq i13 %training_id, -3692" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 7 'icmp' 'exitcond' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4500, i64 4500, i64 4500)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [21 x i8]* @dataflow_parent_loop, i13 %training_id, i13 -3692)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.82ns)   --->   "%training_id_1 = add i13 %training_id, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 10 'add' 'training_id_1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.exitStub, label %codeRepl" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_TRA.1(i13 %training_id, i64* %data_V)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 12 'call' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:190]   --->   Operation 14 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_TRA.1(i13 %training_id, i64* %data_V)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 15 'call' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189]   --->   Operation 16 'br' <Predicate = (!exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ label_local_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_instance_V_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ training_instance_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lut_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ theta_local_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ theta_local_V_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4    (specinterface       ) [ 0000]
StgValue_5    (br                  ) [ 0111]
training_id   (phi                 ) [ 0011]
exitcond      (icmp                ) [ 0011]
empty         (speclooptripcount   ) [ 0000]
StgValue_9    (specdataflowpipeline) [ 0000]
training_id_1 (add                 ) [ 0111]
StgValue_11   (br                  ) [ 0000]
StgValue_13   (ret                 ) [ 0000]
StgValue_14   (specloopname        ) [ 0000]
StgValue_15   (call                ) [ 0000]
StgValue_16   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_local_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="label_local_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="label_local_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="label_local_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="training_instance_V_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="training_instance_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="training_instance_V_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="training_instance_V_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="training_instance_V_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training_instance_V_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="training_instance_V_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="training_instance_V_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="training_instance_V_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="training_instance_V_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="training_instance_V_18">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="training_instance_V_19">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="training_instance_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="training_instance_V_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="training_instance_V_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="training_instance_V_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="training_instance_V_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="training_instance_V_24">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="training_instance_V_25">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_25"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="training_instance_V_26">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_26"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="training_instance_V_27">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_27"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="training_instance_V_28">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="training_instance_V_29">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_29"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="training_instance_V_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="training_instance_V_30">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_30"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="training_instance_V_31">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_31"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="training_instance_V_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="training_instance_V_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="training_instance_V_6">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="training_instance_V_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="training_instance_V_8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="training_instance_V_9">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="lut_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="theta_local_V_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="theta_local_V_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="theta_local_V_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="theta_local_V_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="theta_local_V_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="theta_local_V_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="theta_local_V_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="theta_local_V_7">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="theta_local_V_8">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="theta_local_V_9">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="theta_local_V_10">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="theta_local_V_11">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="theta_local_V_12">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="theta_local_V_13">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="theta_local_V_14">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="theta_local_V_15">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="theta_local_V_16">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="theta_local_V_17">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="theta_local_V_18">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="theta_local_V_19">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="theta_local_V_20">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="theta_local_V_21">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="theta_local_V_22">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="theta_local_V_23">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="theta_local_V_24">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="theta_local_V_25">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_25"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="theta_local_V_26">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_26"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="theta_local_V_27">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_27"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="theta_local_V_28">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_28"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="theta_local_V_29">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_29"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="theta_local_V_30">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_30"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="theta_local_V_31">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V_31"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_TRA.1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="170" class="1005" name="training_id_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="1"/>
<pin id="172" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="training_id (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="training_id_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="13" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="training_id/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_dataflow_in_loop_TRA_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="13" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="0" index="3" bw="8" slack="0"/>
<pin id="187" dir="0" index="4" bw="8" slack="0"/>
<pin id="188" dir="0" index="5" bw="8" slack="0"/>
<pin id="189" dir="0" index="6" bw="8" slack="0"/>
<pin id="190" dir="0" index="7" bw="16" slack="0"/>
<pin id="191" dir="0" index="8" bw="16" slack="0"/>
<pin id="192" dir="0" index="9" bw="16" slack="0"/>
<pin id="193" dir="0" index="10" bw="16" slack="0"/>
<pin id="194" dir="0" index="11" bw="16" slack="0"/>
<pin id="195" dir="0" index="12" bw="16" slack="0"/>
<pin id="196" dir="0" index="13" bw="16" slack="0"/>
<pin id="197" dir="0" index="14" bw="16" slack="0"/>
<pin id="198" dir="0" index="15" bw="16" slack="0"/>
<pin id="199" dir="0" index="16" bw="16" slack="0"/>
<pin id="200" dir="0" index="17" bw="16" slack="0"/>
<pin id="201" dir="0" index="18" bw="16" slack="0"/>
<pin id="202" dir="0" index="19" bw="16" slack="0"/>
<pin id="203" dir="0" index="20" bw="16" slack="0"/>
<pin id="204" dir="0" index="21" bw="16" slack="0"/>
<pin id="205" dir="0" index="22" bw="16" slack="0"/>
<pin id="206" dir="0" index="23" bw="16" slack="0"/>
<pin id="207" dir="0" index="24" bw="16" slack="0"/>
<pin id="208" dir="0" index="25" bw="16" slack="0"/>
<pin id="209" dir="0" index="26" bw="16" slack="0"/>
<pin id="210" dir="0" index="27" bw="16" slack="0"/>
<pin id="211" dir="0" index="28" bw="16" slack="0"/>
<pin id="212" dir="0" index="29" bw="16" slack="0"/>
<pin id="213" dir="0" index="30" bw="16" slack="0"/>
<pin id="214" dir="0" index="31" bw="16" slack="0"/>
<pin id="215" dir="0" index="32" bw="16" slack="0"/>
<pin id="216" dir="0" index="33" bw="16" slack="0"/>
<pin id="217" dir="0" index="34" bw="16" slack="0"/>
<pin id="218" dir="0" index="35" bw="16" slack="0"/>
<pin id="219" dir="0" index="36" bw="16" slack="0"/>
<pin id="220" dir="0" index="37" bw="16" slack="0"/>
<pin id="221" dir="0" index="38" bw="16" slack="0"/>
<pin id="222" dir="0" index="39" bw="10" slack="0"/>
<pin id="223" dir="0" index="40" bw="32" slack="0"/>
<pin id="224" dir="0" index="41" bw="32" slack="0"/>
<pin id="225" dir="0" index="42" bw="32" slack="0"/>
<pin id="226" dir="0" index="43" bw="32" slack="0"/>
<pin id="227" dir="0" index="44" bw="32" slack="0"/>
<pin id="228" dir="0" index="45" bw="32" slack="0"/>
<pin id="229" dir="0" index="46" bw="32" slack="0"/>
<pin id="230" dir="0" index="47" bw="32" slack="0"/>
<pin id="231" dir="0" index="48" bw="32" slack="0"/>
<pin id="232" dir="0" index="49" bw="32" slack="0"/>
<pin id="233" dir="0" index="50" bw="32" slack="0"/>
<pin id="234" dir="0" index="51" bw="32" slack="0"/>
<pin id="235" dir="0" index="52" bw="32" slack="0"/>
<pin id="236" dir="0" index="53" bw="32" slack="0"/>
<pin id="237" dir="0" index="54" bw="32" slack="0"/>
<pin id="238" dir="0" index="55" bw="32" slack="0"/>
<pin id="239" dir="0" index="56" bw="32" slack="0"/>
<pin id="240" dir="0" index="57" bw="32" slack="0"/>
<pin id="241" dir="0" index="58" bw="32" slack="0"/>
<pin id="242" dir="0" index="59" bw="32" slack="0"/>
<pin id="243" dir="0" index="60" bw="32" slack="0"/>
<pin id="244" dir="0" index="61" bw="32" slack="0"/>
<pin id="245" dir="0" index="62" bw="32" slack="0"/>
<pin id="246" dir="0" index="63" bw="32" slack="0"/>
<pin id="247" dir="0" index="64" bw="32" slack="0"/>
<pin id="248" dir="0" index="65" bw="32" slack="0"/>
<pin id="249" dir="0" index="66" bw="32" slack="0"/>
<pin id="250" dir="0" index="67" bw="32" slack="0"/>
<pin id="251" dir="0" index="68" bw="32" slack="0"/>
<pin id="252" dir="0" index="69" bw="32" slack="0"/>
<pin id="253" dir="0" index="70" bw="32" slack="0"/>
<pin id="254" dir="0" index="71" bw="32" slack="0"/>
<pin id="255" dir="1" index="72" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="training_id_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="training_id_1/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="exitcond_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="344" class="1005" name="training_id_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="training_id_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="148" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="256"><net_src comp="164" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="257"><net_src comp="174" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="182" pin=11"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="182" pin=13"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="182" pin=14"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="182" pin=15"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="182" pin=16"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="182" pin=17"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="182" pin=18"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="182" pin=19"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="182" pin=20"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="182" pin=21"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="182" pin=22"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="182" pin=23"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="182" pin=24"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="182" pin=25"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="182" pin=26"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="182" pin=27"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="182" pin=28"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="182" pin=29"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="182" pin=30"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="182" pin=31"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="182" pin=32"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="182" pin=33"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="182" pin=34"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="182" pin=35"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="182" pin=36"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="182" pin=37"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="182" pin=38"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="182" pin=39"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="182" pin=40"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="182" pin=41"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="182" pin=42"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="182" pin=43"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="182" pin=44"/></net>

<net id="301"><net_src comp="86" pin="0"/><net_sink comp="182" pin=45"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="182" pin=46"/></net>

<net id="303"><net_src comp="90" pin="0"/><net_sink comp="182" pin=47"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="182" pin=48"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="182" pin=49"/></net>

<net id="306"><net_src comp="96" pin="0"/><net_sink comp="182" pin=50"/></net>

<net id="307"><net_src comp="98" pin="0"/><net_sink comp="182" pin=51"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="182" pin=52"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="182" pin=53"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="182" pin=54"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="182" pin=55"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="182" pin=56"/></net>

<net id="313"><net_src comp="110" pin="0"/><net_sink comp="182" pin=57"/></net>

<net id="314"><net_src comp="112" pin="0"/><net_sink comp="182" pin=58"/></net>

<net id="315"><net_src comp="114" pin="0"/><net_sink comp="182" pin=59"/></net>

<net id="316"><net_src comp="116" pin="0"/><net_sink comp="182" pin=60"/></net>

<net id="317"><net_src comp="118" pin="0"/><net_sink comp="182" pin=61"/></net>

<net id="318"><net_src comp="120" pin="0"/><net_sink comp="182" pin=62"/></net>

<net id="319"><net_src comp="122" pin="0"/><net_sink comp="182" pin=63"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="182" pin=64"/></net>

<net id="321"><net_src comp="126" pin="0"/><net_sink comp="182" pin=65"/></net>

<net id="322"><net_src comp="128" pin="0"/><net_sink comp="182" pin=66"/></net>

<net id="323"><net_src comp="130" pin="0"/><net_sink comp="182" pin=67"/></net>

<net id="324"><net_src comp="132" pin="0"/><net_sink comp="182" pin=68"/></net>

<net id="325"><net_src comp="134" pin="0"/><net_sink comp="182" pin=69"/></net>

<net id="326"><net_src comp="136" pin="0"/><net_sink comp="182" pin=70"/></net>

<net id="327"><net_src comp="138" pin="0"/><net_sink comp="182" pin=71"/></net>

<net id="332"><net_src comp="174" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="150" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="174" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="162" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {}
	Port: label_local_V_0 | {}
	Port: label_local_V_1 | {}
	Port: label_local_V_2 | {}
	Port: label_local_V_3 | {}
	Port: training_instance_V_s | {2 3 }
	Port: training_instance_V_1 | {2 3 }
	Port: training_instance_V_10 | {2 3 }
	Port: training_instance_V_11 | {2 3 }
	Port: training_instance_V_12 | {2 3 }
	Port: training_instance_V_13 | {2 3 }
	Port: training_instance_V_14 | {2 3 }
	Port: training_instance_V_15 | {2 3 }
	Port: training_instance_V_16 | {2 3 }
	Port: training_instance_V_17 | {2 3 }
	Port: training_instance_V_18 | {2 3 }
	Port: training_instance_V_19 | {2 3 }
	Port: training_instance_V_2 | {2 3 }
	Port: training_instance_V_20 | {2 3 }
	Port: training_instance_V_21 | {2 3 }
	Port: training_instance_V_22 | {2 3 }
	Port: training_instance_V_23 | {2 3 }
	Port: training_instance_V_24 | {2 3 }
	Port: training_instance_V_25 | {2 3 }
	Port: training_instance_V_26 | {2 3 }
	Port: training_instance_V_27 | {2 3 }
	Port: training_instance_V_28 | {2 3 }
	Port: training_instance_V_29 | {2 3 }
	Port: training_instance_V_3 | {2 3 }
	Port: training_instance_V_30 | {2 3 }
	Port: training_instance_V_31 | {2 3 }
	Port: training_instance_V_4 | {2 3 }
	Port: training_instance_V_5 | {2 3 }
	Port: training_instance_V_6 | {2 3 }
	Port: training_instance_V_7 | {2 3 }
	Port: training_instance_V_8 | {2 3 }
	Port: training_instance_V_9 | {2 3 }
	Port: lut_V | {}
	Port: theta_local_V_0 | {2 3 }
	Port: theta_local_V_1 | {2 3 }
	Port: theta_local_V_2 | {2 3 }
	Port: theta_local_V_3 | {2 3 }
	Port: theta_local_V_4 | {2 3 }
	Port: theta_local_V_5 | {2 3 }
	Port: theta_local_V_6 | {2 3 }
	Port: theta_local_V_7 | {2 3 }
	Port: theta_local_V_8 | {2 3 }
	Port: theta_local_V_9 | {2 3 }
	Port: theta_local_V_10 | {2 3 }
	Port: theta_local_V_11 | {2 3 }
	Port: theta_local_V_12 | {2 3 }
	Port: theta_local_V_13 | {2 3 }
	Port: theta_local_V_14 | {2 3 }
	Port: theta_local_V_15 | {2 3 }
	Port: theta_local_V_16 | {2 3 }
	Port: theta_local_V_17 | {2 3 }
	Port: theta_local_V_18 | {2 3 }
	Port: theta_local_V_19 | {2 3 }
	Port: theta_local_V_20 | {2 3 }
	Port: theta_local_V_21 | {2 3 }
	Port: theta_local_V_22 | {2 3 }
	Port: theta_local_V_23 | {2 3 }
	Port: theta_local_V_24 | {2 3 }
	Port: theta_local_V_25 | {2 3 }
	Port: theta_local_V_26 | {2 3 }
	Port: theta_local_V_27 | {2 3 }
	Port: theta_local_V_28 | {2 3 }
	Port: theta_local_V_29 | {2 3 }
	Port: theta_local_V_30 | {2 3 }
	Port: theta_local_V_31 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop.1 : data_V | {2 3 }
	Port: dataflow_parent_loop.1 : label_local_V_0 | {2 3 }
	Port: dataflow_parent_loop.1 : label_local_V_1 | {2 3 }
	Port: dataflow_parent_loop.1 : label_local_V_2 | {2 3 }
	Port: dataflow_parent_loop.1 : label_local_V_3 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_s | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_1 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_10 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_11 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_12 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_13 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_14 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_15 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_16 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_17 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_18 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_19 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_2 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_20 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_21 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_22 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_23 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_24 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_25 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_26 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_27 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_28 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_29 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_3 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_30 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_31 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_4 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_5 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_6 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_7 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_8 | {2 3 }
	Port: dataflow_parent_loop.1 : training_instance_V_9 | {2 3 }
	Port: dataflow_parent_loop.1 : lut_V | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_0 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_1 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_2 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_3 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_4 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_5 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_6 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_7 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_8 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_9 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_10 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_11 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_12 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_13 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_14 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_15 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_16 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_17 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_18 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_19 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_20 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_21 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_22 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_23 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_24 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_25 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_26 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_27 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_28 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_29 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_30 | {2 3 }
	Port: dataflow_parent_loop.1 : theta_local_V_31 | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		StgValue_9 : 1
		training_id_1 : 1
		StgValue_11 : 2
		StgValue_12 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_TRA_1_fu_182 |    32   |   224   |  69.912 |   1342  |   6443  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|    add   |        training_id_1_fu_334       |    0    |    0    |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   icmp   |          exitcond_fu_328          |    0    |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    32   |   224   |  69.912 |   1342  |   6476  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   exitcond_reg_340  |    1   |
|training_id_1_reg_344|   13   |
| training_id_reg_170 |   13   |
+---------------------+--------+
|        Total        |   27   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| training_id_reg_170 |  p0  |   2  |  13  |   26   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   26   ||  0.656  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |   224  |   69   |  1342  |  6476  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   27   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   224  |   70   |  1369  |  6485  |
+-----------+--------+--------+--------+--------+--------+
