{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568809007134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568809007158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 12:16:45 2019 " "Processing started: Wed Sep 18 12:16:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568809007158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568809007158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off address_decoder -c address_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off address_decoder -c address_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568809007159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568809008638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-decoder " "Found design unit 1: address_decoder-decoder" {  } { { "address_decoder.vhd" "" { Text "/home/elisa.r/DLP/aula15/address_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809009832 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.vhd" "" { Text "/home/elisa.r/DLP/aula15/address_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809009832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568809009832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binTOgray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binTOgray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binTOgray-arch_binTOgray " "Found design unit 1: binTOgray-arch_binTOgray" {  } { { "binTOgray.vhd" "" { Text "/home/elisa.r/DLP/aula15/binTOgray.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809010009 ""} { "Info" "ISGN_ENTITY_NAME" "1 binTOgray " "Found entity 1: binTOgray" {  } { { "binTOgray.vhd" "" { Text "/home/elisa.r/DLP/aula15/binTOgray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809010009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568809010009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grayTObin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grayTObin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayTObin-arch_grayTObin " "Found design unit 1: grayTObin-arch_grayTObin" {  } { { "grayTObin.vhd" "" { Text "/home/elisa.r/DLP/aula15/grayTObin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809010242 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayTObin " "Found entity 1: grayTObin" {  } { { "grayTObin.vhd" "" { Text "/home/elisa.r/DLP/aula15/grayTObin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568809010242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568809010242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"to\";  expecting \"of\" incBIN.vhd(14) " "VHDL syntax error at incBIN.vhd(14) near text \"to\";  expecting \"of\"" {  } { { "incBIN.vhd" "" { Text "/home/elisa.r/DLP/aula15/incBIN.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1568809010386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incBIN.vhd 0 0 " "Found 0 design units, including 0 entities, in source file incBIN.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568809010388 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568809012128 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 18 12:16:52 2019 " "Processing ended: Wed Sep 18 12:16:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568809012128 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568809012128 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568809012128 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568809012128 ""}
