# Transistor Logic Gates

Fundamental Logic Gates built using [P2N2222A](https://www.onsemi.com/pdf/datasheet/p2n2222a-d.pdf) NPN BJTs, push buttons, and resistors (1k, 10k Ohm):
- BUFFER
- NOT
- AND
- OR
- NAND
- NOR XOR

![Breadboard Logic Gates](https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits/assets/60241038/c8bf851a-cf3e-4c03-a2fc-89d1c50d7ce0)

https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits/assets/60241038/a64bccd3-416a-4c36-874d-15ef26522132

Modeling and circuit simulation was done using [LTSpice](https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html) to ensure output signal matched logic gate truth tables.
- Open **.asc** files using LTSpice to view schematic
- Click **Run** in Toolbar to start simulation and open voltage plots

<p align="center">
<img src="https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits/assets/60241038/3b21aa81-521d-4334-9253-74df977e02b3" /)
</p>
<em>
<p align="center">
Example of NAND Gate Circuit in LTSpice.
</p>
</em>
