5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (task2.1.vcd) 2 -o (task2.1.cdd) 2 -v (task2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 task2.1.v 1 38 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 3 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 5 8 1 0 0 1
4 2 11 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 task2.1.v 0 9 1
2 3 3b 6 10011 1 5002 0 0 1 18 0 1 0 0 0 0 delay_for_awhile
2 4 0 7 50008 1 21004 0 0 1 16 0 0
2 5 1 7 10001 0 1410 0 0 1 1 a
2 6 37 7 10008 1 16 4 5
2 7 0 8 20003 1 1008 0 0 32 48 a 0
2 8 2c 8 10003 2 900a 7 0 32 18 0 ffffffff 0 0 0 0
4 3 6 1 11 6 0 3
4 6 7 1 0 8 8 3
4 8 8 1 0 0 0 3
3 1 main.$u1 "main.$u1" 0 task2.1.v 0 15 1
2 9 0 12 50008 1 21004 0 0 1 16 0 0
2 10 1 12 10001 0 1410 0 0 1 1 c
2 11 37 12 10008 1 16 9 10
2 12 0 13 20003 1 1008 0 0 32 48 a 0
2 13 2c 13 10003 2 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 0 14 50008 1 21008 0 0 1 16 1 0
2 15 1 14 10001 0 1410 0 0 1 1 c
2 16 37 14 10008 1 1a 14 15
4 11 12 1 11 13 13 11
4 13 13 1 0 16 0 11
4 16 14 1 0 0 0 11
3 1 main.$u2 "main.$u2" 0 task2.1.v 0 24 1
3 3 main.delay_for_awhile "main.delay_for_awhile" 0 task2.1.v 26 36 1
2 17 3d 30 4 1 5002 0 0 1 18 0 1 0 0 0 0 $u3
1 b 3 28 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 17 30 0 11 0 0 17
3 1 main.delay_for_awhile.$u3 "main.delay_for_awhile.$u3" 0 task2.1.v 0 34 1
2 18 0 31 60009 1 21004 0 0 1 16 0 0
2 19 1 31 20002 0 1410 0 0 1 1 b
2 20 37 31 20009 1 16 18 19
2 21 1 32 c000c 2 100c 0 0 1 1 c
2 22 27 32 4000c 3 100a 21 0 1 18 0 1 0 0 0 0
2 23 0 33 60009 1 21008 0 0 1 16 1 0
2 24 1 33 20002 0 1410 0 0 1 1 b
2 25 37 33 20009 1 1a 23 24
4 20 31 2 11 22 22 20
4 22 32 4 0 25 0 20
4 25 33 2 0 0 0 20
