<stg><name>normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8></name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:3 %layer6_out_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %layer6_out

]]></Node>
<StgValue><ssdm name="layer6_out_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="192">
<![CDATA[
entry:4 %a = trunc i192 %layer6_out_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %a_31 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="a_31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %a_30 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="a_30"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %a_29 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="a_29"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %a_21 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="a_21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %a_22 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="a_22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %a_23 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="a_23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %a_24 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="a_24"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %a_25 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="a_25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %a_26 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="a_26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %a_27 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="a_27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %a_28 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="16">
<![CDATA[
entry:16 %sext_ln42 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:17 %mul_ln42 = mul i26 %sext_ln42, i26 2441

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:18 %add_ln42 = add i26 %mul_ln42, i26 860160

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="16">
<![CDATA[
entry:20 %sext_ln42_24 = sext i16 %a_29

]]></Node>
<StgValue><ssdm name="sext_ln42_24"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:21 %mul_ln42_24 = mul i26 %sext_ln42_24, i26 3487

]]></Node>
<StgValue><ssdm name="mul_ln42_24"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:22 %add_ln42_24 = add i26 %mul_ln42_24, i26 66081792

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln41_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_24, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="16">
<![CDATA[
entry:24 %sext_ln42_25 = sext i16 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln42_25"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:25 %mul_ln42_25 = mul i26 %sext_ln42_25, i26 2009

]]></Node>
<StgValue><ssdm name="mul_ln42_25"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:26 %add_ln42_25 = add i26 %mul_ln42_25, i26 75776

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln41_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_25, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="16">
<![CDATA[
entry:28 %sext_ln42_26 = sext i16 %a_22

]]></Node>
<StgValue><ssdm name="sext_ln42_26"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:29 %mul_ln42_26 = mul i26 %sext_ln42_26, i26 1396

]]></Node>
<StgValue><ssdm name="mul_ln42_26"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:30 %add_ln42_26 = add i26 %mul_ln42_26, i26 66846720

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln41_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_26, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="16">
<![CDATA[
entry:32 %sext_ln42_27 = sext i16 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln42_27"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:33 %mul_ln42_27 = mul i26 %sext_ln42_27, i26 1733

]]></Node>
<StgValue><ssdm name="mul_ln42_27"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:34 %add_ln42_27 = add i26 %mul_ln42_27, i26 809984

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln41_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_27, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="16">
<![CDATA[
entry:36 %sext_ln42_28 = sext i16 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln42_28"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:37 %mul_ln42_28 = mul i26 %sext_ln42_28, i26 697

]]></Node>
<StgValue><ssdm name="mul_ln42_28"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:38 %add_ln42_28 = add i26 %mul_ln42_28, i26 188416

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln41_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_28, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="16">
<![CDATA[
entry:40 %sext_ln42_29 = sext i16 %a_25

]]></Node>
<StgValue><ssdm name="sext_ln42_29"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:41 %mul_ln42_29 = mul i26 %sext_ln42_29, i26 2855

]]></Node>
<StgValue><ssdm name="mul_ln42_29"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:42 %add_ln42_29 = add i26 %mul_ln42_29, i26 65718272

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln41_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_29, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="16">
<![CDATA[
entry:44 %sext_ln42_30 = sext i16 %a_26

]]></Node>
<StgValue><ssdm name="sext_ln42_30"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:45 %mul_ln42_30 = mul i26 %sext_ln42_30, i26 2333

]]></Node>
<StgValue><ssdm name="mul_ln42_30"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:46 %add_ln42_30 = add i26 %mul_ln42_30, i26 1044480

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln41_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_30, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="16">
<![CDATA[
entry:48 %sext_ln42_31 = sext i16 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln42_31"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:49 %mul_ln42_31 = mul i26 %sext_ln42_31, i26 754

]]></Node>
<StgValue><ssdm name="mul_ln42_31"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:50 %add_ln42_31 = add i26 %mul_ln42_31, i26 67103744

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %trunc_ln41_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_31, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="16">
<![CDATA[
entry:52 %sext_ln42_32 = sext i16 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln42_32"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:53 %mul_ln42_32 = mul i26 %sext_ln42_32, i26 2567

]]></Node>
<StgValue><ssdm name="mul_ln42_32"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:54 %add_ln42_32 = add i26 %mul_ln42_32, i26 66521088

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln41_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_32, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="16">
<![CDATA[
entry:56 %sext_ln42_33 = sext i16 %a_31

]]></Node>
<StgValue><ssdm name="sext_ln42_33"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln42_33 = mul i26 %sext_ln42_33, i26 3237

]]></Node>
<StgValue><ssdm name="mul_ln42_33"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:58 %add_ln42_33 = add i26 %mul_ln42_33, i26 64463872

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %trunc_ln41_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_33, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln41_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_3, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln42_34 = sext i16 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln42_34"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:61 %mul_ln42_34 = mul i25 %sext_ln42_34, i25 495

]]></Node>
<StgValue><ssdm name="mul_ln42_34"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:62 %add_ln42_34 = add i25 %mul_ln42_34, i25 89088

]]></Node>
<StgValue><ssdm name="add_ln42_34"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %trunc_ln41_32 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln42_34, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln41_32"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="191" op_0_bw="191" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
entry:64 %tmp_s = bitconcatenate i191 @_ssdm_op_BitConcatenate.i191.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %trunc_ln41_32, i16 %trunc_ln41_31, i16 %trunc_ln41_30, i16 %trunc_ln41_29, i16 %trunc_ln41_28, i16 %trunc_ln41_27, i16 %trunc_ln41_26, i16 %trunc_ln41_25, i16 %trunc_ln41_24, i16 %trunc_ln41_23, i16 %trunc_ln41_s, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="192" op_0_bw="191">
<![CDATA[
entry:65 %sext_ln46 = sext i191 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:66 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %layer8_out, i192 %sext_ln46

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
entry:67 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
