strict digraph "" {
	node [label="\N"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a497d0350>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5a497d0610>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5a497d06d0>",
		fillcolor=turquoise,
		label="19:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5a497d0710>]",
		style=filled,
		typ=Block];
	"18:IF" -> "19:BL"	[cond="['we']",
		label=we,
		lineno=18];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5a497d0950>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"Leaf_16:AL"	[def_var="['ram']",
		label="Leaf_16:AL"];
	"19:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
}
