module divu47
#(parameter DATA_WIDTH = 66)
 (input [DATA_WIDTH - 1:0] n, output [DATA_WIDTH - 6:0] q);
  wire [DATA_WIDTH - 1:0] x0 = n;
  wire [DATA_WIDTH + 3:0] x1 = (({3'b0, x0} + 9) >> 1) + {3'b0, x0} + ({4'b0, x0} << 2) - ({4'b0, x0} >> 4)
                               + ((((((({4'b0, x0} >> 4) + {3'b0, x0}) >> 1) + {3'b0, x0}) >> 3) + {3'b0, x0}) >> 7);
  wire [DATA_WIDTH + 4:0] x2 = ({1'b0, x1} >> 23) + {1'b0, x1};
  wire [DATA_WIDTH - 6:0] x3 = (x2 >> 8);
  assign q = x3;
endmodule
