

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Sat Sep  2 22:24:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      769|      769|         3|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    129|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln193_1_fu_123_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln193_fu_135_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln194_fu_163_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln196_fu_194_p2       |         +|   0|  0|  13|          10|          10|
    |add_ln197_1_fu_237_p2     |         +|   0|  0|  14|          14|          14|
    |add_ln197_fu_205_p2       |         +|   0|  0|  13|          10|          10|
    |sub_ln197_fu_228_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln193_fu_117_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln194_fu_141_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln193_1_fu_155_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln193_fu_147_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 129|          89|          76|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_m_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_m_load               |   9|          2|    7|         14|
    |i_m_fu_58                               |   9|          2|    4|          8|
    |indvar_flatten44_fu_62                  |   9|          2|   10|         20|
    |j_m_fu_54                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln197_reg_295                     |  10|   0|   10|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_m_fu_58                             |   4|   0|    4|          0|
    |indvar_flatten44_fu_62                |  10|   0|   10|          0|
    |j_m_fu_54                             |   7|   0|    7|          0|
    |select_ln193_1_reg_283                |   4|   0|    4|          0|
    |select_ln193_1_reg_283_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln193_reg_278                  |   7|   0|    7|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  51|   0|   51|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|v90_address0  |  out|   10|   ap_memory|                                           v90|         array|
|v90_ce0       |  out|    1|   ap_memory|                                           v90|         array|
|v90_q0        |   in|   32|   ap_memory|                                           v90|         array|
|tmp           |   in|   10|     ap_none|                                           tmp|        scalar|
|v78_address0  |  out|   14|   ap_memory|                                           v78|         array|
|v78_ce0       |  out|    1|   ap_memory|                                           v78|         array|
|v78_we0       |  out|    1|   ap_memory|                                           v78|         array|
|v78_d0        |  out|   32|   ap_memory|                                           v78|         array|
+--------------+-----+-----+------------+----------------------------------------------+--------------+

