[13:50:50.992] <TB3>     INFO: *** Welcome to pxar ***
[13:50:50.992] <TB3>     INFO: *** Today: 2016/06/08
[13:50:50.999] <TB3>     INFO: *** Version: b2a7-dirty
[13:50:50.999] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:50:50.999] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:50.999] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//defaultMaskFile.dat
[13:50:50.999] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C15.dat
[13:50:51.076] <TB3>     INFO:         clk: 4
[13:50:51.076] <TB3>     INFO:         ctr: 4
[13:50:51.076] <TB3>     INFO:         sda: 19
[13:50:51.076] <TB3>     INFO:         tin: 9
[13:50:51.076] <TB3>     INFO:         level: 15
[13:50:51.076] <TB3>     INFO:         triggerdelay: 0
[13:50:51.076] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:50:51.076] <TB3>     INFO: Log level: DEBUG
[13:50:51.086] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:50:51.097] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:50:51.100] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:50:51.102] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:50:52.674] <TB3>     INFO: DUT info: 
[13:50:52.674] <TB3>     INFO: The DUT currently contains the following objects:
[13:50:52.674] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:50:52.674] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:50:52.674] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:50:52.674] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:50:52.674] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.674] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:50:52.675] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:50:52.676] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:52.677] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x26eff20
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2666770
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa321d94010
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa327fff510
[13:50:52.679] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7fa321d94010
[13:50:52.680] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[13:50:52.681] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:50:52.682] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.2 C
[13:50:52.682] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:50:53.082] <TB3>     INFO: enter 'restricted' command line mode
[13:50:53.082] <TB3>     INFO: enter test to run
[13:50:53.082] <TB3>     INFO:   test: FPIXTest no parameter change
[13:50:53.082] <TB3>     INFO:   running: fpixtest
[13:50:53.082] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:50:53.085] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:50:53.085] <TB3>     INFO: ######################################################################
[13:50:53.085] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:50:53.085] <TB3>     INFO: ######################################################################
[13:50:53.088] <TB3>     INFO: ######################################################################
[13:50:53.088] <TB3>     INFO: PixTestPretest::doTest()
[13:50:53.088] <TB3>     INFO: ######################################################################
[13:50:53.091] <TB3>     INFO:    ----------------------------------------------------------------------
[13:50:53.091] <TB3>     INFO:    PixTestPretest::programROC() 
[13:50:53.091] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:11.108] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:11.108] <TB3>     INFO: IA differences per ROC:  17.7 17.7 18.5 19.3 16.9 19.3 18.5 18.5 18.5 20.1 17.7 17.7 20.9 20.9 18.5 18.5
[13:51:11.174] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:11.174] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:51:11.174] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:11.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[13:51:11.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[13:51:11.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[13:51:11.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 24.6688 mA
[13:51:11.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8687 mA
[13:51:11.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:51:11.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 23.8687 mA
[13:51:11.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[13:51:12.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[13:51:12.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 24.6688 mA
[13:51:12.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.0687 mA
[13:51:12.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 24.6688 mA
[13:51:12.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 23.8687 mA
[13:51:12.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[13:51:12.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.8687 mA
[13:51:12.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.4688 mA
[13:51:12.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.6688 mA
[13:51:12.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 24.6688 mA
[13:51:13.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 23.8687 mA
[13:51:13.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:51:13.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[13:51:13.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[13:51:13.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[13:51:13.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 24.6688 mA
[13:51:13.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.0687 mA
[13:51:13.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 25.4688 mA
[13:51:13.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  76 Ia 23.0687 mA
[13:51:13.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 24.6688 mA
[13:51:14.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.0687 mA
[13:51:14.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  85 Ia 24.6688 mA
[13:51:14.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  82 Ia 24.6688 mA
[13:51:14.410] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 23.0687 mA
[13:51:14.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 25.4688 mA
[13:51:14.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[13:51:14.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6688 mA
[13:51:14.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8687 mA
[13:51:14.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[13:51:15.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[13:51:15.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[13:51:15.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[13:51:15.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[13:51:15.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[13:51:15.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.8687 mA
[13:51:15.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.4688 mA
[13:51:15.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  70 Ia 23.8687 mA
[13:51:15.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:51:15.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[13:51:16.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:51:16.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[13:51:16.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[13:51:16.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[13:51:16.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.0687 mA
[13:51:16.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.4688 mA
[13:51:16.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  77 Ia 23.0687 mA
[13:51:16.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 24.6688 mA
[13:51:16.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  80 Ia 23.8687 mA
[13:51:16.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:51:17.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[13:51:17.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[13:51:17.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 24.6688 mA
[13:51:17.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  79 Ia 23.8687 mA
[13:51:17.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[13:51:17.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:51:17.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[13:51:17.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  75
[13:51:17.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  87
[13:51:17.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:51:17.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  75
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  70
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:51:17.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:51:19.206] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:51:19.206] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  19.3  18.5  20.1  18.5  19.3  19.3  20.1  19.3  19.3  19.3  18.5
[13:51:19.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:19.237] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:19.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:19.373] <TB3>     INFO: Expecting 231680 events.
[13:51:27.629] <TB3>     INFO: 231680 events read in total (7536ms).
[13:51:27.784] <TB3>     INFO: Test took 8544ms.
[13:51:27.985] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:51:27.992] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 65
[13:51:27.000] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 63
[13:51:27.003] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 85 and Delta(CalDel) = 62
[13:51:28.007] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:51:28.010] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 63
[13:51:28.016] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 64
[13:51:28.020] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:51:28.026] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:51:28.030] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 90 and Delta(CalDel) = 58
[13:51:28.034] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:51:28.037] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:51:28.042] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 64
[13:51:28.045] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 103 and Delta(CalDel) = 59
[13:51:28.049] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 109 and Delta(CalDel) = 58
[13:51:28.053] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:51:28.103] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:28.135] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:28.135] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:28.135] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:28.273] <TB3>     INFO: Expecting 231680 events.
[13:51:36.699] <TB3>     INFO: 231680 events read in total (7711ms).
[13:51:36.705] <TB3>     INFO: Test took 8566ms.
[13:51:36.730] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[13:51:37.042] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[13:51:37.047] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[13:51:37.051] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:51:37.055] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:51:37.062] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[13:51:37.066] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[13:51:37.069] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:51:37.073] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28
[13:51:37.076] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[13:51:37.080] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:51:37.083] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:51:37.087] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31.5
[13:51:37.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:51:37.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:51:37.097] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[13:51:37.133] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:51:37.133] <TB3>     INFO: CalDel:      119   158   140   138   123   133   144   130   122   129   132   130   133   126   113   127
[13:51:37.133] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    52    51    51    51    51    51
[13:51:37.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C1.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C2.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C3.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C4.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C5.dat
[13:51:37.138] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C6.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C7.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C8.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C9.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C10.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C11.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C12.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C13.dat
[13:51:37.139] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C14.dat
[13:51:37.140] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:37.140] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:37.140] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:37.140] <TB3>     INFO: PixTestPretest::doTest() done, duration: 44 seconds
[13:51:37.140] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:51:37.225] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:51:37.226] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:51:37.226] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:51:37.226] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:51:37.228] <TB3>     INFO: ######################################################################
[13:51:37.228] <TB3>     INFO: PixTestTiming::doTest()
[13:51:37.228] <TB3>     INFO: ######################################################################
[13:51:37.229] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:37.229] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:51:37.229] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:37.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:51:39.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:51:41.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:51:43.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:51:45.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:51:48.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:51:50.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:51:52.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:51:55.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:51:57.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:51:59.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:52:01.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:52:04.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:52:06.498] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:52:08.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:52:11.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:52:13.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:14.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:16.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:17.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:52:19.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:20.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:52:22.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:52:23.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:52:25.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:52:27.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:52:30.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:52:32.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:52:35.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:52:38.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:52:41.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:52:45.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:52:48.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:52:49.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:52:51.080] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:52:52.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:52:54.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:52:55.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:52:57.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:52:58.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:53:00.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:53:02.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:53:04.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:53:07.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:53:08.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:53:10.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:53:13.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:53:15.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:53:17.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:53:19.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:53:22.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:53:24.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:53:26.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:53:29.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:53:31.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:53:33.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:53:35.900] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:53:38.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:53:40.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:53:42.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:53:45.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:53:47.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:53:49.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:53:51.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:53:54.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:56.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:58.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:00.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:03.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:05.485] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:07.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:10.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:12.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:14.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:16.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:19.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:21.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:23.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:25.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:28.246] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:30.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:43.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:44.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:46.059] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:47.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:49.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:50.617] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:52.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:53.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:55.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:57.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:58.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:00.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:02.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:03.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:05.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:07.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:08.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:10.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:11.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:55:13.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:55:14.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:55:16.492] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:55:18.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:55:19.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:55:21.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:55:24.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:55:26.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:55:28.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:55:30.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:55:33.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:55:35.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:55:37.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:55:39.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:55:42.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:55:44.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:55:46.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:55:49.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:55:51.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:55:53.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:55:55.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:55:58.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:00.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:02.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:05.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:07.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:56:09.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:56:11.832] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:56:14.603] <TB3>     INFO: TBM Phase Settings: 236
[13:56:14.603] <TB3>     INFO: 400MHz Phase: 3
[13:56:14.603] <TB3>     INFO: 160MHz Phase: 7
[13:56:14.603] <TB3>     INFO: Functional Phase Area: 4
[13:56:14.608] <TB3>     INFO: Test took 277380 ms.
[13:56:14.608] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:56:14.608] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:14.608] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:56:14.608] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:14.608] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:56:16.879] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:56:18.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:56:20.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:56:22.575] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:56:24.475] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:56:26.371] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:56:28.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:56:30.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:56:31.687] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:56:33.208] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:56:35.481] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:56:37.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:56:40.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:56:42.305] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:56:43.826] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:56:45.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:56:46.872] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:56:48.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:56:50.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:56:52.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:56:55.232] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:56:57.510] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:56:59.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:57:01.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:57:02.826] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:57:04.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:57:06.626] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:57:08.901] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:57:11.175] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:57:13.450] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:57:15.724] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:57:17.246] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:57:18.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:57:20.287] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:57:22.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:57:24.850] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:57:27.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:57:29.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:57:31.693] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:57:33.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:57:34.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:57:36.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:57:38.534] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:57:40.820] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:57:43.095] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:57:45.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:57:47.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:57:49.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:57:50.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:57:52.226] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:57:54.501] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:57:56.777] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:57:59.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:58:01.331] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:58:03.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:58:05.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:58:06.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:58:08.197] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:58:09.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:58:11.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:58:12.763] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:58:14.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:58:15.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:58:17.709] <TB3>     INFO: ROC Delay Settings: 228
[13:58:17.709] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:58:17.709] <TB3>     INFO: ROC Port 0 Delay: 4
[13:58:17.709] <TB3>     INFO: ROC Port 1 Delay: 4
[13:58:17.709] <TB3>     INFO: Functional ROC Area: 5
[13:58:17.713] <TB3>     INFO: Test took 123105 ms.
[13:58:17.713] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:58:17.713] <TB3>     INFO:    ----------------------------------------------------------------------
[13:58:17.713] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:58:17.713] <TB3>     INFO:    ----------------------------------------------------------------------
[13:58:18.854] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 a101 8000 4208 4208 4209 4209 4208 4208 4209 4209 e062 c000 
[13:58:18.854] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 a102 8040 4208 4209 4208 4208 4208 4209 4208 4209 e022 c000 
[13:58:18.854] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 a103 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 
[13:58:18.854] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:58:33.425] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:33.425] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:58:48.093] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:48.093] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:59:02.528] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:02.528] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:59:16.896] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:16.896] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:59:31.294] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:31.294] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:59:45.801] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:45.801] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:00:00.022] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:00.022] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:00:14.238] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:14.238] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:00:28.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:28.469] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:00:42.719] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:43.101] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:43.114] <TB3>     INFO: Decoding statistics:
[14:00:43.115] <TB3>     INFO:   General information:
[14:00:43.115] <TB3>     INFO: 	 16bit words read:         240000000
[14:00:43.115] <TB3>     INFO: 	 valid events total:       20000000
[14:00:43.115] <TB3>     INFO: 	 empty events:             20000000
[14:00:43.115] <TB3>     INFO: 	 valid events with pixels: 0
[14:00:43.115] <TB3>     INFO: 	 valid pixel hits:         0
[14:00:43.115] <TB3>     INFO:   Event errors: 	           0
[14:00:43.115] <TB3>     INFO: 	 start marker:             0
[14:00:43.115] <TB3>     INFO: 	 stop marker:              0
[14:00:43.115] <TB3>     INFO: 	 overflow:                 0
[14:00:43.115] <TB3>     INFO: 	 invalid 5bit words:       0
[14:00:43.115] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:00:43.115] <TB3>     INFO:   TBM errors: 		           0
[14:00:43.115] <TB3>     INFO: 	 flawed TBM headers:       0
[14:00:43.115] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:00:43.115] <TB3>     INFO: 	 event ID mismatches:      0
[14:00:43.115] <TB3>     INFO:   ROC errors: 		           0
[14:00:43.115] <TB3>     INFO: 	 missing ROC header(s):    0
[14:00:43.115] <TB3>     INFO: 	 misplaced readback start: 0
[14:00:43.115] <TB3>     INFO:   Pixel decoding errors:	   0
[14:00:43.115] <TB3>     INFO: 	 pixel data incomplete:    0
[14:00:43.115] <TB3>     INFO: 	 pixel address:            0
[14:00:43.115] <TB3>     INFO: 	 pulse height fill bit:    0
[14:00:43.115] <TB3>     INFO: 	 buffer corruption:        0
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO:    Read back bit status: 1
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO:    Timings are good!
[14:00:43.115] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.115] <TB3>     INFO: Test took 145402 ms.
[14:00:43.115] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:00:43.115] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:00:43.116] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:00:43.116] <TB3>     INFO: PixTestTiming::doTest took 545890 ms.
[14:00:43.116] <TB3>     INFO: PixTestTiming::doTest() done
[14:00:43.116] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:00:43.116] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:00:43.116] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:00:43.116] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:00:43.116] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:00:43.117] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:00:43.117] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:00:43.467] <TB3>     INFO: ######################################################################
[14:00:43.468] <TB3>     INFO: PixTestAlive::doTest()
[14:00:43.468] <TB3>     INFO: ######################################################################
[14:00:43.472] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.472] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:00:43.472] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:43.473] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:00:43.819] <TB3>     INFO: Expecting 41600 events.
[14:00:47.939] <TB3>     INFO: 41600 events read in total (3405ms).
[14:00:47.940] <TB3>     INFO: Test took 4467ms.
[14:00:47.948] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:47.948] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:00:47.948] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:00:48.327] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:00:48.327] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    3    0    0    2    0    0    0    0
[14:00:48.328] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    3    0    0    2    0    0    0    0
[14:00:48.331] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:48.331] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:00:48.331] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:48.332] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:00:48.675] <TB3>     INFO: Expecting 41600 events.
[14:00:51.654] <TB3>     INFO: 41600 events read in total (2264ms).
[14:00:51.655] <TB3>     INFO: Test took 3323ms.
[14:00:51.655] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:51.655] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:00:51.655] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:00:51.656] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:00:52.063] <TB3>     INFO: PixTestAlive::maskTest() done
[14:00:52.063] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:52.065] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:52.065] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:00:52.066] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:52.067] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:00:52.417] <TB3>     INFO: Expecting 41600 events.
[14:00:56.513] <TB3>     INFO: 41600 events read in total (3381ms).
[14:00:56.513] <TB3>     INFO: Test took 4446ms.
[14:00:56.521] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:56.521] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:00:56.521] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:00:56.896] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:00:56.896] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:00:56.896] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:00:56.896] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:00:56.904] <TB3>     INFO: ######################################################################
[14:00:56.905] <TB3>     INFO: PixTestTrim::doTest()
[14:00:56.905] <TB3>     INFO: ######################################################################
[14:00:56.907] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:56.907] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:00:56.907] <TB3>     INFO:    ----------------------------------------------------------------------
[14:00:56.984] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:00:56.984] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:00:57.008] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:57.008] <TB3>     INFO:     run 1 of 1
[14:00:57.008] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:57.351] <TB3>     INFO: Expecting 5025280 events.
[14:01:43.505] <TB3>     INFO: 1413800 events read in total (45439ms).
[14:02:28.468] <TB3>     INFO: 2810824 events read in total (90402ms).
[14:03:13.486] <TB3>     INFO: 4217824 events read in total (135421ms).
[14:03:39.247] <TB3>     INFO: 5025280 events read in total (161181ms).
[14:03:39.288] <TB3>     INFO: Test took 162280ms.
[14:03:39.345] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:39.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:40.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:42.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:43.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:44.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:46.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:47.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:48.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:50.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:51.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:53.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:54.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:55.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:57.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:58.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:59.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:01.325] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299839488
[14:04:01.328] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.822 minThrLimit = 103.763 minThrNLimit = 128.378 -> result = 103.822 -> 103
[14:04:01.329] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4362 minThrLimit = 85.4169 minThrNLimit = 109.772 -> result = 85.4362 -> 85
[14:04:01.329] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5807 minThrLimit = 90.4265 minThrNLimit = 110.886 -> result = 90.5807 -> 90
[14:04:01.329] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3259 minThrLimit = 93.3151 minThrNLimit = 118.777 -> result = 93.3259 -> 93
[14:04:01.330] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2083 minThrLimit = 91.1443 minThrNLimit = 112.057 -> result = 91.2083 -> 91
[14:04:01.330] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4284 minThrLimit = 94.4239 minThrNLimit = 115.389 -> result = 94.4284 -> 94
[14:04:01.331] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6313 minThrLimit = 91.627 minThrNLimit = 113.973 -> result = 91.6313 -> 91
[14:04:01.331] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8535 minThrLimit = 99.835 minThrNLimit = 123.019 -> result = 99.8535 -> 99
[14:04:01.331] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6731 minThrLimit = 88.6678 minThrNLimit = 109.671 -> result = 88.6731 -> 88
[14:04:01.332] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4555 minThrLimit = 98.4542 minThrNLimit = 122.849 -> result = 98.4555 -> 98
[14:04:01.332] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.266 minThrLimit = 103.234 minThrNLimit = 128.738 -> result = 103.266 -> 103
[14:04:01.333] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1497 minThrLimit = 97.1415 minThrNLimit = 116.523 -> result = 97.1497 -> 97
[14:04:01.333] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.541 minThrLimit = 105.489 minThrNLimit = 129.044 -> result = 105.541 -> 105
[14:04:01.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.451 minThrLimit = 100.406 minThrNLimit = 121.86 -> result = 100.451 -> 100
[14:04:01.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.961 minThrLimit = 104.956 minThrNLimit = 129.815 -> result = 104.961 -> 104
[14:04:01.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3611 minThrLimit = 93.3428 minThrNLimit = 114.667 -> result = 93.3611 -> 93
[14:04:01.334] <TB3>     INFO: ROC 0 VthrComp = 103
[14:04:01.335] <TB3>     INFO: ROC 1 VthrComp = 85
[14:04:01.335] <TB3>     INFO: ROC 2 VthrComp = 90
[14:04:01.335] <TB3>     INFO: ROC 3 VthrComp = 93
[14:04:01.335] <TB3>     INFO: ROC 4 VthrComp = 91
[14:04:01.335] <TB3>     INFO: ROC 5 VthrComp = 94
[14:04:01.336] <TB3>     INFO: ROC 6 VthrComp = 91
[14:04:01.336] <TB3>     INFO: ROC 7 VthrComp = 99
[14:04:01.336] <TB3>     INFO: ROC 8 VthrComp = 88
[14:04:01.336] <TB3>     INFO: ROC 9 VthrComp = 98
[14:04:01.336] <TB3>     INFO: ROC 10 VthrComp = 103
[14:04:01.336] <TB3>     INFO: ROC 11 VthrComp = 97
[14:04:01.336] <TB3>     INFO: ROC 12 VthrComp = 105
[14:04:01.336] <TB3>     INFO: ROC 13 VthrComp = 100
[14:04:01.336] <TB3>     INFO: ROC 14 VthrComp = 104
[14:04:01.336] <TB3>     INFO: ROC 15 VthrComp = 93
[14:04:01.336] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:04:01.336] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:01.355] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:01.355] <TB3>     INFO:     run 1 of 1
[14:04:01.355] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:01.698] <TB3>     INFO: Expecting 5025280 events.
[14:04:37.930] <TB3>     INFO: 884168 events read in total (35512ms).
[14:05:11.878] <TB3>     INFO: 1768128 events read in total (69460ms).
[14:05:47.731] <TB3>     INFO: 2652040 events read in total (105313ms).
[14:06:23.859] <TB3>     INFO: 3526664 events read in total (141441ms).
[14:07:00.069] <TB3>     INFO: 4397056 events read in total (177651ms).
[14:07:25.222] <TB3>     INFO: 5025280 events read in total (202804ms).
[14:07:25.299] <TB3>     INFO: Test took 203945ms.
[14:07:25.481] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:25.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:27.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:28.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:30.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:32.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:33.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:35.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:36.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:38.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:40.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:41.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:43.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:44.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:46.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:48.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:49.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:51.361] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310435840
[14:07:51.365] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.0263 for pixel 7/4 mean/min/max = 45.9525/32.8525/59.0524
[14:07:51.365] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.2738 for pixel 0/32 mean/min/max = 43.6373/32.5801/54.6945
[14:07:51.365] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.7065 for pixel 1/12 mean/min/max = 45.4595/34.1135/56.8054
[14:07:51.366] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.5812 for pixel 6/79 mean/min/max = 44.0529/33.4085/54.6973
[14:07:51.366] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3297 for pixel 17/26 mean/min/max = 45.7296/33.9072/57.5521
[14:07:51.366] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.253 for pixel 20/3 mean/min/max = 44.6819/32.9454/56.4184
[14:07:51.367] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.8099 for pixel 24/5 mean/min/max = 45.5611/34.2941/56.828
[14:07:51.367] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3926 for pixel 10/2 mean/min/max = 44.8221/32.2286/57.4156
[14:07:51.367] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1813 for pixel 16/0 mean/min/max = 45.8783/34.4721/57.2844
[14:07:51.368] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9111 for pixel 20/77 mean/min/max = 43.8008/31.4785/56.1231
[14:07:51.368] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.6942 for pixel 0/53 mean/min/max = 47.0927/32.2873/61.898
[14:07:51.368] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.5581 for pixel 0/67 mean/min/max = 45.0824/32.4735/57.6913
[14:07:51.369] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.1697 for pixel 3/79 mean/min/max = 46.923/34.6441/59.2018
[14:07:51.369] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6693 for pixel 0/9 mean/min/max = 44.4014/32.0234/56.7794
[14:07:51.369] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.2444 for pixel 4/22 mean/min/max = 48.382/34.4064/62.3577
[14:07:51.370] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9467 for pixel 1/2 mean/min/max = 45.7252/33.2492/58.2013
[14:07:51.370] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:07:51.505] <TB3>     INFO: Expecting 411648 events.
[14:07:58.003] <TB3>     INFO: 411648 events read in total (6777ms).
[14:07:59.010] <TB3>     INFO: Expecting 411648 events.
[14:08:06.618] <TB3>     INFO: 411648 events read in total (6940ms).
[14:08:06.628] <TB3>     INFO: Expecting 411648 events.
[14:08:14.184] <TB3>     INFO: 411648 events read in total (6891ms).
[14:08:14.196] <TB3>     INFO: Expecting 411648 events.
[14:08:21.733] <TB3>     INFO: 411648 events read in total (6871ms).
[14:08:21.746] <TB3>     INFO: Expecting 411648 events.
[14:08:29.399] <TB3>     INFO: 411648 events read in total (6990ms).
[14:08:29.415] <TB3>     INFO: Expecting 411648 events.
[14:08:36.969] <TB3>     INFO: 411648 events read in total (6894ms).
[14:08:36.987] <TB3>     INFO: Expecting 411648 events.
[14:08:44.453] <TB3>     INFO: 411648 events read in total (6812ms).
[14:08:44.475] <TB3>     INFO: Expecting 411648 events.
[14:08:52.152] <TB3>     INFO: 411648 events read in total (7026ms).
[14:08:52.177] <TB3>     INFO: Expecting 411648 events.
[14:08:59.907] <TB3>     INFO: 411648 events read in total (7082ms).
[14:08:59.933] <TB3>     INFO: Expecting 411648 events.
[14:09:07.460] <TB3>     INFO: 411648 events read in total (6879ms).
[14:09:07.491] <TB3>     INFO: Expecting 411648 events.
[14:09:15.112] <TB3>     INFO: 411648 events read in total (6982ms).
[14:09:15.141] <TB3>     INFO: Expecting 411648 events.
[14:09:22.695] <TB3>     INFO: 411648 events read in total (6906ms).
[14:09:22.727] <TB3>     INFO: Expecting 411648 events.
[14:09:30.347] <TB3>     INFO: 411648 events read in total (6973ms).
[14:09:30.382] <TB3>     INFO: Expecting 411648 events.
[14:09:37.990] <TB3>     INFO: 411648 events read in total (6966ms).
[14:09:38.028] <TB3>     INFO: Expecting 411648 events.
[14:09:45.636] <TB3>     INFO: 411648 events read in total (6968ms).
[14:09:45.678] <TB3>     INFO: Expecting 411648 events.
[14:09:53.308] <TB3>     INFO: 411648 events read in total (6999ms).
[14:09:53.350] <TB3>     INFO: Test took 121980ms.
[14:09:53.843] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 105; old thr = 34.8465 ... break
[14:09:53.879] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.06 < 35 for itrim = 93; old thr = 34.5135 ... break
[14:09:53.911] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8316 < 35 for itrim+1 = 96; old thr = 34.3986 ... break
[14:09:53.943] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7243 < 35 for itrim+1 = 90; old thr = 34.9199 ... break
[14:09:53.980] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1637 < 35 for itrim = 102; old thr = 34.6996 ... break
[14:09:54.016] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2151 < 35 for itrim = 98; old thr = 34.6841 ... break
[14:09:54.058] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0732 < 35 for itrim = 109; old thr = 34.0853 ... break
[14:09:54.094] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0806 < 35 for itrim+1 = 106; old thr = 34.4665 ... break
[14:09:54.129] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5236 < 35 for itrim = 99; old thr = 34.1487 ... break
[14:09:54.168] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5309 < 35 for itrim = 99; old thr = 34.358 ... break
[14:09:54.189] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0727 < 35 for itrim = 96; old thr = 33.9105 ... break
[14:09:54.213] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2054 < 35 for itrim = 92; old thr = 34.6837 ... break
[14:09:54.240] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1763 < 35 for itrim = 101; old thr = 34.8225 ... break
[14:09:54.269] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.143 < 35 for itrim = 97; old thr = 34.065 ... break
[14:09:54.298] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0376 < 35 for itrim = 113; old thr = 34.4302 ... break
[14:09:54.328] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0652 < 35 for itrim+1 = 101; old thr = 34.66 ... break
[14:09:54.405] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:09:54.416] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:54.416] <TB3>     INFO:     run 1 of 1
[14:09:54.416] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:54.758] <TB3>     INFO: Expecting 5025280 events.
[14:10:30.548] <TB3>     INFO: 869184 events read in total (35075ms).
[14:11:04.875] <TB3>     INFO: 1738304 events read in total (69402ms).
[14:11:39.624] <TB3>     INFO: 2607768 events read in total (104151ms).
[14:12:14.655] <TB3>     INFO: 3466792 events read in total (139182ms).
[14:12:49.844] <TB3>     INFO: 4321584 events read in total (174371ms).
[14:13:18.662] <TB3>     INFO: 5025280 events read in total (203189ms).
[14:13:18.736] <TB3>     INFO: Test took 204320ms.
[14:13:18.917] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:19.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:20.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:22.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:23.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:25.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:26.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:28.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:29.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:31.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:33.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:34.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:36.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:37.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:39.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:40.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:42.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:43.926] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309088256
[14:13:43.927] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.318523 .. 49.652331
[14:13:43.001] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:13:44.012] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:44.012] <TB3>     INFO:     run 1 of 1
[14:13:44.012] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:44.356] <TB3>     INFO: Expecting 1996800 events.
[14:14:26.305] <TB3>     INFO: 1171624 events read in total (41228ms).
[14:14:55.876] <TB3>     INFO: 1996800 events read in total (70799ms).
[14:14:55.900] <TB3>     INFO: Test took 71888ms.
[14:14:55.947] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:56.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:57.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:58.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:59.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:00.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:01.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:02.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:03.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:04.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:05.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:06.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:07.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:08.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:09.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:10.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:11.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:12.042] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238067712
[14:15:12.122] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.301482 .. 45.848946
[14:15:12.197] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:15:12.207] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:12.207] <TB3>     INFO:     run 1 of 1
[14:15:12.207] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:12.549] <TB3>     INFO: Expecting 1597440 events.
[14:15:54.167] <TB3>     INFO: 1141712 events read in total (40903ms).
[14:16:10.782] <TB3>     INFO: 1597440 events read in total (57518ms).
[14:16:10.795] <TB3>     INFO: Test took 58588ms.
[14:16:10.830] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:10.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:11.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:12.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:13.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:14.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:15.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:16.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:17.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:18.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:19.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:20.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:21.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:22.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:23.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:24.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:25.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:26.406] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262225920
[14:16:26.488] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.390562 .. 42.485595
[14:16:26.567] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:16:26.578] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:26.578] <TB3>     INFO:     run 1 of 1
[14:16:26.578] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:26.924] <TB3>     INFO: Expecting 1397760 events.
[14:17:08.405] <TB3>     INFO: 1153032 events read in total (40765ms).
[14:17:17.471] <TB3>     INFO: 1397760 events read in total (49831ms).
[14:17:17.485] <TB3>     INFO: Test took 50907ms.
[14:17:17.517] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:17.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:18.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:19.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:20.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:21.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:22.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:23.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:24.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:25.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:26.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:27.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:28.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:29.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:31.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:32.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:33.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:34.578] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336003072
[14:17:34.662] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.924791 .. 42.429639
[14:17:34.736] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:17:34.754] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:34.754] <TB3>     INFO:     run 1 of 1
[14:17:34.754] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:35.209] <TB3>     INFO: Expecting 1264640 events.
[14:18:17.026] <TB3>     INFO: 1114240 events read in total (41102ms).
[14:18:22.947] <TB3>     INFO: 1264640 events read in total (47023ms).
[14:18:22.960] <TB3>     INFO: Test took 48206ms.
[14:18:22.990] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:23.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:24.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:25.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:25.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:26.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:27.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:28.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:29.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:30.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:31.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:32.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:33.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:34.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:35.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:36.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:37.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:38.391] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346296320
[14:18:38.476] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:18:38.476] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:18:38.486] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:38.486] <TB3>     INFO:     run 1 of 1
[14:18:38.486] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:38.828] <TB3>     INFO: Expecting 1364480 events.
[14:19:18.823] <TB3>     INFO: 1075328 events read in total (39280ms).
[14:19:29.784] <TB3>     INFO: 1364480 events read in total (50241ms).
[14:19:29.797] <TB3>     INFO: Test took 51311ms.
[14:19:29.830] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:29.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:30.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:31.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:32.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:33.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:34.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:35.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:36.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:37.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:39.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:40.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:41.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:42.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:43.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:44.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:45.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:46.928] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356487168
[14:19:46.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[14:19:46.981] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[14:19:46.983] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[14:19:46.984] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[14:19:46.985] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[14:19:46.985] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[14:19:46.986] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[14:19:46.987] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[14:19:46.987] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[14:19:46.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[14:19:46.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[14:19:46.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[14:19:46.994] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[14:19:46.994] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[14:19:46.995] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[14:19:46.995] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[14:19:46.996] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C0.dat
[14:19:46.003] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C1.dat
[14:19:47.010] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C2.dat
[14:19:47.018] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C3.dat
[14:19:47.027] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C4.dat
[14:19:47.040] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C5.dat
[14:19:47.048] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C6.dat
[14:19:47.058] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C7.dat
[14:19:47.065] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C8.dat
[14:19:47.072] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C9.dat
[14:19:47.080] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C10.dat
[14:19:47.087] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C11.dat
[14:19:47.095] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C12.dat
[14:19:47.102] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C13.dat
[14:19:47.109] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C14.dat
[14:19:47.117] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C15.dat
[14:19:47.124] <TB3>     INFO: PixTestTrim::trimTest() done
[14:19:47.124] <TB3>     INFO: vtrim:     105  93  96  90 102  98 109 106  99  99  96  92 101  97 113 101 
[14:19:47.124] <TB3>     INFO: vthrcomp:  103  85  90  93  91  94  91  99  88  98 103  97 105 100 104  93 
[14:19:47.124] <TB3>     INFO: vcal mean:  34.99  34.97  35.00  34.97  34.96  34.98  34.98  34.94  34.96  34.91  35.00  34.99  34.96  34.98  34.99  34.95 
[14:19:47.124] <TB3>     INFO: vcal RMS:    0.86   0.73   0.80   0.76   0.84   0.82   0.82   0.87   1.25   0.85   0.87   1.14   0.83   0.87   0.87   0.83 
[14:19:47.124] <TB3>     INFO: bits mean:   9.19   9.51   9.39   9.71   9.38   9.85   9.53   9.85   9.39  10.24   8.83   9.26   8.49   9.45   8.49   9.46 
[14:19:47.124] <TB3>     INFO: bits RMS:    2.70   2.72   2.54   2.52   2.55   2.48   2.40   2.62   2.45   2.54   2.86   2.87   2.67   2.81   2.56   2.59 
[14:19:47.135] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:47.135] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:19:47.135] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:47.138] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:19:47.138] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:19:47.156] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:47.156] <TB3>     INFO:     run 1 of 1
[14:19:47.156] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:47.567] <TB3>     INFO: Expecting 4160000 events.
[14:20:34.901] <TB3>     INFO: 1143865 events read in total (46619ms).
[14:21:20.152] <TB3>     INFO: 2278865 events read in total (91870ms).
[14:22:04.875] <TB3>     INFO: 3400140 events read in total (136593ms).
[14:22:35.906] <TB3>     INFO: 4160000 events read in total (167624ms).
[14:22:35.959] <TB3>     INFO: Test took 168803ms.
[14:22:36.078] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:36.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:38.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:40.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:42.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:44.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:45.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:47.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:49.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:51.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:53.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:55.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:57.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:59.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:01.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:03.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:05.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:07.607] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388808704
[14:23:07.609] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:23:07.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:23:07.685] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[14:23:07.697] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:07.697] <TB3>     INFO:     run 1 of 1
[14:23:07.698] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:08.047] <TB3>     INFO: Expecting 3744000 events.
[14:23:54.875] <TB3>     INFO: 1158565 events read in total (46113ms).
[14:24:40.851] <TB3>     INFO: 2305260 events read in total (92089ms).
[14:25:26.825] <TB3>     INFO: 3438750 events read in total (138063ms).
[14:25:39.351] <TB3>     INFO: 3744000 events read in total (150589ms).
[14:25:39.392] <TB3>     INFO: Test took 151694ms.
[14:25:39.498] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:39.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:41.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:43.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:45.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:46.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:48.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:50.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:52.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:53.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:55.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:57.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:59.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:00.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:02.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:04.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:06.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:08.046] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388833280
[14:26:08.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:26:08.123] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:26:08.123] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:26:08.134] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:08.134] <TB3>     INFO:     run 1 of 1
[14:26:08.134] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:08.476] <TB3>     INFO: Expecting 3473600 events.
[14:26:57.038] <TB3>     INFO: 1207665 events read in total (47847ms).
[14:27:44.254] <TB3>     INFO: 2397860 events read in total (95063ms).
[14:28:27.124] <TB3>     INFO: 3473600 events read in total (137933ms).
[14:28:27.168] <TB3>     INFO: Test took 139034ms.
[14:28:27.253] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:27.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:29.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:30.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:32.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:34.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:35.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:37.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:39.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:40.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:42.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:44.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:45.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:47.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:49.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:50.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:52.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:54.338] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388833280
[14:28:54.339] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:28:54.414] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:28:54.414] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:28:54.424] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:54.424] <TB3>     INFO:     run 1 of 1
[14:28:54.424] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:54.768] <TB3>     INFO: Expecting 3494400 events.
[14:29:46.021] <TB3>     INFO: 1203135 events read in total (50538ms).
[14:30:33.311] <TB3>     INFO: 2389305 events read in total (97828ms).
[14:31:17.552] <TB3>     INFO: 3494400 events read in total (142069ms).
[14:31:17.594] <TB3>     INFO: Test took 143170ms.
[14:31:17.686] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:17.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:19.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:21.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:23.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:24.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:26.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:28.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:29.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:31.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:33.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:35.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:36.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:38.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:40.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:41.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:43.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:45.110] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388833280
[14:31:45.111] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:31:45.185] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:31:45.185] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:31:45.196] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:45.196] <TB3>     INFO:     run 1 of 1
[14:31:45.196] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:45.539] <TB3>     INFO: Expecting 3452800 events.
[14:32:37.315] <TB3>     INFO: 1211040 events read in total (51060ms).
[14:33:24.520] <TB3>     INFO: 2404270 events read in total (98265ms).
[14:34:06.352] <TB3>     INFO: 3452800 events read in total (140098ms).
[14:34:06.395] <TB3>     INFO: Test took 141200ms.
[14:34:06.488] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:06.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:08.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:10.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:11.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:13.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:15.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:16.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:18.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:20.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:21.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:23.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:25.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:26.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:28.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:30.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:31.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:33.452] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388833280
[14:34:33.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.1551, thr difference RMS: 1.30742
[14:34:33.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.3631, thr difference RMS: 1.21307
[14:34:33.453] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.90622, thr difference RMS: 1.61293
[14:34:33.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.98159, thr difference RMS: 1.48145
[14:34:33.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.53911, thr difference RMS: 1.74425
[14:34:33.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.44295, thr difference RMS: 1.56549
[14:34:33.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.43564, thr difference RMS: 1.58837
[14:34:33.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.63021, thr difference RMS: 1.78984
[14:34:33.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.17757, thr difference RMS: 1.57244
[14:34:33.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.05651, thr difference RMS: 1.93585
[14:34:33.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 12.4892, thr difference RMS: 1.32457
[14:34:33.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.05706, thr difference RMS: 1.68307
[14:34:33.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.9304, thr difference RMS: 1.25963
[14:34:33.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.1818, thr difference RMS: 1.51418
[14:34:33.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.0022, thr difference RMS: 1.31833
[14:34:33.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.83897, thr difference RMS: 1.572
[14:34:33.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.169, thr difference RMS: 1.28952
[14:34:33.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.18578, thr difference RMS: 1.21037
[14:34:33.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.90848, thr difference RMS: 1.62515
[14:34:33.457] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.02469, thr difference RMS: 1.47415
[14:34:33.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.43227, thr difference RMS: 1.74255
[14:34:33.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.36747, thr difference RMS: 1.57826
[14:34:33.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.42637, thr difference RMS: 1.5779
[14:34:33.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.63215, thr difference RMS: 1.82293
[14:34:33.458] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.20787, thr difference RMS: 1.56206
[14:34:33.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.07028, thr difference RMS: 1.92541
[14:34:33.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 12.6062, thr difference RMS: 1.31518
[14:34:33.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.02515, thr difference RMS: 1.6745
[14:34:33.459] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.9552, thr difference RMS: 1.26001
[14:34:33.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.06881, thr difference RMS: 1.5036
[14:34:33.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.9138, thr difference RMS: 1.31091
[14:34:33.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.80813, thr difference RMS: 1.57142
[14:34:33.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.2416, thr difference RMS: 1.3037
[14:34:33.460] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.11744, thr difference RMS: 1.16081
[14:34:33.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.03403, thr difference RMS: 1.61176
[14:34:33.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.16041, thr difference RMS: 1.4743
[14:34:33.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.46751, thr difference RMS: 1.72891
[14:34:33.461] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.43075, thr difference RMS: 1.55434
[14:34:33.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.44909, thr difference RMS: 1.57676
[14:34:33.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.72223, thr difference RMS: 1.78878
[14:34:33.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.37192, thr difference RMS: 1.55315
[14:34:33.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.15463, thr difference RMS: 1.94411
[14:34:33.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 12.8039, thr difference RMS: 1.30203
[14:34:33.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.16264, thr difference RMS: 1.67845
[14:34:33.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.9914, thr difference RMS: 1.24503
[14:34:33.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.99141, thr difference RMS: 1.50039
[14:34:33.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.9611, thr difference RMS: 1.29881
[14:34:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.10124, thr difference RMS: 1.56662
[14:34:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.31, thr difference RMS: 1.28495
[14:34:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.1615, thr difference RMS: 1.18114
[14:34:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.10738, thr difference RMS: 1.61045
[14:34:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.30466, thr difference RMS: 1.46264
[14:34:33.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.45259, thr difference RMS: 1.75225
[14:34:33.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.65777, thr difference RMS: 1.55552
[14:34:33.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.52986, thr difference RMS: 1.57829
[14:34:33.465] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.74966, thr difference RMS: 1.8025
[14:34:33.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.45286, thr difference RMS: 1.55673
[14:34:33.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.28543, thr difference RMS: 1.95146
[14:34:33.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 12.9429, thr difference RMS: 1.32294
[14:34:33.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.3452, thr difference RMS: 1.64546
[14:34:33.466] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.0906, thr difference RMS: 1.27014
[14:34:33.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.00336, thr difference RMS: 1.53001
[14:34:33.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.9086, thr difference RMS: 1.30427
[14:34:33.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.22765, thr difference RMS: 1.56446
[14:34:33.573] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:34:33.575] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2016 seconds
[14:34:33.575] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:34:34.306] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:34:34.306] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:34:34.309] <TB3>     INFO: ######################################################################
[14:34:34.309] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:34:34.309] <TB3>     INFO: ######################################################################
[14:34:34.309] <TB3>     INFO:    ----------------------------------------------------------------------
[14:34:34.309] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:34:34.309] <TB3>     INFO:    ----------------------------------------------------------------------
[14:34:34.309] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:34:34.321] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:34:34.321] <TB3>     INFO:     run 1 of 1
[14:34:34.321] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:34.667] <TB3>     INFO: Expecting 59072000 events.
[14:35:05.474] <TB3>     INFO: 1072400 events read in total (30092ms).
[14:35:33.836] <TB3>     INFO: 2141200 events read in total (58454ms).
[14:36:02.126] <TB3>     INFO: 3209000 events read in total (86744ms).
[14:36:30.630] <TB3>     INFO: 4281200 events read in total (115248ms).
[14:36:59.248] <TB3>     INFO: 5349600 events read in total (143866ms).
[14:37:27.986] <TB3>     INFO: 6418200 events read in total (172604ms).
[14:37:56.241] <TB3>     INFO: 7490400 events read in total (200859ms).
[14:38:25.254] <TB3>     INFO: 8559000 events read in total (229872ms).
[14:38:54.311] <TB3>     INFO: 9627200 events read in total (258929ms).
[14:39:23.242] <TB3>     INFO: 10699400 events read in total (287860ms).
[14:39:52.138] <TB3>     INFO: 11767800 events read in total (316756ms).
[14:40:21.008] <TB3>     INFO: 12836400 events read in total (345626ms).
[14:40:50.066] <TB3>     INFO: 13908800 events read in total (374684ms).
[14:41:19.024] <TB3>     INFO: 14977000 events read in total (403642ms).
[14:41:48.031] <TB3>     INFO: 16045400 events read in total (432649ms).
[14:42:17.011] <TB3>     INFO: 17117600 events read in total (461629ms).
[14:42:45.003] <TB3>     INFO: 18186200 events read in total (490621ms).
[14:43:14.814] <TB3>     INFO: 19254600 events read in total (519432ms).
[14:43:43.878] <TB3>     INFO: 20326400 events read in total (548496ms).
[14:44:12.822] <TB3>     INFO: 21395400 events read in total (577441ms).
[14:44:41.742] <TB3>     INFO: 22463400 events read in total (606360ms).
[14:45:10.748] <TB3>     INFO: 23535200 events read in total (635366ms).
[14:45:39.836] <TB3>     INFO: 24604400 events read in total (664454ms).
[14:46:08.796] <TB3>     INFO: 25672800 events read in total (693414ms).
[14:46:37.680] <TB3>     INFO: 26744200 events read in total (722298ms).
[14:47:06.721] <TB3>     INFO: 27813600 events read in total (751339ms).
[14:47:35.541] <TB3>     INFO: 28882400 events read in total (780159ms).
[14:48:04.438] <TB3>     INFO: 29954200 events read in total (809056ms).
[14:48:33.178] <TB3>     INFO: 31023000 events read in total (837796ms).
[14:49:02.142] <TB3>     INFO: 32090600 events read in total (866760ms).
[14:49:31.208] <TB3>     INFO: 33161200 events read in total (895826ms).
[14:50:00.290] <TB3>     INFO: 34230800 events read in total (924908ms).
[14:50:29.130] <TB3>     INFO: 35299200 events read in total (953748ms).
[14:50:57.985] <TB3>     INFO: 36367600 events read in total (982603ms).
[14:51:26.925] <TB3>     INFO: 37439000 events read in total (1011543ms).
[14:51:55.840] <TB3>     INFO: 38507600 events read in total (1040458ms).
[14:52:24.725] <TB3>     INFO: 39575800 events read in total (1069343ms).
[14:52:53.720] <TB3>     INFO: 40647600 events read in total (1098338ms).
[14:53:22.559] <TB3>     INFO: 41715800 events read in total (1127177ms).
[14:53:51.360] <TB3>     INFO: 42783000 events read in total (1155978ms).
[14:54:20.277] <TB3>     INFO: 43852000 events read in total (1184895ms).
[14:54:49.148] <TB3>     INFO: 44922800 events read in total (1213766ms).
[14:55:17.987] <TB3>     INFO: 45990200 events read in total (1242605ms).
[14:55:46.004] <TB3>     INFO: 47058000 events read in total (1271622ms).
[14:56:15.893] <TB3>     INFO: 48129000 events read in total (1300511ms).
[14:56:44.865] <TB3>     INFO: 49198000 events read in total (1329483ms).
[14:57:13.795] <TB3>     INFO: 50265800 events read in total (1358413ms).
[14:57:42.822] <TB3>     INFO: 51333400 events read in total (1387440ms).
[14:58:11.823] <TB3>     INFO: 52403800 events read in total (1416441ms).
[14:58:40.942] <TB3>     INFO: 53472800 events read in total (1445560ms).
[14:59:09.853] <TB3>     INFO: 54540400 events read in total (1474471ms).
[14:59:38.852] <TB3>     INFO: 55610000 events read in total (1503470ms).
[15:00:07.769] <TB3>     INFO: 56680600 events read in total (1532387ms).
[15:00:36.613] <TB3>     INFO: 57748200 events read in total (1561231ms).
[15:01:05.541] <TB3>     INFO: 58816800 events read in total (1590159ms).
[15:01:12.727] <TB3>     INFO: 59072000 events read in total (1597345ms).
[15:01:12.749] <TB3>     INFO: Test took 1598428ms.
[15:01:12.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:12.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:12.946] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:14.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:14.136] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:15.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:15.332] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:16.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:16.528] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:17.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:17.717] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:18.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:18.891] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:20.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:20.075] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:21.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:21.250] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:22.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:22.454] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:23.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:23.640] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:24.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:24.842] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:26.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:26.051] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:27.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:27.255] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:28.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:28.453] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:29.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:29.643] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:30.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:30.832] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:32.038] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495169536
[15:01:32.066] <TB3>     INFO: PixTestScurves::scurves() done 
[15:01:32.066] <TB3>     INFO: Vcal mean:  35.10  35.04  35.08  35.00  35.10  35.05  35.07  35.01  35.05  34.98  35.11  35.06  35.11  35.10  35.10  35.04 
[15:01:32.066] <TB3>     INFO: Vcal RMS:    0.73   0.62   0.67   0.63   0.71   0.71   0.67   0.76   1.17   0.74   0.74   1.04   0.69   0.73   0.73   0.71 
[15:01:32.067] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:32.146] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:32.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:32.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:32.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:32.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:32.146] <TB3>     INFO: ######################################################################
[15:01:32.146] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:32.146] <TB3>     INFO: ######################################################################
[15:01:32.150] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:32.493] <TB3>     INFO: Expecting 41600 events.
[15:01:36.542] <TB3>     INFO: 41600 events read in total (3320ms).
[15:01:36.543] <TB3>     INFO: Test took 4393ms.
[15:01:36.551] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:36.551] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[15:01:36.551] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 6] has eff 0/10
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 6]
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 7] has eff 0/10
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 7]
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 9] has eff 0/10
[15:01:36.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 9]
[15:01:36.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 11, 68] has eff 0/10
[15:01:36.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 11, 68]
[15:01:36.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 11, 69] has eff 0/10
[15:01:36.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 11, 69]
[15:01:36.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[15:01:36.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:36.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:36.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:36.902] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:37.252] <TB3>     INFO: Expecting 41600 events.
[15:01:41.356] <TB3>     INFO: 41600 events read in total (3389ms).
[15:01:41.357] <TB3>     INFO: Test took 4455ms.
[15:01:41.364] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:41.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:01:41.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:01:41.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.289
[15:01:41.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:01:41.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.497
[15:01:41.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 183
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.941
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.474
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.114
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.912
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.336
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.645
[15:01:41.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.959
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 165
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.395
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.259
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.244
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.022
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.773
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[15:01:41.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.314
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.255
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:01:41.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:01:41.460] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:41.806] <TB3>     INFO: Expecting 41600 events.
[15:01:45.883] <TB3>     INFO: 41600 events read in total (3362ms).
[15:01:45.884] <TB3>     INFO: Test took 4424ms.
[15:01:45.892] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:45.892] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[15:01:45.892] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:01:45.898] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 4
[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9725
[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 62
[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9263
[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[15:01:45.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7339
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,6] phvalue 82
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5122
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.1199
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0151
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 70
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5841
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8267
[15:01:45.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 65
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3264
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8355
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 82
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1513
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 82
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7834
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8824
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1293
[15:01:45.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 68
[15:01:45.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8148
[15:01:45.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 67
[15:01:45.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3113
[15:01:45.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 71
[15:01:45.910] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[15:01:46.312] <TB3>     INFO: Expecting 2560 events.
[15:01:47.268] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:47.269] <TB3>     INFO: Test took 1359ms.
[15:01:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:47.269] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[15:01:47.776] <TB3>     INFO: Expecting 2560 events.
[15:01:48.733] <TB3>     INFO: 2560 events read in total (241ms).
[15:01:48.734] <TB3>     INFO: Test took 1465ms.
[15:01:48.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:48.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 6, 2 2
[15:01:49.241] <TB3>     INFO: Expecting 2560 events.
[15:01:50.198] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:50.199] <TB3>     INFO: Test took 1465ms.
[15:01:50.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:50.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:01:50.708] <TB3>     INFO: Expecting 2560 events.
[15:01:51.665] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:51.665] <TB3>     INFO: Test took 1466ms.
[15:01:51.665] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:51.665] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:01:52.173] <TB3>     INFO: Expecting 2560 events.
[15:01:53.130] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:53.131] <TB3>     INFO: Test took 1466ms.
[15:01:53.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:53.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 5 5
[15:01:53.641] <TB3>     INFO: Expecting 2560 events.
[15:01:54.599] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:54.600] <TB3>     INFO: Test took 1469ms.
[15:01:54.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:54.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[15:01:55.107] <TB3>     INFO: Expecting 2560 events.
[15:01:56.064] <TB3>     INFO: 2560 events read in total (241ms).
[15:01:56.065] <TB3>     INFO: Test took 1464ms.
[15:01:56.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:56.065] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 7 7
[15:01:56.573] <TB3>     INFO: Expecting 2560 events.
[15:01:57.530] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:57.530] <TB3>     INFO: Test took 1465ms.
[15:01:57.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:57.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:01:58.038] <TB3>     INFO: Expecting 2560 events.
[15:01:58.996] <TB3>     INFO: 2560 events read in total (243ms).
[15:01:58.996] <TB3>     INFO: Test took 1465ms.
[15:01:58.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:58.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 9 9
[15:01:59.504] <TB3>     INFO: Expecting 2560 events.
[15:02:00.462] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:00.463] <TB3>     INFO: Test took 1467ms.
[15:02:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 10 10
[15:02:00.971] <TB3>     INFO: Expecting 2560 events.
[15:02:01.929] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:01.929] <TB3>     INFO: Test took 1466ms.
[15:02:01.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:01.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:02:02.437] <TB3>     INFO: Expecting 2560 events.
[15:02:03.396] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:03.396] <TB3>     INFO: Test took 1466ms.
[15:02:03.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:03.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[15:02:03.904] <TB3>     INFO: Expecting 2560 events.
[15:02:04.861] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:04.861] <TB3>     INFO: Test took 1465ms.
[15:02:04.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:04.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[15:02:05.368] <TB3>     INFO: Expecting 2560 events.
[15:02:06.327] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:06.327] <TB3>     INFO: Test took 1466ms.
[15:02:06.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:06.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 14 14
[15:02:06.835] <TB3>     INFO: Expecting 2560 events.
[15:02:07.794] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:07.794] <TB3>     INFO: Test took 1466ms.
[15:02:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:07.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 15 15
[15:02:08.302] <TB3>     INFO: Expecting 2560 events.
[15:02:09.260] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:09.261] <TB3>     INFO: Test took 1467ms.
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:02:09.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:02:09.265] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:09.770] <TB3>     INFO: Expecting 655360 events.
[15:02:21.557] <TB3>     INFO: 655360 events read in total (11072ms).
[15:02:21.568] <TB3>     INFO: Expecting 655360 events.
[15:02:33.202] <TB3>     INFO: 655360 events read in total (11063ms).
[15:02:33.217] <TB3>     INFO: Expecting 655360 events.
[15:02:44.793] <TB3>     INFO: 655360 events read in total (11015ms).
[15:02:44.812] <TB3>     INFO: Expecting 655360 events.
[15:02:56.426] <TB3>     INFO: 655360 events read in total (11052ms).
[15:02:56.450] <TB3>     INFO: Expecting 655360 events.
[15:03:08.086] <TB3>     INFO: 655360 events read in total (11078ms).
[15:03:08.115] <TB3>     INFO: Expecting 655360 events.
[15:03:19.768] <TB3>     INFO: 655360 events read in total (11106ms).
[15:03:19.799] <TB3>     INFO: Expecting 655360 events.
[15:03:31.386] <TB3>     INFO: 655360 events read in total (11038ms).
[15:03:31.423] <TB3>     INFO: Expecting 655360 events.
[15:03:43.037] <TB3>     INFO: 655360 events read in total (11075ms).
[15:03:43.079] <TB3>     INFO: Expecting 655360 events.
[15:03:54.788] <TB3>     INFO: 655360 events read in total (11174ms).
[15:03:54.834] <TB3>     INFO: Expecting 655360 events.
[15:04:06.515] <TB3>     INFO: 655360 events read in total (11154ms).
[15:04:06.564] <TB3>     INFO: Expecting 655360 events.
[15:04:18.193] <TB3>     INFO: 655360 events read in total (11096ms).
[15:04:18.250] <TB3>     INFO: Expecting 655360 events.
[15:04:29.859] <TB3>     INFO: 655360 events read in total (11083ms).
[15:04:29.917] <TB3>     INFO: Expecting 655360 events.
[15:04:41.450] <TB3>     INFO: 655360 events read in total (11007ms).
[15:04:41.511] <TB3>     INFO: Expecting 655360 events.
[15:04:53.028] <TB3>     INFO: 655360 events read in total (10990ms).
[15:04:53.096] <TB3>     INFO: Expecting 655360 events.
[15:05:04.749] <TB3>     INFO: 655360 events read in total (11126ms).
[15:05:04.822] <TB3>     INFO: Expecting 655360 events.
[15:05:16.472] <TB3>     INFO: 655360 events read in total (11123ms).
[15:05:16.555] <TB3>     INFO: Test took 187290ms.
[15:05:16.652] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:16.957] <TB3>     INFO: Expecting 655360 events.
[15:05:28.614] <TB3>     INFO: 655360 events read in total (10942ms).
[15:05:28.626] <TB3>     INFO: Expecting 655360 events.
[15:05:40.068] <TB3>     INFO: 655360 events read in total (10870ms).
[15:05:40.085] <TB3>     INFO: Expecting 655360 events.
[15:05:51.799] <TB3>     INFO: 655360 events read in total (11147ms).
[15:05:51.818] <TB3>     INFO: Expecting 655360 events.
[15:06:03.567] <TB3>     INFO: 655360 events read in total (11185ms).
[15:06:03.592] <TB3>     INFO: Expecting 655360 events.
[15:06:15.311] <TB3>     INFO: 655360 events read in total (11163ms).
[15:06:15.339] <TB3>     INFO: Expecting 655360 events.
[15:06:27.048] <TB3>     INFO: 655360 events read in total (11161ms).
[15:06:27.081] <TB3>     INFO: Expecting 655360 events.
[15:06:38.794] <TB3>     INFO: 655360 events read in total (11166ms).
[15:06:38.830] <TB3>     INFO: Expecting 655360 events.
[15:06:50.541] <TB3>     INFO: 655360 events read in total (11164ms).
[15:06:50.583] <TB3>     INFO: Expecting 655360 events.
[15:07:02.349] <TB3>     INFO: 655360 events read in total (11224ms).
[15:07:02.393] <TB3>     INFO: Expecting 655360 events.
[15:07:14.171] <TB3>     INFO: 655360 events read in total (11239ms).
[15:07:14.223] <TB3>     INFO: Expecting 655360 events.
[15:07:25.981] <TB3>     INFO: 655360 events read in total (11232ms).
[15:07:26.035] <TB3>     INFO: Expecting 655360 events.
[15:07:37.759] <TB3>     INFO: 655360 events read in total (11196ms).
[15:07:37.819] <TB3>     INFO: Expecting 655360 events.
[15:07:49.524] <TB3>     INFO: 655360 events read in total (11178ms).
[15:07:49.586] <TB3>     INFO: Expecting 655360 events.
[15:08:01.306] <TB3>     INFO: 655360 events read in total (11194ms).
[15:08:01.373] <TB3>     INFO: Expecting 655360 events.
[15:08:13.099] <TB3>     INFO: 655360 events read in total (11199ms).
[15:08:13.175] <TB3>     INFO: Expecting 655360 events.
[15:08:24.916] <TB3>     INFO: 655360 events read in total (11214ms).
[15:08:24.995] <TB3>     INFO: Test took 188343ms.
[15:08:25.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:25.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:25.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:25.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:25.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:25.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:25.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:25.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:25.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:25.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:25.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:25.177] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.184] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.191] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.198] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.205] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.212] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.219] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.225] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.233] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.239] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.247] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.253] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.260] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.267] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.274] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.281] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:25.288] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:25.321] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:25.321] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:25.321] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:25.321] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:25.321] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:25.322] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:25.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:25.323] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:25.667] <TB3>     INFO: Expecting 41600 events.
[15:08:29.497] <TB3>     INFO: 41600 events read in total (3115ms).
[15:08:29.497] <TB3>     INFO: Test took 4172ms.
[15:08:30.154] <TB3>     INFO: Expecting 41600 events.
[15:08:33.004] <TB3>     INFO: 41600 events read in total (3135ms).
[15:08:34.005] <TB3>     INFO: Test took 4198ms.
[15:08:34.663] <TB3>     INFO: Expecting 41600 events.
[15:08:38.497] <TB3>     INFO: 41600 events read in total (3119ms).
[15:08:38.497] <TB3>     INFO: Test took 4183ms.
[15:08:38.799] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:38.933] <TB3>     INFO: Expecting 2560 events.
[15:08:39.890] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:39.891] <TB3>     INFO: Test took 1092ms.
[15:08:39.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:40.399] <TB3>     INFO: Expecting 2560 events.
[15:08:41.357] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:41.357] <TB3>     INFO: Test took 1463ms.
[15:08:41.361] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:41.866] <TB3>     INFO: Expecting 2560 events.
[15:08:42.825] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:42.826] <TB3>     INFO: Test took 1465ms.
[15:08:42.828] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:43.335] <TB3>     INFO: Expecting 2560 events.
[15:08:44.292] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:44.293] <TB3>     INFO: Test took 1465ms.
[15:08:44.295] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:44.802] <TB3>     INFO: Expecting 2560 events.
[15:08:45.761] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:45.762] <TB3>     INFO: Test took 1467ms.
[15:08:45.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:46.270] <TB3>     INFO: Expecting 2560 events.
[15:08:47.229] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:47.230] <TB3>     INFO: Test took 1466ms.
[15:08:47.231] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:47.738] <TB3>     INFO: Expecting 2560 events.
[15:08:48.701] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:48.701] <TB3>     INFO: Test took 1470ms.
[15:08:48.703] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:49.212] <TB3>     INFO: Expecting 2560 events.
[15:08:50.170] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:50.170] <TB3>     INFO: Test took 1467ms.
[15:08:50.172] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:50.679] <TB3>     INFO: Expecting 2560 events.
[15:08:51.637] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:51.637] <TB3>     INFO: Test took 1465ms.
[15:08:51.639] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:52.145] <TB3>     INFO: Expecting 2560 events.
[15:08:53.108] <TB3>     INFO: 2560 events read in total (247ms).
[15:08:53.109] <TB3>     INFO: Test took 1470ms.
[15:08:53.111] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:53.619] <TB3>     INFO: Expecting 2560 events.
[15:08:54.579] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:54.579] <TB3>     INFO: Test took 1468ms.
[15:08:54.582] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:55.088] <TB3>     INFO: Expecting 2560 events.
[15:08:56.047] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:56.048] <TB3>     INFO: Test took 1466ms.
[15:08:56.050] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:56.556] <TB3>     INFO: Expecting 2560 events.
[15:08:57.521] <TB3>     INFO: 2560 events read in total (250ms).
[15:08:57.521] <TB3>     INFO: Test took 1471ms.
[15:08:57.524] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:58.030] <TB3>     INFO: Expecting 2560 events.
[15:08:58.990] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:58.991] <TB3>     INFO: Test took 1467ms.
[15:08:58.995] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:59.499] <TB3>     INFO: Expecting 2560 events.
[15:09:00.458] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:00.458] <TB3>     INFO: Test took 1463ms.
[15:09:00.460] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:00.967] <TB3>     INFO: Expecting 2560 events.
[15:09:01.925] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:01.925] <TB3>     INFO: Test took 1465ms.
[15:09:01.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:02.433] <TB3>     INFO: Expecting 2560 events.
[15:09:03.391] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:03.392] <TB3>     INFO: Test took 1465ms.
[15:09:03.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:03.900] <TB3>     INFO: Expecting 2560 events.
[15:09:04.859] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:04.859] <TB3>     INFO: Test took 1464ms.
[15:09:04.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:05.370] <TB3>     INFO: Expecting 2560 events.
[15:09:06.329] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:06.330] <TB3>     INFO: Test took 1469ms.
[15:09:06.334] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:06.838] <TB3>     INFO: Expecting 2560 events.
[15:09:07.795] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:07.796] <TB3>     INFO: Test took 1463ms.
[15:09:07.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:08.304] <TB3>     INFO: Expecting 2560 events.
[15:09:09.264] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:09.264] <TB3>     INFO: Test took 1466ms.
[15:09:09.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:09.774] <TB3>     INFO: Expecting 2560 events.
[15:09:10.732] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:10.732] <TB3>     INFO: Test took 1466ms.
[15:09:10.734] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:11.240] <TB3>     INFO: Expecting 2560 events.
[15:09:12.199] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:12.200] <TB3>     INFO: Test took 1466ms.
[15:09:12.203] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:12.708] <TB3>     INFO: Expecting 2560 events.
[15:09:13.666] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:13.666] <TB3>     INFO: Test took 1463ms.
[15:09:13.669] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:14.176] <TB3>     INFO: Expecting 2560 events.
[15:09:15.134] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:15.134] <TB3>     INFO: Test took 1465ms.
[15:09:15.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:15.643] <TB3>     INFO: Expecting 2560 events.
[15:09:16.602] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:16.602] <TB3>     INFO: Test took 1466ms.
[15:09:16.604] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:17.111] <TB3>     INFO: Expecting 2560 events.
[15:09:18.072] <TB3>     INFO: 2560 events read in total (246ms).
[15:09:18.072] <TB3>     INFO: Test took 1468ms.
[15:09:18.075] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:18.581] <TB3>     INFO: Expecting 2560 events.
[15:09:19.544] <TB3>     INFO: 2560 events read in total (248ms).
[15:09:19.544] <TB3>     INFO: Test took 1469ms.
[15:09:19.547] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:20.053] <TB3>     INFO: Expecting 2560 events.
[15:09:21.014] <TB3>     INFO: 2560 events read in total (246ms).
[15:09:21.014] <TB3>     INFO: Test took 1468ms.
[15:09:21.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:21.523] <TB3>     INFO: Expecting 2560 events.
[15:09:22.483] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:22.484] <TB3>     INFO: Test took 1467ms.
[15:09:22.486] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:22.992] <TB3>     INFO: Expecting 2560 events.
[15:09:23.951] <TB3>     INFO: 2560 events read in total (244ms).
[15:09:23.951] <TB3>     INFO: Test took 1465ms.
[15:09:23.954] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:24.461] <TB3>     INFO: Expecting 2560 events.
[15:09:25.419] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:25.419] <TB3>     INFO: Test took 1466ms.
[15:09:26.444] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:09:26.444] <TB3>     INFO: PH scale (per ROC):    79  83  82  77  79  71  79  73  78  79  76  69  69  69  69  78
[15:09:26.444] <TB3>     INFO: PH offset (per ROC):  184 162 166 174 191 178 172 186 184 170 171 175 184 186 184 176
[15:09:26.624] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:26.626] <TB3>     INFO: ######################################################################
[15:09:26.627] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:26.627] <TB3>     INFO: ######################################################################
[15:09:26.627] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:26.639] <TB3>     INFO: scanning low vcal = 10
[15:09:26.985] <TB3>     INFO: Expecting 41600 events.
[15:09:30.711] <TB3>     INFO: 41600 events read in total (3011ms).
[15:09:30.712] <TB3>     INFO: Test took 4073ms.
[15:09:30.714] <TB3>     INFO: scanning low vcal = 20
[15:09:31.220] <TB3>     INFO: Expecting 41600 events.
[15:09:34.941] <TB3>     INFO: 41600 events read in total (3006ms).
[15:09:34.941] <TB3>     INFO: Test took 4227ms.
[15:09:34.943] <TB3>     INFO: scanning low vcal = 30
[15:09:35.451] <TB3>     INFO: Expecting 41600 events.
[15:09:39.175] <TB3>     INFO: 41600 events read in total (3009ms).
[15:09:39.175] <TB3>     INFO: Test took 4232ms.
[15:09:39.178] <TB3>     INFO: scanning low vcal = 40
[15:09:39.679] <TB3>     INFO: Expecting 41600 events.
[15:09:43.945] <TB3>     INFO: 41600 events read in total (3551ms).
[15:09:43.947] <TB3>     INFO: Test took 4769ms.
[15:09:43.950] <TB3>     INFO: scanning low vcal = 50
[15:09:44.370] <TB3>     INFO: Expecting 41600 events.
[15:09:48.621] <TB3>     INFO: 41600 events read in total (3536ms).
[15:09:48.621] <TB3>     INFO: Test took 4671ms.
[15:09:48.624] <TB3>     INFO: scanning low vcal = 60
[15:09:49.049] <TB3>     INFO: Expecting 41600 events.
[15:09:53.316] <TB3>     INFO: 41600 events read in total (3552ms).
[15:09:53.317] <TB3>     INFO: Test took 4693ms.
[15:09:53.320] <TB3>     INFO: scanning low vcal = 70
[15:09:53.741] <TB3>     INFO: Expecting 41600 events.
[15:09:58.009] <TB3>     INFO: 41600 events read in total (3553ms).
[15:09:58.009] <TB3>     INFO: Test took 4689ms.
[15:09:58.013] <TB3>     INFO: scanning low vcal = 80
[15:09:58.434] <TB3>     INFO: Expecting 41600 events.
[15:10:02.713] <TB3>     INFO: 41600 events read in total (3564ms).
[15:10:02.714] <TB3>     INFO: Test took 4701ms.
[15:10:02.717] <TB3>     INFO: scanning low vcal = 90
[15:10:03.140] <TB3>     INFO: Expecting 41600 events.
[15:10:07.408] <TB3>     INFO: 41600 events read in total (3553ms).
[15:10:07.409] <TB3>     INFO: Test took 4691ms.
[15:10:07.413] <TB3>     INFO: scanning low vcal = 100
[15:10:07.833] <TB3>     INFO: Expecting 41600 events.
[15:10:12.215] <TB3>     INFO: 41600 events read in total (3667ms).
[15:10:12.217] <TB3>     INFO: Test took 4804ms.
[15:10:12.220] <TB3>     INFO: scanning low vcal = 110
[15:10:12.645] <TB3>     INFO: Expecting 41600 events.
[15:10:16.911] <TB3>     INFO: 41600 events read in total (3550ms).
[15:10:16.912] <TB3>     INFO: Test took 4692ms.
[15:10:16.915] <TB3>     INFO: scanning low vcal = 120
[15:10:17.341] <TB3>     INFO: Expecting 41600 events.
[15:10:21.590] <TB3>     INFO: 41600 events read in total (3534ms).
[15:10:21.591] <TB3>     INFO: Test took 4676ms.
[15:10:21.594] <TB3>     INFO: scanning low vcal = 130
[15:10:22.019] <TB3>     INFO: Expecting 41600 events.
[15:10:26.267] <TB3>     INFO: 41600 events read in total (3533ms).
[15:10:26.268] <TB3>     INFO: Test took 4674ms.
[15:10:26.271] <TB3>     INFO: scanning low vcal = 140
[15:10:26.700] <TB3>     INFO: Expecting 41600 events.
[15:10:30.977] <TB3>     INFO: 41600 events read in total (3563ms).
[15:10:30.977] <TB3>     INFO: Test took 4706ms.
[15:10:30.980] <TB3>     INFO: scanning low vcal = 150
[15:10:31.402] <TB3>     INFO: Expecting 41600 events.
[15:10:35.649] <TB3>     INFO: 41600 events read in total (3532ms).
[15:10:35.649] <TB3>     INFO: Test took 4669ms.
[15:10:35.654] <TB3>     INFO: scanning low vcal = 160
[15:10:36.069] <TB3>     INFO: Expecting 41600 events.
[15:10:40.333] <TB3>     INFO: 41600 events read in total (3549ms).
[15:10:40.333] <TB3>     INFO: Test took 4679ms.
[15:10:40.336] <TB3>     INFO: scanning low vcal = 170
[15:10:40.758] <TB3>     INFO: Expecting 41600 events.
[15:10:45.027] <TB3>     INFO: 41600 events read in total (3554ms).
[15:10:45.029] <TB3>     INFO: Test took 4693ms.
[15:10:45.035] <TB3>     INFO: scanning low vcal = 180
[15:10:45.454] <TB3>     INFO: Expecting 41600 events.
[15:10:49.704] <TB3>     INFO: 41600 events read in total (3535ms).
[15:10:49.717] <TB3>     INFO: Test took 4682ms.
[15:10:49.725] <TB3>     INFO: scanning low vcal = 190
[15:10:50.131] <TB3>     INFO: Expecting 41600 events.
[15:10:54.395] <TB3>     INFO: 41600 events read in total (3549ms).
[15:10:54.397] <TB3>     INFO: Test took 4672ms.
[15:10:54.400] <TB3>     INFO: scanning low vcal = 200
[15:10:54.823] <TB3>     INFO: Expecting 41600 events.
[15:10:59.074] <TB3>     INFO: 41600 events read in total (3536ms).
[15:10:59.076] <TB3>     INFO: Test took 4676ms.
[15:10:59.079] <TB3>     INFO: scanning low vcal = 210
[15:10:59.501] <TB3>     INFO: Expecting 41600 events.
[15:11:03.773] <TB3>     INFO: 41600 events read in total (3557ms).
[15:11:03.774] <TB3>     INFO: Test took 4695ms.
[15:11:03.777] <TB3>     INFO: scanning low vcal = 220
[15:11:04.200] <TB3>     INFO: Expecting 41600 events.
[15:11:08.470] <TB3>     INFO: 41600 events read in total (3556ms).
[15:11:08.470] <TB3>     INFO: Test took 4693ms.
[15:11:08.473] <TB3>     INFO: scanning low vcal = 230
[15:11:08.893] <TB3>     INFO: Expecting 41600 events.
[15:11:13.143] <TB3>     INFO: 41600 events read in total (3535ms).
[15:11:13.143] <TB3>     INFO: Test took 4669ms.
[15:11:13.146] <TB3>     INFO: scanning low vcal = 240
[15:11:13.569] <TB3>     INFO: Expecting 41600 events.
[15:11:17.838] <TB3>     INFO: 41600 events read in total (3554ms).
[15:11:17.839] <TB3>     INFO: Test took 4693ms.
[15:11:17.842] <TB3>     INFO: scanning low vcal = 250
[15:11:18.262] <TB3>     INFO: Expecting 41600 events.
[15:11:22.516] <TB3>     INFO: 41600 events read in total (3539ms).
[15:11:22.516] <TB3>     INFO: Test took 4674ms.
[15:11:22.522] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:11:22.939] <TB3>     INFO: Expecting 41600 events.
[15:11:27.209] <TB3>     INFO: 41600 events read in total (3556ms).
[15:11:27.210] <TB3>     INFO: Test took 4688ms.
[15:11:27.213] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:27.641] <TB3>     INFO: Expecting 41600 events.
[15:11:31.926] <TB3>     INFO: 41600 events read in total (3570ms).
[15:11:31.927] <TB3>     INFO: Test took 4714ms.
[15:11:31.934] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:32.354] <TB3>     INFO: Expecting 41600 events.
[15:11:36.601] <TB3>     INFO: 41600 events read in total (3532ms).
[15:11:36.602] <TB3>     INFO: Test took 4668ms.
[15:11:36.605] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:37.028] <TB3>     INFO: Expecting 41600 events.
[15:11:41.291] <TB3>     INFO: 41600 events read in total (3547ms).
[15:11:41.292] <TB3>     INFO: Test took 4687ms.
[15:11:41.295] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:11:41.717] <TB3>     INFO: Expecting 41600 events.
[15:11:45.977] <TB3>     INFO: 41600 events read in total (3545ms).
[15:11:45.978] <TB3>     INFO: Test took 4683ms.
[15:11:46.533] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:11:46.537] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:11:46.537] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:11:46.537] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:11:46.538] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:11:46.539] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:11:46.539] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:11:46.539] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:11:46.539] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:11:46.539] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:11:46.540] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:11:46.540] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:27.582] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:12:27.582] <TB3>     INFO: non-linearity mean:  0.963 0.960 0.964 0.959 0.965 0.962 0.962 0.954 0.960 0.959 0.958 0.961 0.958 0.961 0.954 0.964
[15:12:27.582] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.004 0.006 0.005 0.006 0.005 0.008 0.006 0.005 0.005 0.005 0.006 0.006 0.008 0.005
[15:12:27.582] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:27.605] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:27.628] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:27.650] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:27.672] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:27.695] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:27.717] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:27.740] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:27.762] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:27.784] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:27.807] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:27.829] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:27.852] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:27.874] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:27.897] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:27.919] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-49_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:27.942] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[15:12:27.942] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:27.949] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:27.951] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:27.954] <TB3>     INFO: ######################################################################
[15:12:27.955] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:27.959] <TB3>     INFO: ######################################################################
[15:12:27.964] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:27.976] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:27.976] <TB3>     INFO:     run 1 of 1
[15:12:27.976] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:28.320] <TB3>     INFO: Expecting 3120000 events.
[15:13:19.488] <TB3>     INFO: 1293615 events read in total (50453ms).
[15:14:10.126] <TB3>     INFO: 2585730 events read in total (101092ms).
[15:14:31.262] <TB3>     INFO: 3120000 events read in total (122228ms).
[15:14:31.297] <TB3>     INFO: Test took 123322ms.
[15:14:31.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:31.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:32.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:34.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:35.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:37.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:38.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:39.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:41.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:42.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:44.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:45.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:47.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:49.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:50.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:52.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:53.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:54.002] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378847232
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7415, RMS = 1.63091
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0267, RMS = 1.78324
[15:14:55.031] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.09, RMS = 1.10514
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.437, RMS = 1.1839
[15:14:55.032] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:14:55.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:14:55.033] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1171, RMS = 0.770967
[15:14:55.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:14:55.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:14:55.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1864, RMS = 0.87918
[15:14:55.034] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0898, RMS = 1.1638
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1462, RMS = 1.32686
[15:14:55.035] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.214, RMS = 1.13743
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9999, RMS = 1.20927
[15:14:55.036] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2417, RMS = 1.11824
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1096, RMS = 1.27231
[15:14:55.037] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8633, RMS = 1.12044
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8006, RMS = 1.19404
[15:14:55.038] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3749, RMS = 1.62708
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5406, RMS = 1.64219
[15:14:55.039] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1774, RMS = 1.5177
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4797, RMS = 1.18813
[15:14:55.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9807, RMS = 1.51083
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4576, RMS = 1.61383
[15:14:55.041] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3887, RMS = 1.79455
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5531, RMS = 1.95276
[15:14:55.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8552, RMS = 1.13146
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9345, RMS = 1.27173
[15:14:55.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5341, RMS = 1.9486
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4664, RMS = 2.18828
[15:14:55.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:14:55.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:14:55.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8223, RMS = 1.36164
[15:14:55.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:14:55.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:14:55.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8792, RMS = 1.58347
[15:14:55.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6626, RMS = 1.91683
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5079, RMS = 2.00804
[15:14:55.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7905, RMS = 1.09751
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5383, RMS = 1.19087
[15:14:55.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:14:55.056] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:14:55.056] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    1    0    0    1    0    0    0    0
[15:14:55.056] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:14:55.154] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:14:55.155] <TB3>     INFO: enter test to run
[15:14:55.155] <TB3>     INFO:   test:  no parameter change
[15:14:55.155] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[15:14:55.157] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:14:55.157] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[15:14:55.157] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:14:55.680] <TB3>    QUIET: Connection to board 24 closed.
[15:14:55.681] <TB3>     INFO: pXar: this is the end, my friend
[15:14:55.681] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
