// Seed: 1841993956
module module_0 (
    input wand id_0,
    input uwire id_1,
    output wor id_2,
    output supply0 id_3,
    output wand id_4,
    input tri id_5,
    output tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    output wire id_9,
    input wor id_10,
    output tri id_11
    , id_13
);
  wire id_14;
  assign id_3 = 1;
  assign module_1.id_6 = 0;
  wire  id_15;
  logic id_16 = 1 == id_0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    output uwire id_4,
    inout wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wand id_15
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_5,
      id_1,
      id_8,
      id_4,
      id_14,
      id_15,
      id_14,
      id_8
  );
endmodule
