MODEL
MODEL_VERSION "1.0";
DESIGN "pluto";
DATE "Sun Dec 24 17:47:53 2017";
VENDOR "Lattice Semiconductor Corporation";
PROGRAM "STAMP Model Generator";

/* port name and type */
INPUT A5;
INPUT A6;
INPUT A7;
INPUT A8;
INPUT A9;
INPUT A10;
INPUT A11;
INPUT A12;
INPUT A13;
INPUT A14;
INPUT A15;
INPUT CLK;
INPUT RW;
OUTPUT ACIA;
OUTPUT IO1;
OUTPUT IO2;
OUTPUT MRD;
OUTPUT MWR;
OUTPUT RAMSEL;
OUTPUT ROMSEL;
OUTPUT RTC;

/* timing arc definitions */
A5_ACIA_delay: DELAY A5 ACIA;
A5_IO2_delay: DELAY A5 IO2;
A5_RTC_delay: DELAY A5 RTC;
A6_ACIA_delay: DELAY A6 ACIA;
A6_IO1_delay: DELAY A6 IO1;
A6_IO2_delay: DELAY A6 IO2;
A6_RTC_delay: DELAY A6 RTC;
A7_ACIA_delay: DELAY A7 ACIA;
A7_IO1_delay: DELAY A7 IO1;
A7_IO2_delay: DELAY A7 IO2;
A7_RTC_delay: DELAY A7 RTC;
A8_ACIA_delay: DELAY A8 ACIA;
A8_IO1_delay: DELAY A8 IO1;
A8_IO2_delay: DELAY A8 IO2;
A8_RAMSEL_delay: DELAY A8 RAMSEL;
A8_RTC_delay: DELAY A8 RTC;
A9_ACIA_delay: DELAY A9 ACIA;
A9_IO1_delay: DELAY A9 IO1;
A9_IO2_delay: DELAY A9 IO2;
A9_RAMSEL_delay: DELAY A9 RAMSEL;
A9_RTC_delay: DELAY A9 RTC;
A10_ACIA_delay: DELAY A10 ACIA;
A10_IO1_delay: DELAY A10 IO1;
A10_IO2_delay: DELAY A10 IO2;
A10_RAMSEL_delay: DELAY A10 RAMSEL;
A10_RTC_delay: DELAY A10 RTC;
A11_ACIA_delay: DELAY A11 ACIA;
A11_IO1_delay: DELAY A11 IO1;
A11_IO2_delay: DELAY A11 IO2;
A11_RAMSEL_delay: DELAY A11 RAMSEL;
A11_RTC_delay: DELAY A11 RTC;
A12_ACIA_delay: DELAY A12 ACIA;
A12_IO1_delay: DELAY A12 IO1;
A12_IO2_delay: DELAY A12 IO2;
A12_RAMSEL_delay: DELAY A12 RAMSEL;
A12_RTC_delay: DELAY A12 RTC;
A13_ACIA_delay: DELAY A13 ACIA;
A13_IO1_delay: DELAY A13 IO1;
A13_IO2_delay: DELAY A13 IO2;
A13_RAMSEL_delay: DELAY A13 RAMSEL;
A13_RTC_delay: DELAY A13 RTC;
A14_ACIA_delay: DELAY A14 ACIA;
A14_IO1_delay: DELAY A14 IO1;
A14_IO2_delay: DELAY A14 IO2;
A14_RAMSEL_delay: DELAY A14 RAMSEL;
A14_RTC_delay: DELAY A14 RTC;
A15_ACIA_delay: DELAY A15 ACIA;
A15_IO1_delay: DELAY A15 IO1;
A15_IO2_delay: DELAY A15 IO2;
A15_RAMSEL_delay: DELAY A15 RAMSEL;
A15_ROMSEL_delay: DELAY A15 ROMSEL;
A15_RTC_delay: DELAY A15 RTC;
CLK_MWR_delay: DELAY CLK MWR;
RW_MRD_delay: DELAY RW MRD;
RW_MWR_delay: DELAY RW MWR;

/* timing check arc definitions */

ENDMODEL
