{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702346706192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702346706192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 23:05:06 2023 " "Processing started: Mon Dec 11 23:05:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702346706192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346706192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nmm -c nmm_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off nmm -c nmm_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346706192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702346706531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702346706531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nmm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nmm " "Found entity 1: nmm" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346716537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346716537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nmm " "Elaborating entity \"nmm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702346716566 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd0\[7..0\] dd " "Bus \"dd0\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd1\[7..0\] dd " "Bus \"dd1\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd2\[7..0\] dd " "Bus \"dd2\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd3\[7..0\] dd " "Bus \"dd3\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd4\[7..0\] dd " "Bus \"dd4\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dd5\[7..0\] dd " "Bus \"dd5\[7..0\]\" found using same base name as \"dd\", which might lead to a name conflict." {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } { 112 1936 2104 256 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1702346716571 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd " "Converted elements in bus name \"dd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd\[7..0\] dd7..0 " "Converted element name(s) from \"dd\[7..0\]\" to \"dd7..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd0 " "Converted elements in bus name \"dd0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd0\[7..0\] dd07..0 " "Converted element name(s) from \"dd0\[7..0\]\" to \"dd07..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd1 " "Converted elements in bus name \"dd1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd1\[7..0\] dd17..0 " "Converted element name(s) from \"dd1\[7..0\]\" to \"dd17..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd2 " "Converted elements in bus name \"dd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd2\[7..0\] dd27..0 " "Converted element name(s) from \"dd2\[7..0\]\" to \"dd27..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd3 " "Converted elements in bus name \"dd3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd3\[7..0\] dd37..0 " "Converted element name(s) from \"dd3\[7..0\]\" to \"dd37..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd4 " "Converted elements in bus name \"dd4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd4\[7..0\] dd47..0 " "Converted element name(s) from \"dd4\[7..0\]\" to \"dd47..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dd5 " "Converted elements in bus name \"dd5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dd5\[7..0\] dd57..0 " "Converted element name(s) from \"dd5\[7..0\]\" to \"dd57..0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346716572 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst3 " "Block or symbol \"TFF\" of instance \"inst3\" overlaps another block or symbol" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 248 1536 1600 328 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1702346716572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/data/save/demux/demux.vhd 2 1 " "Using design file /data/save/demux/demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux_arch " "Found design unit 1: demux-demux_arch" {  } { { "demux.vhd" "" { Text "k:/data/save/demux/demux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346716987 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "k:/data/save/demux/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346716987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702346716987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:inst " "Elaborating entity \"demux\" for hierarchy \"demux:inst\"" {  } { { "nmm.bdf" "inst" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 112 1936 2104 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346716991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e:/intelfpga_lite/22.1std/display/display.vhd 2 1 " "Using design file e:/intelfpga_lite/22.1std/display/display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-display_arch " "Found design unit 1: display-display_arch" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717004 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702346717004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp " "Elaborating entity \"display\" for hierarchy \"display:disp\"" {  } { { "nmm.bdf" "disp" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 128 1752 1920 336 "disp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(37) " "VHDL Process Statement warning at display.vhd(37): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717010 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(54) " "VHDL Process Statement warning at display.vhd(54): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(62) " "VHDL Process Statement warning at display.vhd(62): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(63) " "VHDL Process Statement warning at display.vhd(63): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(65) " "VHDL Process Statement warning at display.vhd(65): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(66) " "VHDL Process Statement warning at display.vhd(66): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(68) " "VHDL Process Statement warning at display.vhd(68): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(69) " "VHDL Process Statement warning at display.vhd(69): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(74) " "VHDL Process Statement warning at display.vhd(74): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mc display.vhd(82) " "VHDL Process Statement warning at display.vhd(82): signal \"mc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(83) " "VHDL Process Statement warning at display.vhd(83): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mc display.vhd(85) " "VHDL Process Statement warning at display.vhd(85): signal \"mc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(86) " "VHDL Process Statement warning at display.vhd(86): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mc display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"mc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(94) " "VHDL Process Statement warning at display.vhd(94): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg display.vhd(102) " "VHDL Process Statement warning at display.vhd(102): signal \"avg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg display.vhd(108) " "VHDL Process Statement warning at display.vhd(108): signal \"avg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avg display.vhd(114) " "VHDL Process Statement warning at display.vhd(114): signal \"avg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(123) " "VHDL Process Statement warning at display.vhd(123): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(140) " "VHDL Process Statement warning at display.vhd(140): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t display.vhd(142) " "VHDL Process Statement warning at display.vhd(142): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(143) " "VHDL Process Statement warning at display.vhd(143): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t display.vhd(145) " "VHDL Process Statement warning at display.vhd(145): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(146) " "VHDL Process Statement warning at display.vhd(146): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t display.vhd(148) " "VHDL Process Statement warning at display.vhd(148): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(149) " "VHDL Process Statement warning at display.vhd(149): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(151) " "VHDL Process Statement warning at display.vhd(151): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(152) " "VHDL Process Statement warning at display.vhd(152): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(154) " "VHDL Process Statement warning at display.vhd(154): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717011 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(155) " "VHDL Process Statement warning at display.vhd(155): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at display.vhd(157) " "VHDL Process Statement warning at display.vhd(157): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(158) " "VHDL Process Statement warning at display.vhd(158): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dtm display.vhd(163) " "VHDL Process Statement warning at display.vhd(163): signal \"dtm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(164) " "VHDL Process Statement warning at display.vhd(164): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT display.vhd(166) " "VHDL Process Statement warning at display.vhd(166): signal \"DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dnn display.vhd(167) " "VHDL Process Statement warning at display.vhd(167): signal \"dnn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT display.vhd(169) " "VHDL Process Statement warning at display.vhd(169): signal \"DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dnn display.vhd(170) " "VHDL Process Statement warning at display.vhd(170): signal \"dnn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT display.vhd(172) " "VHDL Process Statement warning at display.vhd(172): signal \"DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dnn display.vhd(173) " "VHDL Process Statement warning at display.vhd(173): signal \"dnn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT display.vhd(175) " "VHDL Process Statement warning at display.vhd(175): signal \"DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dnn display.vhd(176) " "VHDL Process Statement warning at display.vhd(176): signal \"dnn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT display.vhd(178) " "VHDL Process Statement warning at display.vhd(178): signal \"DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dnn display.vhd(179) " "VHDL Process Statement warning at display.vhd(179): signal \"dnn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(186) " "VHDL Process Statement warning at display.vhd(186): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M display.vhd(194) " "VHDL Process Statement warning at display.vhd(194): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(195) " "VHDL Process Statement warning at display.vhd(195): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M display.vhd(197) " "VHDL Process Statement warning at display.vhd(197): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(198) " "VHDL Process Statement warning at display.vhd(198): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M display.vhd(200) " "VHDL Process Statement warning at display.vhd(200): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dn display.vhd(201) " "VHDL Process Statement warning at display.vhd(201): signal \"dn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds display.vhd(207) " "VHDL Process Statement warning at display.vhd(207): signal \"ds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n display.vhd(33) " "VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nn display.vhd(33) " "VHDL Process Statement warning at display.vhd(33): inferring latch(es) for signal or variable \"nn\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[0\] display.vhd(33) " "Inferred latch for \"nn\[0\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[1\] display.vhd(33) " "Inferred latch for \"nn\[1\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[2\] display.vhd(33) " "Inferred latch for \"nn\[2\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[3\] display.vhd(33) " "Inferred latch for \"nn\[3\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717012 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[4\] display.vhd(33) " "Inferred latch for \"nn\[4\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[5\] display.vhd(33) " "Inferred latch for \"nn\[5\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[6\] display.vhd(33) " "Inferred latch for \"nn\[6\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[7\] display.vhd(33) " "Inferred latch for \"nn\[7\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[8\] display.vhd(33) " "Inferred latch for \"nn\[8\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[9\] display.vhd(33) " "Inferred latch for \"nn\[9\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[10\] display.vhd(33) " "Inferred latch for \"nn\[10\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[11\] display.vhd(33) " "Inferred latch for \"nn\[11\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[12\] display.vhd(33) " "Inferred latch for \"nn\[12\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[13\] display.vhd(33) " "Inferred latch for \"nn\[13\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[14\] display.vhd(33) " "Inferred latch for \"nn\[14\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nn\[15\] display.vhd(33) " "Inferred latch for \"nn\[15\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] display.vhd(33) " "Inferred latch for \"n\[0\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] display.vhd(33) " "Inferred latch for \"n\[1\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] display.vhd(33) " "Inferred latch for \"n\[2\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] display.vhd(33) " "Inferred latch for \"n\[3\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] display.vhd(33) " "Inferred latch for \"n\[4\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] display.vhd(33) " "Inferred latch for \"n\[5\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] display.vhd(33) " "Inferred latch for \"n\[6\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] display.vhd(33) " "Inferred latch for \"n\[7\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] display.vhd(33) " "Inferred latch for \"n\[8\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] display.vhd(33) " "Inferred latch for \"n\[9\]\" at display.vhd(33)" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346717013 "|nmm|display:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst9 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst9\"" {  } { { "nmm.bdf" "inst9" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { -56 1480 1592 -8 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst9 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst9\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { -56 1480 1592 -8 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst9 " "Instantiated megafunction \"LPM_CONSTANT:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 7 " "Parameter \"LPM_CVALUE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717109 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { -56 1480 1592 -8 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702346717109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e:/altera/13.1/clk_multiplier/clk_multiplier.bdf 1 1 " "Using design file e:/altera/13.1/clk_multiplier/clk_multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_multiplier " "Found entity 1: clk_multiplier" {  } { { "clk_multiplier.bdf" "" { Schematic "e:/altera/13.1/clk_multiplier/clk_multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702346717122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_multiplier clk_multiplier:clkm3 " "Elaborating entity \"clk_multiplier\" for hierarchy \"clk_multiplier:clkm3\"" {  } { { "nmm.bdf" "clkm3" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { -8 896 1072 152 "clkm3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst8\"" {  } { { "nmm.bdf" "inst8" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 0 1480 1592 48 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst8\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 0 1480 1592 48 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst8 " "Instantiated megafunction \"LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 12 " "Parameter \"LPM_CVALUE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717148 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 0 1480 1592 48 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702346717148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e:/intelfpga_lite/22.1std/average/average.vhd 2 1 " "Using design file e:/intelfpga_lite/22.1std/average/average.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 average-avg_arch " "Found design unit 1: average-avg_arch" {  } { { "average.vhd" "" { Text "e:/intelfpga_lite/22.1std/average/average.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717163 ""} { "Info" "ISGN_ENTITY_NAME" "1 average " "Found entity 1: average" {  } { { "average.vhd" "" { Text "e:/intelfpga_lite/22.1std/average/average.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702346717163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "average average:avg " "Elaborating entity \"average\" for hierarchy \"average:avg\"" {  } { { "nmm.bdf" "avg" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 280 1296 1472 392 "avg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst5\"" {  } { { "nmm.bdf" "inst5" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 48 1480 1592 96 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst5\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 48 1480 1592 96 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst5 " "Instantiated megafunction \"LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 440 " "Parameter \"LPM_CVALUE\" = \"440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702346717182 ""}  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 48 1480 1592 96 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702346717182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/data/save/counter/counter.vhd 2 1 " "Using design file /data/save/counter/counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "k:/data/save/counter/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717197 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "k:/data/save/counter/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702346717197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702346717197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "nmm.bdf" "inst2" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 120 1456 1592 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346717198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[13\] " "LATCH primitive \"display:disp\|nn\[13\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[12\] " "LATCH primitive \"display:disp\|nn\[12\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[11\] " "LATCH primitive \"display:disp\|nn\[11\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[10\] " "LATCH primitive \"display:disp\|nn\[10\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[9\] " "LATCH primitive \"display:disp\|nn\[9\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[8\] " "LATCH primitive \"display:disp\|nn\[8\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[7\] " "LATCH primitive \"display:disp\|nn\[7\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[6\] " "LATCH primitive \"display:disp\|nn\[6\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[5\] " "LATCH primitive \"display:disp\|nn\[5\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[4\] " "LATCH primitive \"display:disp\|nn\[4\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "display:disp\|nn\[3\] " "LATCH primitive \"display:disp\|nn\[3\]\" is permanently disabled" {  } { { "display.vhd" "" { Text "e:/intelfpga_lite/22.1std/display/display.vhd" 33 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702346717343 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[7\] VCC " "Pin \"dd0\[7\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 136 2104 2280 152 "dd0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[6\] VCC " "Pin \"dd0\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 136 2104 2280 152 "dd0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[5\] VCC " "Pin \"dd0\[5\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 136 2104 2280 152 "dd0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[2\] VCC " "Pin \"dd0\[2\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 136 2104 2280 152 "dd0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd0\[0\] VCC " "Pin \"dd0\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 136 2104 2280 152 "dd0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[7\] VCC " "Pin \"dd1\[7\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 152 2104 2280 168 "dd1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[6\] VCC " "Pin \"dd1\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 152 2104 2280 168 "dd1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[5\] VCC " "Pin \"dd1\[5\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 152 2104 2280 168 "dd1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[2\] VCC " "Pin \"dd1\[2\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 152 2104 2280 168 "dd1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd1\[0\] VCC " "Pin \"dd1\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 152 2104 2280 168 "dd1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd2\[7\] VCC " "Pin \"dd2\[7\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 168 2104 2280 184 "dd2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd2\[6\] VCC " "Pin \"dd2\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 168 2104 2280 184 "dd2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd2\[5\] GND " "Pin \"dd2\[5\]\" is stuck at GND" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 168 2104 2280 184 "dd2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd2\[2\] VCC " "Pin \"dd2\[2\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 168 2104 2280 184 "dd2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd2\[0\] VCC " "Pin \"dd2\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 168 2104 2280 184 "dd2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd3\[7\] VCC " "Pin \"dd3\[7\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 184 2104 2280 200 "dd3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd3\[6\] VCC " "Pin \"dd3\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 184 2104 2280 200 "dd3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd3\[5\] VCC " "Pin \"dd3\[5\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 184 2104 2280 200 "dd3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd3\[2\] VCC " "Pin \"dd3\[2\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 184 2104 2280 200 "dd3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd3\[0\] VCC " "Pin \"dd3\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 184 2104 2280 200 "dd3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd4\[7\] VCC " "Pin \"dd4\[7\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 200 2104 2280 216 "dd4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd4\[6\] VCC " "Pin \"dd4\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 200 2104 2280 216 "dd4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd4\[5\] VCC " "Pin \"dd4\[5\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 200 2104 2280 216 "dd4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd4\[2\] VCC " "Pin \"dd4\[2\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 200 2104 2280 216 "dd4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd4\[0\] VCC " "Pin \"dd4\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 200 2104 2280 216 "dd4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd5\[7\] GND " "Pin \"dd5\[7\]\" is stuck at GND" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 216 2104 2280 232 "dd5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd5\[6\] VCC " "Pin \"dd5\[6\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 216 2104 2280 232 "dd5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd5\[5\] VCC " "Pin \"dd5\[5\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 216 2104 2280 232 "dd5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd5\[2\] GND " "Pin \"dd5\[2\]\" is stuck at GND" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 216 2104 2280 232 "dd5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dd5\[0\] VCC " "Pin \"dd5\[0\]\" is stuck at VCC" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 216 2104 2280 232 "dd5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702346717740 "|nmm|dd5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702346717740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702346717819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "153 " "153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702346718143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702346718316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702346718316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b1 " "No output dependent on input pin \"b1\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 424 992 1160 440 "b1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702346718379 "|nmm|b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "No output dependent on input pin \"b2\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 440 992 1160 456 "b2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702346718379 "|nmm|b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sqr_in " "No output dependent on input pin \"sqr_in\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 64 8 176 80 "sqr_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702346718379 "|nmm|sqr_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sqr_out " "No output dependent on input pin \"sqr_out\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 88 8 176 104 "sqr_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702346718379 "|nmm|sqr_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b0 " "No output dependent on input pin \"b0\"" {  } { { "nmm.bdf" "" { Schematic "K:/Data/Save/NMM - Copy/nmm.bdf" { { 408 992 1160 424 "b0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702346718379 "|nmm|b0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702346718379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702346718380 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702346718380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702346718380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702346718380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702346718415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 23:05:18 2023 " "Processing ended: Mon Dec 11 23:05:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702346718415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702346718415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702346718415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702346718415 ""}
