/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [10:0] _06_;
  reg [14:0] _07_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [26:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [15:0] celloutsig_0_45z;
  wire [22:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [17:0] celloutsig_0_48z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_57z;
  wire [13:0] celloutsig_0_58z;
  wire [13:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [15:0] celloutsig_0_71z;
  wire [4:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [31:0] celloutsig_0_83z;
  wire [11:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [32:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[19] | in_data[56];
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_31z = celloutsig_0_20z | celloutsig_0_26z[3];
  assign celloutsig_0_35z = celloutsig_0_12z | celloutsig_0_20z;
  assign celloutsig_0_43z = celloutsig_0_16z[0] | celloutsig_0_38z[1];
  assign celloutsig_0_47z = celloutsig_0_1z | celloutsig_0_2z[0];
  assign celloutsig_0_50z = celloutsig_0_40z[7] | celloutsig_0_43z;
  assign celloutsig_0_51z = _00_ | celloutsig_0_14z;
  assign celloutsig_0_52z = celloutsig_0_47z | celloutsig_0_14z;
  assign celloutsig_0_61z = celloutsig_0_29z[5] | celloutsig_0_12z;
  assign celloutsig_0_62z = celloutsig_0_61z | celloutsig_0_10z[14];
  assign celloutsig_0_18z = celloutsig_0_5z[0] | celloutsig_0_1z;
  assign celloutsig_0_67z = celloutsig_0_7z | celloutsig_0_21z;
  assign celloutsig_0_69z = celloutsig_0_62z | in_data[81];
  assign celloutsig_0_7z = in_data[80] | celloutsig_0_18z;
  assign celloutsig_0_77z = celloutsig_0_13z | celloutsig_0_59z[2];
  assign celloutsig_0_8z = in_data[37] | celloutsig_0_3z;
  assign celloutsig_0_85z = celloutsig_0_83z[0] | celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_0z | celloutsig_0_5z[2];
  assign celloutsig_1_2z = celloutsig_1_1z[3] | celloutsig_1_0z[13];
  assign celloutsig_1_3z = celloutsig_1_0z[19] | celloutsig_1_0z[8];
  assign celloutsig_1_10z = celloutsig_1_7z[6] | celloutsig_1_0z[11];
  assign celloutsig_1_12z = celloutsig_1_6z[2] | celloutsig_1_10z;
  assign celloutsig_1_15z = celloutsig_1_6z[4] | celloutsig_1_14z[0];
  assign celloutsig_1_17z = celloutsig_1_5z[4] | celloutsig_1_12z;
  assign celloutsig_0_1z = in_data[41] | celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_5z[2] | celloutsig_0_18z;
  assign celloutsig_0_13z = _02_ | celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_2z[2] | celloutsig_0_2z[3];
  assign celloutsig_0_17z = celloutsig_0_16z[2] | _03_;
  assign celloutsig_0_20z = celloutsig_0_19z[3] | celloutsig_0_3z;
  assign celloutsig_0_21z = celloutsig_0_14z | celloutsig_0_13z;
  reg [6:0] _40_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _40_ <= 7'h00;
    else _40_ <= { celloutsig_0_28z[3:1], _02_, _04_[2], _03_, celloutsig_0_21z };
  assign { _05_[6:4], _00_, _05_[2:0] } = _40_;
  reg [10:0] _41_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _41_ <= 11'h000;
    else _41_ <= { celloutsig_0_23z[2:0], celloutsig_0_29z };
  assign { _06_[10:8], _01_, _06_[6:0] } = _41_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _07_ <= 15'h0000;
    else _07_ <= { in_data[28:16], celloutsig_0_0z, celloutsig_0_3z };
  reg [2:0] _43_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _43_ <= 3'h0;
    else _43_ <= { celloutsig_0_5z[4], celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_, _04_[2], _03_ } = _43_;
  assign celloutsig_0_28z = celloutsig_0_17z ? { celloutsig_0_19z[4:1], celloutsig_0_8z } : { celloutsig_0_5z[4:1], celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_3z ? { celloutsig_0_23z, celloutsig_0_23z } : { celloutsig_0_2z[1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_30z[3:0] = in_data[56] ? celloutsig_0_2z : { celloutsig_0_19z[2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_32z = celloutsig_0_23z[3] ? { celloutsig_0_30z[3:0], celloutsig_0_31z, celloutsig_0_27z } : _07_[10:1];
  assign celloutsig_0_34z = celloutsig_0_15z[10] ? { celloutsig_0_24z[23:6], celloutsig_0_14z } : { celloutsig_0_32z[7:6], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_36z = celloutsig_0_9z ? { _05_[2], celloutsig_0_27z, celloutsig_0_13z, 1'h1, celloutsig_0_17z, celloutsig_0_14z } : { _07_[14:12], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_0_38z = _07_[1] ? celloutsig_0_29z[3:0] : celloutsig_0_28z[3:0];
  assign celloutsig_0_39z = in_data[15] ? { in_data[47:46], celloutsig_0_28z } : { celloutsig_0_36z[9:7], celloutsig_0_23z };
  assign celloutsig_0_40z = celloutsig_0_16z[4] ? { _06_[10:8], _01_, _06_[6:0] } : { _06_[8], _01_, _06_[6], celloutsig_0_39z, celloutsig_0_3z };
  assign celloutsig_0_41z = celloutsig_0_21z ? celloutsig_0_28z[2:0] : celloutsig_0_29z[3:1];
  assign celloutsig_0_42z = celloutsig_0_17z ? { celloutsig_0_41z[0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_20z } : celloutsig_0_2z;
  assign celloutsig_0_45z = celloutsig_0_12z ? { celloutsig_0_22z[10:4], celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_18z } : { _06_[10:8], _01_, _06_[6:0], celloutsig_0_38z, celloutsig_0_8z };
  assign celloutsig_0_46z = celloutsig_0_0z ? { celloutsig_0_22z[6:5], celloutsig_0_41z, 1'h1, celloutsig_0_5z, celloutsig_0_36z, 1'h1 } : { in_data[61:60], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_48z = celloutsig_0_9z ? celloutsig_0_34z[18:1] : { _05_[5:4], celloutsig_0_45z[15:7], 1'h1, celloutsig_0_45z[5:0] };
  assign celloutsig_0_5z = celloutsig_0_0z ? in_data[58:53] : { _07_[12:8], celloutsig_0_3z };
  assign celloutsig_0_55z = celloutsig_0_35z ? celloutsig_0_19z[5:2] : celloutsig_0_45z[15:12];
  assign celloutsig_0_57z = celloutsig_0_8z ? { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_50z } : { celloutsig_0_55z[2:1], celloutsig_0_51z };
  assign celloutsig_0_58z = celloutsig_0_19z[4] ? { _07_[12:6], celloutsig_0_52z, celloutsig_0_0z, celloutsig_0_27z } : { celloutsig_0_34z[15:4], celloutsig_0_52z, celloutsig_0_1z };
  assign celloutsig_0_59z = celloutsig_0_21z ? { celloutsig_0_40z[5], celloutsig_0_19z[3], celloutsig_0_30z[3:0], celloutsig_0_29z } : { celloutsig_0_5z, celloutsig_0_52z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_71z = celloutsig_0_45z[6] ? celloutsig_0_48z[16:1] : celloutsig_0_48z[17:2];
  assign celloutsig_0_76z = celloutsig_0_0z ? { celloutsig_0_25z[3:0], celloutsig_0_12z } : celloutsig_0_71z[14:10];
  assign celloutsig_0_83z = celloutsig_0_76z[1] ? { celloutsig_0_29z[7:6], celloutsig_0_19z[3], celloutsig_0_30z[3:0], celloutsig_0_67z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_5z } : { celloutsig_0_25z[2], celloutsig_0_1z, celloutsig_0_57z, celloutsig_0_46z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_69z };
  assign celloutsig_0_84z = celloutsig_0_77z ? { celloutsig_0_58z[5:1], celloutsig_0_17z, celloutsig_0_55z, celloutsig_0_43z, celloutsig_0_51z } : { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[145] ? { in_data[146], 1'h1, in_data[144:126] } : in_data[186:166];
  assign celloutsig_1_1z = in_data[122] ? in_data[145:142] : in_data[127:124];
  assign celloutsig_1_4z = in_data[187] ? { in_data[113:102], celloutsig_1_1z } : { in_data[152:142], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[167] ? { in_data[176:168], 1'h1, in_data[166:144] } : { celloutsig_1_4z[15:6], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z ? in_data[104:100] : celloutsig_1_0z[19:15];
  assign celloutsig_1_7z = in_data[181] ? celloutsig_1_0z[14:7] : celloutsig_1_4z[7:0];
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_6z[3:0] : celloutsig_1_4z[3:0];
  assign celloutsig_0_10z = celloutsig_0_0z ? { _07_[14:6], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_18z } : { _07_[4:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[2] ? celloutsig_1_0z[19:11] : in_data[164:156];
  assign celloutsig_1_14z = celloutsig_1_2z ? in_data[148:141] : celloutsig_1_5z[29:22];
  assign celloutsig_1_18z = celloutsig_1_1z[2] ? { celloutsig_1_5z[25:8], celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z[3], 1'h1, celloutsig_1_1z[1:0] } : { in_data[155:146], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_11z[4] ? { celloutsig_1_18z[14], celloutsig_1_2z, celloutsig_1_8z } : { celloutsig_1_7z[7:3], celloutsig_1_15z };
  assign celloutsig_0_15z = in_data[85] ? { _07_[14:6], celloutsig_0_12z, celloutsig_0_2z } : { in_data[94:86], 1'h0, celloutsig_0_7z, _02_, _04_[2], _03_ };
  assign celloutsig_0_16z = celloutsig_0_2z[0] ? celloutsig_0_15z[8:4] : celloutsig_0_10z[5:1];
  assign celloutsig_0_19z = celloutsig_0_10z[8] ? { celloutsig_0_10z[7:4], celloutsig_0_8z, celloutsig_0_12z } : { celloutsig_0_15z[8:4], celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[42:41], 2'h3 } : { in_data[41:40], celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_22z = celloutsig_0_15z[1] ? { _07_[14:2], celloutsig_0_21z } : { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_1z ? { _02_, _04_[2], celloutsig_0_13z, celloutsig_0_9z } : { celloutsig_0_16z[2:0], celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_9z ? { in_data[31:21], celloutsig_0_15z[13:11], 1'h1, celloutsig_0_15z[9:0], celloutsig_0_18z, celloutsig_0_18z } : { celloutsig_0_22z[10:1], celloutsig_0_15z[13:11], 1'h1, celloutsig_0_15z[9:0], celloutsig_0_21z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_18z ? celloutsig_0_10z[5:0] : { _07_[7:3], celloutsig_0_20z };
  assign celloutsig_0_26z = celloutsig_0_17z ? { celloutsig_0_22z[3:1], _02_, _04_[2], _03_ } : { celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_27z = celloutsig_0_15z[3] ? celloutsig_0_16z : { celloutsig_0_25z[4:1], celloutsig_0_8z };
  assign { _04_[6:3], _04_[1:0] } = { celloutsig_0_28z[3:1], _02_, _03_, celloutsig_0_21z };
  assign _05_[3] = _00_;
  assign _06_[7] = _01_;
  assign celloutsig_0_30z[4] = celloutsig_0_19z[3];
  assign { out_data[153:128], out_data[101:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
