/*

	PIC32MX SFR wrapper for FZ/KM

	All SFR (for example, WDTCON) are handled as 8 bit registers.

	To output 16 and 32 bits to SFR, use:
		SFRbits0815 for bits 8-15,
		SFRbits1623 for bits 16-23, and
		SFRbits2431 for bits 24-31,
	then use SFR.
	For example:
		SFRbits0815=0x00;
		TMR2=0x00;
		SFRbits0815=0x1f;
		PR2=0xff;
	, to set TMR2 and PR2 to 0x0000 and 0x1fff, respectively.

	To input 16 and 32 bits from SFR, use SFR first, then use:
		SFRbits0815 for bits 8-15,
		SFRbits1623 for bits 16-23, and
		SFRbits2431 for bits 24-31.
	For example,
		uint16_t tmr2;
		tmr2=TMR2;
		tmr2|=SFRbits0815<<8;
	, to get TMR2 value to the variable, tmr2.

*/

__sfr __at 0x41 SFRbits0815;
__sfr __at 0x42 SFRbits1623;
__sfr __at 0x43 SFRbits2431;

/*
	Macros for input/output 8/16/32 bit data to/from SFR
		p32sfr8in( SFR );
		p32sfr16in( SFR );
		p32sfr32in( SFR );
		p32sfr8out( SFR , data );
		p32sfr16out( SFR , data );
		p32sfr32out( SFR , data );
	, where "SFR" is PIC32MX SFR (for example, WDTCON) and "data" is data to output/input.
	
	For example:
		uint16_t tmr2;
		p32sfr16out(TMR2,0x0000);
		p32sfr16out(PR2,0x1fff);
		tmr2=p32sfr16in(TMR2);
	, to set TMR2 and PR2 to 0x0000 and 0x1fff, respectively, and to get TMR value to tmr2.
*/

#define p32sfr8in(s) s
#define p32sfr16in(s) ( s | (SFRbits0815<<8) )
#define p32sfr32in(s) ( s | (SFRbits0815<<8) | (SFRbits1623<<16) )
#define p32sfr8out(s,d) do {\
		s=(d);\
	} while(0)
#define p32sfr16out(s,d) do {\
		SFRbits0815=(d)>>8;\
		s=(d);\
	} while(0)
#define p32sfr32out(s,d) do {\
		SFRbits1623=(d)>>16;\
		SFRbits0815=(d)>>8;\
		s=(d);\
	} while(0)

/*
	Assignments of Z80 I/O addresses bits to SFR bits are as follows:
	
		SFRbit0
		SFRbit1
		SFRbit2  - A0
		SFRbit3  - A1
		SFRbit4  - A2
		SFRbit5  - A3
		SFRbit6  - A4
		SFRbit7  - A5
		SFRbit8  - A8
		SFRbit9  - A9
		SFRbit10 - A10
		SFRbit11 - A11
		SFRbit12 - A12
		SFRbit13 - A13
		SFRbit14 - A14
		SFRbit15 - A15
		SFRbit16
		SFRbit17
		SFRbit18
		SFRbit19 - A6
	
	Calculation of SFR address from Z80 I/O address (as B and C registers) is done as follows:
	
		0xBF800000 | ((C&0x40)<<13 | (B<<8) | ((C&0x3f)<<2)
	
	Caculation of Z80 I/O address (as B and C registers) from SFR address is done as follows:
	
		B=(SFR>>8)&0xff;
		C=((SFR>>2)&0x3f) | ((SFR>>13)&0x40) | 0x80;
*/

__sfr __banked __at 0x0080 WDTCON;
__sfr __banked __at 0x0081 WDTCONCLR;
__sfr __banked __at 0x0082 WDTCONSET;
__sfr __banked __at 0x0083 WDTCONINV;
__sfr __banked __at 0x0280 RTCCON;
__sfr __banked __at 0x0281 RTCCONCLR;
__sfr __banked __at 0x0282 RTCCONSET;
__sfr __banked __at 0x0283 RTCCONINV;
__sfr __banked __at 0x0284 RTCALRM;
__sfr __banked __at 0x0285 RTCALRMCLR;
__sfr __banked __at 0x0286 RTCALRMSET;
__sfr __banked __at 0x0287 RTCALRMINV;
__sfr __banked __at 0x0288 RTCTIME;
__sfr __banked __at 0x0289 RTCTIMECLR;
__sfr __banked __at 0x028a RTCTIMESET;
__sfr __banked __at 0x028b RTCTIMEINV;
__sfr __banked __at 0x028c RTCDATE;
__sfr __banked __at 0x028d RTCDATECLR;
__sfr __banked __at 0x028e RTCDATESET;
__sfr __banked __at 0x028f RTCDATEINV;
__sfr __banked __at 0x0290 ALRMTIME;
__sfr __banked __at 0x0291 ALRMTIMECLR;
__sfr __banked __at 0x0292 ALRMTIMESET;
__sfr __banked __at 0x0293 ALRMTIMEINV;
__sfr __banked __at 0x0294 ALRMDATE;
__sfr __banked __at 0x0295 ALRMDATECLR;
__sfr __banked __at 0x0296 ALRMDATESET;
__sfr __banked __at 0x0297 ALRMDATEINV;
__sfr __banked __at 0x0680 T1CON;
__sfr __banked __at 0x0681 T1CONCLR;
__sfr __banked __at 0x0682 T1CONSET;
__sfr __banked __at 0x0683 T1CONINV;
__sfr __banked __at 0x0684 TMR1;
__sfr __banked __at 0x0685 TMR1CLR;
__sfr __banked __at 0x0686 TMR1SET;
__sfr __banked __at 0x0687 TMR1INV;
__sfr __banked __at 0x0688 PR1;
__sfr __banked __at 0x0689 PR1CLR;
__sfr __banked __at 0x068a PR1SET;
__sfr __banked __at 0x068b PR1INV;
__sfr __banked __at 0x0880 T2CON;
__sfr __banked __at 0x0881 T2CONCLR;
__sfr __banked __at 0x0882 T2CONSET;
__sfr __banked __at 0x0883 T2CONINV;
__sfr __banked __at 0x0884 TMR2;
__sfr __banked __at 0x0885 TMR2CLR;
__sfr __banked __at 0x0886 TMR2SET;
__sfr __banked __at 0x0887 TMR2INV;
__sfr __banked __at 0x0888 PR2;
__sfr __banked __at 0x0889 PR2CLR;
__sfr __banked __at 0x088a PR2SET;
__sfr __banked __at 0x088b PR2INV;
__sfr __banked __at 0x0a80 T3CON;
__sfr __banked __at 0x0a81 T3CONCLR;
__sfr __banked __at 0x0a82 T3CONSET;
__sfr __banked __at 0x0a83 T3CONINV;
__sfr __banked __at 0x0a84 TMR3;
__sfr __banked __at 0x0a85 TMR3CLR;
__sfr __banked __at 0x0a86 TMR3SET;
__sfr __banked __at 0x0a87 TMR3INV;
__sfr __banked __at 0x0a88 PR3;
__sfr __banked __at 0x0a89 PR3CLR;
__sfr __banked __at 0x0a8a PR3SET;
__sfr __banked __at 0x0a8b PR3INV;
__sfr __banked __at 0x0c80 T4CON;
__sfr __banked __at 0x0c81 T4CONCLR;
__sfr __banked __at 0x0c82 T4CONSET;
__sfr __banked __at 0x0c83 T4CONINV;
__sfr __banked __at 0x0c84 TMR4;
__sfr __banked __at 0x0c85 TMR4CLR;
__sfr __banked __at 0x0c86 TMR4SET;
__sfr __banked __at 0x0c87 TMR4INV;
__sfr __banked __at 0x0c88 PR4;
__sfr __banked __at 0x0c89 PR4CLR;
__sfr __banked __at 0x0c8a PR4SET;
__sfr __banked __at 0x0c8b PR4INV;
__sfr __banked __at 0x0e80 T5CON;
__sfr __banked __at 0x0e81 T5CONCLR;
__sfr __banked __at 0x0e82 T5CONSET;
__sfr __banked __at 0x0e83 T5CONINV;
__sfr __banked __at 0x0e84 TMR5;
__sfr __banked __at 0x0e85 TMR5CLR;
__sfr __banked __at 0x0e86 TMR5SET;
__sfr __banked __at 0x0e87 TMR5INV;
__sfr __banked __at 0x0e88 PR5;
__sfr __banked __at 0x0e89 PR5CLR;
__sfr __banked __at 0x0e8a PR5SET;
__sfr __banked __at 0x0e8b PR5INV;
__sfr __banked __at 0x2080 IC1CON;
__sfr __banked __at 0x2081 IC1CONCLR;
__sfr __banked __at 0x2082 IC1CONSET;
__sfr __banked __at 0x2083 IC1CONINV;
__sfr __banked __at 0x2084 IC1BUF;
__sfr __banked __at 0x2280 IC2CON;
__sfr __banked __at 0x2281 IC2CONCLR;
__sfr __banked __at 0x2282 IC2CONSET;
__sfr __banked __at 0x2283 IC2CONINV;
__sfr __banked __at 0x2284 IC2BUF;
__sfr __banked __at 0x2480 IC3CON;
__sfr __banked __at 0x2481 IC3CONCLR;
__sfr __banked __at 0x2482 IC3CONSET;
__sfr __banked __at 0x2483 IC3CONINV;
__sfr __banked __at 0x2484 IC3BUF;
__sfr __banked __at 0x2680 IC4CON;
__sfr __banked __at 0x2681 IC4CONCLR;
__sfr __banked __at 0x2682 IC4CONSET;
__sfr __banked __at 0x2683 IC4CONINV;
__sfr __banked __at 0x2684 IC4BUF;
__sfr __banked __at 0x2880 IC5CON;
__sfr __banked __at 0x2881 IC5CONCLR;
__sfr __banked __at 0x2882 IC5CONSET;
__sfr __banked __at 0x2883 IC5CONINV;
__sfr __banked __at 0x2884 IC5BUF;
__sfr __banked __at 0x3080 OC1CON;
__sfr __banked __at 0x3081 OC1CONCLR;
__sfr __banked __at 0x3082 OC1CONSET;
__sfr __banked __at 0x3083 OC1CONINV;
__sfr __banked __at 0x3084 OC1R;
__sfr __banked __at 0x3085 OC1RCLR;
__sfr __banked __at 0x3086 OC1RSET;
__sfr __banked __at 0x3087 OC1RINV;
__sfr __banked __at 0x3088 OC1RS;
__sfr __banked __at 0x3089 OC1RSCLR;
__sfr __banked __at 0x308a OC1RSSET;
__sfr __banked __at 0x308b OC1RSINV;
__sfr __banked __at 0x3280 OC2CON;
__sfr __banked __at 0x3281 OC2CONCLR;
__sfr __banked __at 0x3282 OC2CONSET;
__sfr __banked __at 0x3283 OC2CONINV;
__sfr __banked __at 0x3284 OC2R;
__sfr __banked __at 0x3285 OC2RCLR;
__sfr __banked __at 0x3286 OC2RSET;
__sfr __banked __at 0x3287 OC2RINV;
__sfr __banked __at 0x3288 OC2RS;
__sfr __banked __at 0x3289 OC2RSCLR;
__sfr __banked __at 0x328a OC2RSSET;
__sfr __banked __at 0x328b OC2RSINV;
__sfr __banked __at 0x3480 OC3CON;
__sfr __banked __at 0x3481 OC3CONCLR;
__sfr __banked __at 0x3482 OC3CONSET;
__sfr __banked __at 0x3483 OC3CONINV;
__sfr __banked __at 0x3484 OC3R;
__sfr __banked __at 0x3485 OC3RCLR;
__sfr __banked __at 0x3486 OC3RSET;
__sfr __banked __at 0x3487 OC3RINV;
__sfr __banked __at 0x3488 OC3RS;
__sfr __banked __at 0x3489 OC3RSCLR;
__sfr __banked __at 0x348a OC3RSSET;
__sfr __banked __at 0x348b OC3RSINV;
__sfr __banked __at 0x3680 OC4CON;
__sfr __banked __at 0x3681 OC4CONCLR;
__sfr __banked __at 0x3682 OC4CONSET;
__sfr __banked __at 0x3683 OC4CONINV;
__sfr __banked __at 0x3684 OC4R;
__sfr __banked __at 0x3685 OC4RCLR;
__sfr __banked __at 0x3686 OC4RSET;
__sfr __banked __at 0x3687 OC4RINV;
__sfr __banked __at 0x3688 OC4RS;
__sfr __banked __at 0x3689 OC4RSCLR;
__sfr __banked __at 0x368a OC4RSSET;
__sfr __banked __at 0x368b OC4RSINV;
__sfr __banked __at 0x3880 OC5CON;
__sfr __banked __at 0x3881 OC5CONCLR;
__sfr __banked __at 0x3882 OC5CONSET;
__sfr __banked __at 0x3883 OC5CONINV;
__sfr __banked __at 0x3884 OC5R;
__sfr __banked __at 0x3885 OC5RCLR;
__sfr __banked __at 0x3886 OC5RSET;
__sfr __banked __at 0x3887 OC5RINV;
__sfr __banked __at 0x3888 OC5RS;
__sfr __banked __at 0x3889 OC5RSCLR;
__sfr __banked __at 0x388a OC5RSSET;
__sfr __banked __at 0x388b OC5RSINV;
__sfr __banked __at 0x5080 I2C1CON;
__sfr __banked __at 0x5080 I2C1111CON;
__sfr __banked __at 0x5081 I2C1CONCLR;
__sfr __banked __at 0x5081 I2C1111CONCLR;
__sfr __banked __at 0x5082 I2C1CONSET;
__sfr __banked __at 0x5082 I2C1111CONSET;
__sfr __banked __at 0x5083 I2C1CONINV;
__sfr __banked __at 0x5083 I2C1111CONINV;
__sfr __banked __at 0x5084 I2C1STAT;
__sfr __banked __at 0x5084 I2C1111STAT;
__sfr __banked __at 0x5085 I2C1STATCLR;
__sfr __banked __at 0x5085 I2C1111STATCLR;
__sfr __banked __at 0x5086 I2C1STATSET;
__sfr __banked __at 0x5086 I2C1111STATSET;
__sfr __banked __at 0x5087 I2C1STATINV;
__sfr __banked __at 0x5087 I2C1111STATINV;
__sfr __banked __at 0x5088 I2C1ADD;
__sfr __banked __at 0x5088 I2C1111ADD;
__sfr __banked __at 0x5089 I2C1ADDCLR;
__sfr __banked __at 0x5089 I2C1111ADDCLR;
__sfr __banked __at 0x508a I2C1ADDSET;
__sfr __banked __at 0x508a I2C1111ADDSET;
__sfr __banked __at 0x508b I2C1ADDINV;
__sfr __banked __at 0x508b I2C1111ADDINV;
__sfr __banked __at 0x508c I2C1MSK;
__sfr __banked __at 0x508c I2C1111MSK;
__sfr __banked __at 0x508d I2C1MSKCLR;
__sfr __banked __at 0x508d I2C1111MSKCLR;
__sfr __banked __at 0x508e I2C1MSKSET;
__sfr __banked __at 0x508e I2C1111MSKSET;
__sfr __banked __at 0x508f I2C1MSKINV;
__sfr __banked __at 0x508f I2C1111MSKINV;
__sfr __banked __at 0x5090 I2C1BRG;
__sfr __banked __at 0x5090 I2C1111BRG;
__sfr __banked __at 0x5091 I2C1BRGCLR;
__sfr __banked __at 0x5091 I2C1111BRGCLR;
__sfr __banked __at 0x5092 I2C1BRGSET;
__sfr __banked __at 0x5092 I2C1111BRGSET;
__sfr __banked __at 0x5093 I2C1BRGINV;
__sfr __banked __at 0x5093 I2C1111BRGINV;
__sfr __banked __at 0x5094 I2C1TRN;
__sfr __banked __at 0x5094 I2C1111TRN;
__sfr __banked __at 0x5095 I2C1TRNCLR;
__sfr __banked __at 0x5095 I2C1111TRNCLR;
__sfr __banked __at 0x5096 I2C1TRNSET;
__sfr __banked __at 0x5096 I2C1111TRNSET;
__sfr __banked __at 0x5097 I2C1TRNINV;
__sfr __banked __at 0x5097 I2C1111TRNINV;
__sfr __banked __at 0x5098 I2C1RCV;
__sfr __banked __at 0x5098 I2C1111RCV;
__sfr __banked __at 0x5180 I2C2CON;
__sfr __banked __at 0x5180 I2CABCON;
__sfr __banked __at 0x5181 I2C2CONCLR;
__sfr __banked __at 0x5181 I2CABCONCLR;
__sfr __banked __at 0x5182 I2C2CONSET;
__sfr __banked __at 0x5182 I2CABCONSET;
__sfr __banked __at 0x5183 I2C2CONINV;
__sfr __banked __at 0x5183 I2CABCONINV;
__sfr __banked __at 0x5184 I2C2STAT;
__sfr __banked __at 0x5184 I2CABSTAT;
__sfr __banked __at 0x5185 I2C2STATCLR;
__sfr __banked __at 0x5185 I2CABSTATCLR;
__sfr __banked __at 0x5186 I2C2STATSET;
__sfr __banked __at 0x5186 I2CABSTATSET;
__sfr __banked __at 0x5187 I2C2STATINV;
__sfr __banked __at 0x5187 I2CABSTATINV;
__sfr __banked __at 0x5188 I2C2ADD;
__sfr __banked __at 0x5188 I2CABADD;
__sfr __banked __at 0x5189 I2C2ADDCLR;
__sfr __banked __at 0x5189 I2CABADDCLR;
__sfr __banked __at 0x518a I2C2ADDSET;
__sfr __banked __at 0x518a I2CABADDSET;
__sfr __banked __at 0x518b I2C2ADDINV;
__sfr __banked __at 0x518b I2CABADDINV;
__sfr __banked __at 0x518c I2C2MSK;
__sfr __banked __at 0x518c I2CABMSK;
__sfr __banked __at 0x518d I2C2MSKCLR;
__sfr __banked __at 0x518d I2CABMSKCLR;
__sfr __banked __at 0x518e I2C2MSKSET;
__sfr __banked __at 0x518e I2CABMSKSET;
__sfr __banked __at 0x518f I2C2MSKINV;
__sfr __banked __at 0x518f I2CABMSKINV;
__sfr __banked __at 0x5190 I2C2BRG;
__sfr __banked __at 0x5190 I2CABBRG;
__sfr __banked __at 0x5191 I2C2BRGCLR;
__sfr __banked __at 0x5191 I2CABBRGCLR;
__sfr __banked __at 0x5192 I2C2BRGSET;
__sfr __banked __at 0x5192 I2CABBRGSET;
__sfr __banked __at 0x5193 I2C2BRGINV;
__sfr __banked __at 0x5193 I2CABBRGINV;
__sfr __banked __at 0x5194 I2C2TRN;
__sfr __banked __at 0x5194 I2CABTRN;
__sfr __banked __at 0x5195 I2C2TRNCLR;
__sfr __banked __at 0x5195 I2CABTRNCLR;
__sfr __banked __at 0x5196 I2C2TRNSET;
__sfr __banked __at 0x5196 I2CABTRNSET;
__sfr __banked __at 0x5197 I2C2TRNINV;
__sfr __banked __at 0x5197 I2CABTRNINV;
__sfr __banked __at 0x5198 I2C2RCV;
__sfr __banked __at 0x5198 I2CABRCV;
__sfr __banked __at 0x5880 SPI1CON;
__sfr __banked __at 0x5881 SPI1CONCLR;
__sfr __banked __at 0x5882 SPI1CONSET;
__sfr __banked __at 0x5883 SPI1CONINV;
__sfr __banked __at 0x5884 SPI1STAT;
__sfr __banked __at 0x5885 SPI1STATCLR;
__sfr __banked __at 0x5886 SPI1STATSET;
__sfr __banked __at 0x5887 SPI1STATINV;
__sfr __banked __at 0x5888 SPI1BUF;
__sfr __banked __at 0x588c SPI1BRG;
__sfr __banked __at 0x588d SPI1BRGCLR;
__sfr __banked __at 0x588e SPI1BRGSET;
__sfr __banked __at 0x588f SPI1BRGINV;
__sfr __banked __at 0x5890 SPI1CON2;
__sfr __banked __at 0x5891 SPI1CON2CLR;
__sfr __banked __at 0x5892 SPI1CON2SET;
__sfr __banked __at 0x5893 SPI1CON2INV;
__sfr __banked __at 0x5a80 SPI2CON;
__sfr __banked __at 0x5a81 SPI2CONCLR;
__sfr __banked __at 0x5a82 SPI2CONSET;
__sfr __banked __at 0x5a83 SPI2CONINV;
__sfr __banked __at 0x5a84 SPI2STAT;
__sfr __banked __at 0x5a85 SPI2STATCLR;
__sfr __banked __at 0x5a86 SPI2STATSET;
__sfr __banked __at 0x5a87 SPI2STATINV;
__sfr __banked __at 0x5a88 SPI2BUF;
__sfr __banked __at 0x5a8c SPI2BRG;
__sfr __banked __at 0x5a8d SPI2BRGCLR;
__sfr __banked __at 0x5a8e SPI2BRGSET;
__sfr __banked __at 0x5a8f SPI2BRGINV;
__sfr __banked __at 0x5a90 SPI2CON2;
__sfr __banked __at 0x5a91 SPI2CON2CLR;
__sfr __banked __at 0x5a92 SPI2CON2SET;
__sfr __banked __at 0x5a93 SPI2CON2INV;
__sfr __banked __at 0x6080 U1MODE;
__sfr __banked __at 0x6080 UDCMODE;
__sfr __banked __at 0x6081 U1MODECLR;
__sfr __banked __at 0x6081 UDCMODECLR;
__sfr __banked __at 0x6082 U1MODESET;
__sfr __banked __at 0x6082 UDCMODESET;
__sfr __banked __at 0x6083 U1MODEINV;
__sfr __banked __at 0x6083 UDCMODEINV;
__sfr __banked __at 0x6084 U1STA;
__sfr __banked __at 0x6084 UDCSTA;
__sfr __banked __at 0x6085 U1STACLR;
__sfr __banked __at 0x6085 UDCSTACLR;
__sfr __banked __at 0x6086 U1STASET;
__sfr __banked __at 0x6086 UDCSTASET;
__sfr __banked __at 0x6087 U1STAINV;
__sfr __banked __at 0x6087 UDCSTAINV;
__sfr __banked __at 0x6088 U1TXREG;
__sfr __banked __at 0x6088 UDCTXREG;
__sfr __banked __at 0x608c U1RXREG;
__sfr __banked __at 0x608c UDCRXREG;
__sfr __banked __at 0x6090 U1BRG;
__sfr __banked __at 0x6090 UDCBRG;
__sfr __banked __at 0x6091 U1BRGCLR;
__sfr __banked __at 0x6091 UDCBRGCLR;
__sfr __banked __at 0x6092 U1BRGSET;
__sfr __banked __at 0x6092 UDCBRGSET;
__sfr __banked __at 0x6093 U1BRGINV;
__sfr __banked __at 0x6093 UDCBRGINV;
__sfr __banked __at 0x6280 U2MODE;
__sfr __banked __at 0x6280 U8932MODE;
__sfr __banked __at 0x6281 U2MODECLR;
__sfr __banked __at 0x6281 U8932MODECLR;
__sfr __banked __at 0x6282 U2MODESET;
__sfr __banked __at 0x6282 U8932MODESET;
__sfr __banked __at 0x6283 U2MODEINV;
__sfr __banked __at 0x6283 U8932MODEINV;
__sfr __banked __at 0x6284 U2STA;
__sfr __banked __at 0x6284 U8932STA;
__sfr __banked __at 0x6285 U2STACLR;
__sfr __banked __at 0x6285 U8932STACLR;
__sfr __banked __at 0x6286 U2STASET;
__sfr __banked __at 0x6286 U8932STASET;
__sfr __banked __at 0x6287 U2STAINV;
__sfr __banked __at 0x6287 U8932STAINV;
__sfr __banked __at 0x6288 U2TXREG;
__sfr __banked __at 0x6288 U8932TXREG;
__sfr __banked __at 0x628c U2RXREG;
__sfr __banked __at 0x628c U8932RXREG;
__sfr __banked __at 0x6290 U2BRG;
__sfr __banked __at 0x6290 U8932BRG;
__sfr __banked __at 0x6291 U2BRGCLR;
__sfr __banked __at 0x6291 U8932BRGCLR;
__sfr __banked __at 0x6292 U2BRGSET;
__sfr __banked __at 0x6292 U8932BRGSET;
__sfr __banked __at 0x6293 U2BRGINV;
__sfr __banked __at 0x6293 U8932BRGINV;
__sfr __banked __at 0x6480 U3MODE;
__sfr __banked __at 0x6480 U39MODE;
__sfr __banked __at 0x6481 U3MODECLR;
__sfr __banked __at 0x6481 U39MODECLR;
__sfr __banked __at 0x6482 U3MODESET;
__sfr __banked __at 0x6482 U39MODESET;
__sfr __banked __at 0x6483 U3MODEINV;
__sfr __banked __at 0x6483 U39MODEINV;
__sfr __banked __at 0x6484 U3STA;
__sfr __banked __at 0x6484 U39STA;
__sfr __banked __at 0x6485 U3STACLR;
__sfr __banked __at 0x6485 U39STACLR;
__sfr __banked __at 0x6486 U3STASET;
__sfr __banked __at 0x6486 U39STASET;
__sfr __banked __at 0x6487 U3STAINV;
__sfr __banked __at 0x6487 U39STAINV;
__sfr __banked __at 0x6488 U3TXREG;
__sfr __banked __at 0x6488 U39TXREG;
__sfr __banked __at 0x648c U3RXREG;
__sfr __banked __at 0x648c U39RXREG;
__sfr __banked __at 0x6490 U3BRG;
__sfr __banked __at 0x6490 U39BRG;
__sfr __banked __at 0x6491 U3BRGCLR;
__sfr __banked __at 0x6491 U39BRGCLR;
__sfr __banked __at 0x6492 U3BRGSET;
__sfr __banked __at 0x6492 U39BRGSET;
__sfr __banked __at 0x6493 U3BRGINV;
__sfr __banked __at 0x6493 U39BRGINV;
__sfr __banked __at 0x6680 U4MODE;
__sfr __banked __at 0x6680 UodMODE;
__sfr __banked __at 0x6681 U4MODECLR;
__sfr __banked __at 0x6681 UodMODECLR;
__sfr __banked __at 0x6682 U4MODESET;
__sfr __banked __at 0x6682 UodMODESET;
__sfr __banked __at 0x6683 U4MODEINV;
__sfr __banked __at 0x6683 UodMODEINV;
__sfr __banked __at 0x6684 U4STA;
__sfr __banked __at 0x6684 UodSTA;
__sfr __banked __at 0x6685 U4STACLR;
__sfr __banked __at 0x6685 UodSTACLR;
__sfr __banked __at 0x6686 U4STASET;
__sfr __banked __at 0x6686 UodSTASET;
__sfr __banked __at 0x6687 U4STAINV;
__sfr __banked __at 0x6687 UodSTAINV;
__sfr __banked __at 0x6688 U4TXREG;
__sfr __banked __at 0x6688 UodTXREG;
__sfr __banked __at 0x668c U4RXREG;
__sfr __banked __at 0x668c UodRXREG;
__sfr __banked __at 0x6690 U4BRG;
__sfr __banked __at 0x6690 UodBRG;
__sfr __banked __at 0x6691 U4BRGCLR;
__sfr __banked __at 0x6691 UodBRGCLR;
__sfr __banked __at 0x6692 U4BRGSET;
__sfr __banked __at 0x6692 UodBRGSET;
__sfr __banked __at 0x6693 U4BRGINV;
__sfr __banked __at 0x6693 UodBRGINV;
__sfr __banked __at 0x7080 PMCON;
__sfr __banked __at 0x7081 PMCONCLR;
__sfr __banked __at 0x7082 PMCONSET;
__sfr __banked __at 0x7083 PMCONINV;
__sfr __banked __at 0x7084 PMMODE;
__sfr __banked __at 0x7085 PMMODECLR;
__sfr __banked __at 0x7086 PMMODESET;
__sfr __banked __at 0x7087 PMMODEINV;
__sfr __banked __at 0x7088 PMADDR;
__sfr __banked __at 0x7089 PMADDRCLR;
__sfr __banked __at 0x708a PMADDRSET;
__sfr __banked __at 0x708b PMADDRINV;
__sfr __banked __at 0x708c PMDOUT;
__sfr __banked __at 0x708d PMDOUTCLR;
__sfr __banked __at 0x708e PMDOUTSET;
__sfr __banked __at 0x708f PMDOUTINV;
__sfr __banked __at 0x7090 PMDIN;
__sfr __banked __at 0x7091 PMDINCLR;
__sfr __banked __at 0x7092 PMDINSET;
__sfr __banked __at 0x7093 PMDININV;
__sfr __banked __at 0x7094 PMAEN;
__sfr __banked __at 0x7095 PMAENCLR;
__sfr __banked __at 0x7096 PMAENSET;
__sfr __banked __at 0x7097 PMAENINV;
__sfr __banked __at 0x7098 PMSTAT;
__sfr __banked __at 0x7099 PMSTATCLR;
__sfr __banked __at 0x709a PMSTATSET;
__sfr __banked __at 0x709b PMSTATINV;
__sfr __banked __at 0x9080 AD1CON1;
__sfr __banked __at 0x9081 AD1CON1CLR;
__sfr __banked __at 0x9082 AD1CON1SET;
__sfr __banked __at 0x9083 AD1CON1INV;
__sfr __banked __at 0x9084 AD1CON2;
__sfr __banked __at 0x9085 AD1CON2CLR;
__sfr __banked __at 0x9086 AD1CON2SET;
__sfr __banked __at 0x9087 AD1CON2INV;
__sfr __banked __at 0x9088 AD1CON3;
__sfr __banked __at 0x9089 AD1CON3CLR;
__sfr __banked __at 0x908a AD1CON3SET;
__sfr __banked __at 0x908b AD1CON3INV;
__sfr __banked __at 0x9090 AD1CHS;
__sfr __banked __at 0x9091 AD1CHSCLR;
__sfr __banked __at 0x9092 AD1CHSSET;
__sfr __banked __at 0x9093 AD1CHSINV;
__sfr __banked __at 0x9094 AD1CSSL;
__sfr __banked __at 0x9095 AD1CSSLCLR;
__sfr __banked __at 0x9096 AD1CSSLSET;
__sfr __banked __at 0x9097 AD1CSSLINV;
__sfr __banked __at 0x909c ADC1BUF0;
__sfr __banked __at 0x90a0 ADC1BUF1;
__sfr __banked __at 0x90a4 ADC1BUF2;
__sfr __banked __at 0x90a8 ADC1BUF3;
__sfr __banked __at 0x90ac ADC1BUF4;
__sfr __banked __at 0x90b0 ADC1BUF5;
__sfr __banked __at 0x90b4 ADC1BUF6;
__sfr __banked __at 0x90b8 ADC1BUF7;
__sfr __banked __at 0x90bc ADC1BUF8;
__sfr __banked __at 0x9180 ADC1BUF9;
__sfr __banked __at 0x9184 ADC1BUFA;
__sfr __banked __at 0x9188 ADC1BUFB;
__sfr __banked __at 0x918c ADC1BUFC;
__sfr __banked __at 0x9190 ADC1BUFD;
__sfr __banked __at 0x9194 ADC1BUFE;
__sfr __banked __at 0x9198 ADC1BUFF;
__sfr __banked __at 0x9880 CVRCON;
__sfr __banked __at 0x9881 CVRCONCLR;
__sfr __banked __at 0x9882 CVRCONSET;
__sfr __banked __at 0x9883 CVRCONINV;
__sfr __banked __at 0xa080 CM1CON;
__sfr __banked __at 0xa081 CM1CONCLR;
__sfr __banked __at 0xa082 CM1CONSET;
__sfr __banked __at 0xa083 CM1CONINV;
__sfr __banked __at 0xa084 CM2CON;
__sfr __banked __at 0xa085 CM2CONCLR;
__sfr __banked __at 0xa086 CM2CONSET;
__sfr __banked __at 0xa087 CM2CONINV;
__sfr __banked __at 0xa098 CMSTAT;
__sfr __banked __at 0xa099 CMSTATCLR;
__sfr __banked __at 0xa09a CMSTATSET;
__sfr __banked __at 0xa09b CMSTATINV;
__sfr __banked __at 0xa280 CTMUCON;
__sfr __banked __at 0xa281 CTMUCONCLR;
__sfr __banked __at 0xa282 CTMUCONSET;
__sfr __banked __at 0xa283 CTMUCONINV;
__sfr __banked __at 0xf080 OSCCON;
__sfr __banked __at 0xf081 OSCCONCLR;
__sfr __banked __at 0xf082 OSCCONSET;
__sfr __banked __at 0xf083 OSCCONINV;
__sfr __banked __at 0xf084 OSCTUN;
__sfr __banked __at 0xf085 OSCTUNCLR;
__sfr __banked __at 0xf086 OSCTUNSET;
__sfr __banked __at 0xf087 OSCTUNINV;
__sfr __banked __at 0xf088 REFOCON;
__sfr __banked __at 0xf089 REFOCONCLR;
__sfr __banked __at 0xf08a REFOCONSET;
__sfr __banked __at 0xf08b REFOCONINV;
__sfr __banked __at 0xf08c REFOTRIM;
__sfr __banked __at 0xf08d REFOTRIMCLR;
__sfr __banked __at 0xf08e REFOTRIMSET;
__sfr __banked __at 0xf08f REFOTRIMINV;
__sfr __banked __at 0xf280 CFGCON;
__sfr __banked __at 0xf280 DDPCON;
__sfr __banked __at 0xf288 DEVID;
__sfr __banked __at 0xf28c SYSKEY;
__sfr __banked __at 0xf28d SYSKEYCLR;
__sfr __banked __at 0xf28e SYSKEYSET;
__sfr __banked __at 0xf28f SYSKEYINV;
__sfr __banked __at 0xf290 PMD1;
__sfr __banked __at 0xf291 PMD1CLR;
__sfr __banked __at 0xf292 PMD1SET;
__sfr __banked __at 0xf293 PMD1INV;
__sfr __banked __at 0xf294 PMD2;
__sfr __banked __at 0xf295 PMD2CLR;
__sfr __banked __at 0xf296 PMD2SET;
__sfr __banked __at 0xf297 PMD2INV;
__sfr __banked __at 0xf298 PMD3;
__sfr __banked __at 0xf299 PMD3CLR;
__sfr __banked __at 0xf29a PMD3SET;
__sfr __banked __at 0xf29b PMD3INV;
__sfr __banked __at 0xf29c PMD4;
__sfr __banked __at 0xf29d PMD4CLR;
__sfr __banked __at 0xf29e PMD4SET;
__sfr __banked __at 0xf29f PMD4INV;
__sfr __banked __at 0xf2a0 PMD5;
__sfr __banked __at 0xf2a1 PMD5CLR;
__sfr __banked __at 0xf2a2 PMD5SET;
__sfr __banked __at 0xf2a3 PMD5INV;
__sfr __banked __at 0xf2a4 PMD6;
__sfr __banked __at 0xf2a5 PMD6CLR;
__sfr __banked __at 0xf2a6 PMD6SET;
__sfr __banked __at 0xf2a7 PMD6INV;
__sfr __banked __at 0xf480 NVMCON;
__sfr __banked __at 0xf481 NVMCONCLR;
__sfr __banked __at 0xf482 NVMCONSET;
__sfr __banked __at 0xf483 NVMCONINV;
__sfr __banked __at 0xf484 NVMKEY;
__sfr __banked __at 0xf488 NVMADDR;
__sfr __banked __at 0xf489 NVMADDRCLR;
__sfr __banked __at 0xf48a NVMADDRSET;
__sfr __banked __at 0xf48b NVMADDRINV;
__sfr __banked __at 0xf48c NVMDATA;
__sfr __banked __at 0xf490 NVMSRCADDR;
__sfr __banked __at 0xf680 RCON;
__sfr __banked __at 0xf681 RCONCLR;
__sfr __banked __at 0xf682 RCONSET;
__sfr __banked __at 0xf683 RCONINV;
__sfr __banked __at 0xf684 RSWRST;
__sfr __banked __at 0xf685 RSWRSTCLR;
__sfr __banked __at 0xf686 RSWRSTSET;
__sfr __banked __at 0xf687 RSWRSTINV;
__sfr __banked __at 0xfa81 INT1R;
__sfr __banked __at 0xfa82 INT2R;
__sfr __banked __at 0xfa83 INT3R;
__sfr __banked __at 0xfa84 INT4R;
__sfr __banked __at 0xfa86 T2CKR;
__sfr __banked __at 0xfa87 T3CKR;
__sfr __banked __at 0xfa88 T4CKR;
__sfr __banked __at 0xfa89 T5CKR;
__sfr __banked __at 0xfa8a IC1R;
__sfr __banked __at 0xfa8b IC2R;
__sfr __banked __at 0xfa8c IC3R;
__sfr __banked __at 0xfa8d IC4R;
__sfr __banked __at 0xfa8e IC5R;
__sfr __banked __at 0xfa92 OCFAR;
__sfr __banked __at 0xfa94 U1RXR;
__sfr __banked __at 0xfa95 U1CTSR;
__sfr __banked __at 0xfa96 U2RXR;
__sfr __banked __at 0xfa97 U2CTSR;
__sfr __banked __at 0xfa98 U3RXR;
__sfr __banked __at 0xfa99 U3CTSR;
__sfr __banked __at 0xfa9a U4RXR;
__sfr __banked __at 0xfa9b U4CTSR;
__sfr __banked __at 0xfa9c U5RXR;
__sfr __banked __at 0xfa9d U5CTSR;
__sfr __banked __at 0xfaa1 SDI1R;
__sfr __banked __at 0xfaa2 SS1R;
__sfr __banked __at 0xfaa4 SDI2R;
__sfr __banked __at 0xfaa5 SS2R;
__sfr __banked __at 0xfab4 REFCLKIR;
__sfr __banked __at 0xfb90 RPB0R;
__sfr __banked __at 0xfb91 RPB1R;
__sfr __banked __at 0xfb92 RPB2R;
__sfr __banked __at 0xfb93 RPB3R;
__sfr __banked __at 0xfb95 RPB5R;
__sfr __banked __at 0xfb96 RPB6R;
__sfr __banked __at 0xfb97 RPB7R;
__sfr __banked __at 0xfb98 RPB8R;
__sfr __banked __at 0xfb99 RPB9R;
__sfr __banked __at 0xfb9a RPB10R;
__sfr __banked __at 0xfb9e RPB14R;
__sfr __banked __at 0xfb9f RPB15R;
__sfr __banked __at 0xfbad RPC13R;
__sfr __banked __at 0xfbae RPC14R;
__sfr __banked __at 0xfbb0 RPD0R;
__sfr __banked __at 0xfbb1 RPD1R;
__sfr __banked __at 0xfbb2 RPD2R;
__sfr __banked __at 0xfbb3 RPD3R;
__sfr __banked __at 0xfbb4 RPD4R;
__sfr __banked __at 0xfbb5 RPD5R;
__sfr __banked __at 0xfbb8 RPD8R;
__sfr __banked __at 0xfbb9 RPD9R;
__sfr __banked __at 0xfbba RPD10R;
__sfr __banked __at 0xfbbb RPD11R;
__sfr __banked __at 0xfc83 RPE3R;
__sfr __banked __at 0xfc85 RPE5R;
__sfr __banked __at 0xfc90 RPF0R;
__sfr __banked __at 0xfc91 RPF1R;
__sfr __banked __at 0xfc92 RPF2R;
__sfr __banked __at 0xfc93 RPF3R;
__sfr __banked __at 0xfc94 RPF4R;
__sfr __banked __at 0xfc95 RPF5R;
__sfr __banked __at 0xfc96 RPF6R;
__sfr __banked __at 0xfca6 RPG6R;
__sfr __banked __at 0xfca7 RPG7R;
__sfr __banked __at 0xfca8 RPG8R;
__sfr __banked __at 0xfca9 RPG9R;
__sfr __banked __at 0x10c0 INTCON;
__sfr __banked __at 0x10c1 INTCONCLR;
__sfr __banked __at 0x10c2 INTCONSET;
__sfr __banked __at 0x10c3 INTCONINV;
__sfr __banked __at 0x10c4 INTSTAT;
__sfr __banked __at 0x10c8 IPTMR;
__sfr __banked __at 0x10c9 IPTMRCLR;
__sfr __banked __at 0x10ca IPTMRSET;
__sfr __banked __at 0x10cb IPTMRINV;
__sfr __banked __at 0x10cc IFS0;
__sfr __banked __at 0x10cd IFS0CLR;
__sfr __banked __at 0x10ce IFS0SET;
__sfr __banked __at 0x10cf IFS0INV;
__sfr __banked __at 0x10d0 IFS1;
__sfr __banked __at 0x10d1 IFS1CLR;
__sfr __banked __at 0x10d2 IFS1SET;
__sfr __banked __at 0x10d3 IFS1INV;
__sfr __banked __at 0x10d4 IFS2;
__sfr __banked __at 0x10d5 IFS2CLR;
__sfr __banked __at 0x10d6 IFS2SET;
__sfr __banked __at 0x10d7 IFS2INV;
__sfr __banked __at 0x10d8 IEC0;
__sfr __banked __at 0x10d9 IEC0CLR;
__sfr __banked __at 0x10da IEC0SET;
__sfr __banked __at 0x10db IEC0INV;
__sfr __banked __at 0x10dc IEC1;
__sfr __banked __at 0x10dd IEC1CLR;
__sfr __banked __at 0x10de IEC1SET;
__sfr __banked __at 0x10df IEC1INV;
__sfr __banked __at 0x10e0 IEC2;
__sfr __banked __at 0x10e1 IEC2CLR;
__sfr __banked __at 0x10e2 IEC2SET;
__sfr __banked __at 0x10e3 IEC2INV;
__sfr __banked __at 0x10e4 IPC0;
__sfr __banked __at 0x10e5 IPC0CLR;
__sfr __banked __at 0x10e6 IPC0SET;
__sfr __banked __at 0x10e7 IPC0INV;
__sfr __banked __at 0x10e8 IPC1;
__sfr __banked __at 0x10e9 IPC1CLR;
__sfr __banked __at 0x10ea IPC1SET;
__sfr __banked __at 0x10eb IPC1INV;
__sfr __banked __at 0x10ec IPC2;
__sfr __banked __at 0x10ed IPC2CLR;
__sfr __banked __at 0x10ee IPC2SET;
__sfr __banked __at 0x10ef IPC2INV;
__sfr __banked __at 0x10f0 IPC3;
__sfr __banked __at 0x10f1 IPC3CLR;
__sfr __banked __at 0x10f2 IPC3SET;
__sfr __banked __at 0x10f3 IPC3INV;
__sfr __banked __at 0x10f4 IPC4;
__sfr __banked __at 0x10f5 IPC4CLR;
__sfr __banked __at 0x10f6 IPC4SET;
__sfr __banked __at 0x10f7 IPC4INV;
__sfr __banked __at 0x10f8 IPC5;
__sfr __banked __at 0x10f9 IPC5CLR;
__sfr __banked __at 0x10fa IPC5SET;
__sfr __banked __at 0x10fb IPC5INV;
__sfr __banked __at 0x10fc IPC6;
__sfr __banked __at 0x10fd IPC6CLR;
__sfr __banked __at 0x10fe IPC6SET;
__sfr __banked __at 0x10ff IPC6INV;
__sfr __banked __at 0x11c0 IPC7;
__sfr __banked __at 0x11c1 IPC7CLR;
__sfr __banked __at 0x11c2 IPC7SET;
__sfr __banked __at 0x11c3 IPC7INV;
__sfr __banked __at 0x11c4 IPC8;
__sfr __banked __at 0x11c5 IPC8CLR;
__sfr __banked __at 0x11c6 IPC8SET;
__sfr __banked __at 0x11c7 IPC8INV;
__sfr __banked __at 0x11c8 IPC9;
__sfr __banked __at 0x11c9 IPC9CLR;
__sfr __banked __at 0x11ca IPC9SET;
__sfr __banked __at 0x11cb IPC9INV;
__sfr __banked __at 0x11cc IPC10;
__sfr __banked __at 0x11cd IPC10CLR;
__sfr __banked __at 0x11ce IPC10SET;
__sfr __banked __at 0x11cf IPC10INV;
__sfr __banked __at 0x11d0 IPC11;
__sfr __banked __at 0x11d1 IPC11CLR;
__sfr __banked __at 0x11d2 IPC11SET;
__sfr __banked __at 0x11d3 IPC11INV;
__sfr __banked __at 0x20c0 BMXCON;
__sfr __banked __at 0x20c1 BMXCONCLR;
__sfr __banked __at 0x20c2 BMXCONSET;
__sfr __banked __at 0x20c3 BMXCONINV;
__sfr __banked __at 0x20c4 BMXDKPBA;
__sfr __banked __at 0x20c5 BMXDKPBACLR;
__sfr __banked __at 0x20c6 BMXDKPBASET;
__sfr __banked __at 0x20c7 BMXDKPBAINV;
__sfr __banked __at 0x20c8 BMXDUDBA;
__sfr __banked __at 0x20c9 BMXDUDBACLR;
__sfr __banked __at 0x20ca BMXDUDBASET;
__sfr __banked __at 0x20cb BMXDUDBAINV;
__sfr __banked __at 0x20cc BMXDUPBA;
__sfr __banked __at 0x20cd BMXDUPBACLR;
__sfr __banked __at 0x20ce BMXDUPBASET;
__sfr __banked __at 0x20cf BMXDUPBAINV;
__sfr __banked __at 0x20d0 BMXDRMSZ;
__sfr __banked __at 0x20d4 BMXPUPBA;
__sfr __banked __at 0x20d5 BMXPUPBACLR;
__sfr __banked __at 0x20d6 BMXPUPBASET;
__sfr __banked __at 0x20d7 BMXPUPBAINV;
__sfr __banked __at 0x20d8 BMXPFMSZ;
__sfr __banked __at 0x20dc BMXBOOTSZ;
__sfr __banked __at 0x30c0 DMACON;
__sfr __banked __at 0x30c1 DMACONCLR;
__sfr __banked __at 0x30c2 DMACONSET;
__sfr __banked __at 0x30c3 DMACONINV;
__sfr __banked __at 0x30c4 DMASTAT;
__sfr __banked __at 0x30c5 DMASTATCLR;
__sfr __banked __at 0x30c6 DMASTATSET;
__sfr __banked __at 0x30c7 DMASTATINV;
__sfr __banked __at 0x30c8 DMAADDR;
__sfr __banked __at 0x30c9 DMAADDRCLR;
__sfr __banked __at 0x30ca DMAADDRSET;
__sfr __banked __at 0x30cb DMAADDRINV;
__sfr __banked __at 0x30cc DCRCCON;
__sfr __banked __at 0x30cd DCRCCONCLR;
__sfr __banked __at 0x30ce DCRCCONSET;
__sfr __banked __at 0x30cf DCRCCONINV;
__sfr __banked __at 0x30d0 DCRCDATA;
__sfr __banked __at 0x30d1 DCRCDATACLR;
__sfr __banked __at 0x30d2 DCRCDATASET;
__sfr __banked __at 0x30d3 DCRCDATAINV;
__sfr __banked __at 0x30d4 DCRCXOR;
__sfr __banked __at 0x30d5 DCRCXORCLR;
__sfr __banked __at 0x30d6 DCRCXORSET;
__sfr __banked __at 0x30d7 DCRCXORINV;
__sfr __banked __at 0x30d8 DCH0CON;
__sfr __banked __at 0x30d9 DCH0CONCLR;
__sfr __banked __at 0x30da DCH0CONSET;
__sfr __banked __at 0x30db DCH0CONINV;
__sfr __banked __at 0x30dc DCH0ECON;
__sfr __banked __at 0x30dd DCH0ECONCLR;
__sfr __banked __at 0x30de DCH0ECONSET;
__sfr __banked __at 0x30df DCH0ECONINV;
__sfr __banked __at 0x30e0 DCH0INT;
__sfr __banked __at 0x30e1 DCH0INTCLR;
__sfr __banked __at 0x30e2 DCH0INTSET;
__sfr __banked __at 0x30e3 DCH0INTINV;
__sfr __banked __at 0x30e4 DCH0SSA;
__sfr __banked __at 0x30e5 DCH0SSACLR;
__sfr __banked __at 0x30e6 DCH0SSASET;
__sfr __banked __at 0x30e7 DCH0SSAINV;
__sfr __banked __at 0x30e8 DCH0DSA;
__sfr __banked __at 0x30e9 DCH0DSACLR;
__sfr __banked __at 0x30ea DCH0DSASET;
__sfr __banked __at 0x30eb DCH0DSAINV;
__sfr __banked __at 0x30ec DCH0SSIZ;
__sfr __banked __at 0x30ed DCH0SSIZCLR;
__sfr __banked __at 0x30ee DCH0SSIZSET;
__sfr __banked __at 0x30ef DCH0SSIZINV;
__sfr __banked __at 0x30f0 DCH0DSIZ;
__sfr __banked __at 0x30f1 DCH0DSIZCLR;
__sfr __banked __at 0x30f2 DCH0DSIZSET;
__sfr __banked __at 0x30f3 DCH0DSIZINV;
__sfr __banked __at 0x30f4 DCH0SPTR;
__sfr __banked __at 0x30f5 DCH0SPTRCLR;
__sfr __banked __at 0x30f6 DCH0SPTRSET;
__sfr __banked __at 0x30f7 DCH0SPTRINV;
__sfr __banked __at 0x30f8 DCH0DPTR;
__sfr __banked __at 0x30f9 DCH0DPTRCLR;
__sfr __banked __at 0x30fa DCH0DPTRSET;
__sfr __banked __at 0x30fb DCH0DPTRINV;
__sfr __banked __at 0x30fc DCH0CSIZ;
__sfr __banked __at 0x30fd DCH0CSIZCLR;
__sfr __banked __at 0x30fe DCH0CSIZSET;
__sfr __banked __at 0x30ff DCH0CSIZINV;
__sfr __banked __at 0x31c0 DCH0CPTR;
__sfr __banked __at 0x31c1 DCH0CPTRCLR;
__sfr __banked __at 0x31c2 DCH0CPTRSET;
__sfr __banked __at 0x31c3 DCH0CPTRINV;
__sfr __banked __at 0x31c4 DCH0DAT;
__sfr __banked __at 0x31c5 DCH0DATCLR;
__sfr __banked __at 0x31c6 DCH0DATSET;
__sfr __banked __at 0x31c7 DCH0DATINV;
__sfr __banked __at 0x31c8 DCH1CON;
__sfr __banked __at 0x31c9 DCH1CONCLR;
__sfr __banked __at 0x31ca DCH1CONSET;
__sfr __banked __at 0x31cb DCH1CONINV;
__sfr __banked __at 0x31cc DCH1ECON;
__sfr __banked __at 0x31cd DCH1ECONCLR;
__sfr __banked __at 0x31ce DCH1ECONSET;
__sfr __banked __at 0x31cf DCH1ECONINV;
__sfr __banked __at 0x31d0 DCH1INT;
__sfr __banked __at 0x31d1 DCH1INTCLR;
__sfr __banked __at 0x31d2 DCH1INTSET;
__sfr __banked __at 0x31d3 DCH1INTINV;
__sfr __banked __at 0x31d4 DCH1SSA;
__sfr __banked __at 0x31d5 DCH1SSACLR;
__sfr __banked __at 0x31d6 DCH1SSASET;
__sfr __banked __at 0x31d7 DCH1SSAINV;
__sfr __banked __at 0x31d8 DCH1DSA;
__sfr __banked __at 0x31d9 DCH1DSACLR;
__sfr __banked __at 0x31da DCH1DSASET;
__sfr __banked __at 0x31db DCH1DSAINV;
__sfr __banked __at 0x31dc DCH1SSIZ;
__sfr __banked __at 0x31dd DCH1SSIZCLR;
__sfr __banked __at 0x31de DCH1SSIZSET;
__sfr __banked __at 0x31df DCH1SSIZINV;
__sfr __banked __at 0x31e0 DCH1DSIZ;
__sfr __banked __at 0x31e1 DCH1DSIZCLR;
__sfr __banked __at 0x31e2 DCH1DSIZSET;
__sfr __banked __at 0x31e3 DCH1DSIZINV;
__sfr __banked __at 0x31e4 DCH1SPTR;
__sfr __banked __at 0x31e5 DCH1SPTRCLR;
__sfr __banked __at 0x31e6 DCH1SPTRSET;
__sfr __banked __at 0x31e7 DCH1SPTRINV;
__sfr __banked __at 0x31e8 DCH1DPTR;
__sfr __banked __at 0x31e9 DCH1DPTRCLR;
__sfr __banked __at 0x31ea DCH1DPTRSET;
__sfr __banked __at 0x31eb DCH1DPTRINV;
__sfr __banked __at 0x31ec DCH1CSIZ;
__sfr __banked __at 0x31ed DCH1CSIZCLR;
__sfr __banked __at 0x31ee DCH1CSIZSET;
__sfr __banked __at 0x31ef DCH1CSIZINV;
__sfr __banked __at 0x31f0 DCH1CPTR;
__sfr __banked __at 0x31f1 DCH1CPTRCLR;
__sfr __banked __at 0x31f2 DCH1CPTRSET;
__sfr __banked __at 0x31f3 DCH1CPTRINV;
__sfr __banked __at 0x31f4 DCH1DAT;
__sfr __banked __at 0x31f5 DCH1DATCLR;
__sfr __banked __at 0x31f6 DCH1DATSET;
__sfr __banked __at 0x31f7 DCH1DATINV;
__sfr __banked __at 0x31f8 DCH2CON;
__sfr __banked __at 0x31f9 DCH2CONCLR;
__sfr __banked __at 0x31fa DCH2CONSET;
__sfr __banked __at 0x31fb DCH2CONINV;
__sfr __banked __at 0x31fc DCH2ECON;
__sfr __banked __at 0x31fd DCH2ECONCLR;
__sfr __banked __at 0x31fe DCH2ECONSET;
__sfr __banked __at 0x31ff DCH2ECONINV;
__sfr __banked __at 0x32c0 DCH2INT;
__sfr __banked __at 0x32c1 DCH2INTCLR;
__sfr __banked __at 0x32c2 DCH2INTSET;
__sfr __banked __at 0x32c3 DCH2INTINV;
__sfr __banked __at 0x32c4 DCH2SSA;
__sfr __banked __at 0x32c5 DCH2SSACLR;
__sfr __banked __at 0x32c6 DCH2SSASET;
__sfr __banked __at 0x32c7 DCH2SSAINV;
__sfr __banked __at 0x32c8 DCH2DSA;
__sfr __banked __at 0x32c9 DCH2DSACLR;
__sfr __banked __at 0x32ca DCH2DSASET;
__sfr __banked __at 0x32cb DCH2DSAINV;
__sfr __banked __at 0x32cc DCH2SSIZ;
__sfr __banked __at 0x32cd DCH2SSIZCLR;
__sfr __banked __at 0x32ce DCH2SSIZSET;
__sfr __banked __at 0x32cf DCH2SSIZINV;
__sfr __banked __at 0x32d0 DCH2DSIZ;
__sfr __banked __at 0x32d1 DCH2DSIZCLR;
__sfr __banked __at 0x32d2 DCH2DSIZSET;
__sfr __banked __at 0x32d3 DCH2DSIZINV;
__sfr __banked __at 0x32d4 DCH2SPTR;
__sfr __banked __at 0x32d5 DCH2SPTRCLR;
__sfr __banked __at 0x32d6 DCH2SPTRSET;
__sfr __banked __at 0x32d7 DCH2SPTRINV;
__sfr __banked __at 0x32d8 DCH2DPTR;
__sfr __banked __at 0x32d9 DCH2DPTRCLR;
__sfr __banked __at 0x32da DCH2DPTRSET;
__sfr __banked __at 0x32db DCH2DPTRINV;
__sfr __banked __at 0x32dc DCH2CSIZ;
__sfr __banked __at 0x32dd DCH2CSIZCLR;
__sfr __banked __at 0x32de DCH2CSIZSET;
__sfr __banked __at 0x32df DCH2CSIZINV;
__sfr __banked __at 0x32e0 DCH2CPTR;
__sfr __banked __at 0x32e1 DCH2CPTRCLR;
__sfr __banked __at 0x32e2 DCH2CPTRSET;
__sfr __banked __at 0x32e3 DCH2CPTRINV;
__sfr __banked __at 0x32e4 DCH2DAT;
__sfr __banked __at 0x32e5 DCH2DATCLR;
__sfr __banked __at 0x32e6 DCH2DATSET;
__sfr __banked __at 0x32e7 DCH2DATINV;
__sfr __banked __at 0x32e8 DCH3CON;
__sfr __banked __at 0x32e9 DCH3CONCLR;
__sfr __banked __at 0x32ea DCH3CONSET;
__sfr __banked __at 0x32eb DCH3CONINV;
__sfr __banked __at 0x32ec DCH3ECON;
__sfr __banked __at 0x32ed DCH3ECONCLR;
__sfr __banked __at 0x32ee DCH3ECONSET;
__sfr __banked __at 0x32ef DCH3ECONINV;
__sfr __banked __at 0x32f0 DCH3INT;
__sfr __banked __at 0x32f1 DCH3INTCLR;
__sfr __banked __at 0x32f2 DCH3INTSET;
__sfr __banked __at 0x32f3 DCH3INTINV;
__sfr __banked __at 0x32f4 DCH3SSA;
__sfr __banked __at 0x32f5 DCH3SSACLR;
__sfr __banked __at 0x32f6 DCH3SSASET;
__sfr __banked __at 0x32f7 DCH3SSAINV;
__sfr __banked __at 0x32f8 DCH3DSA;
__sfr __banked __at 0x32f9 DCH3DSACLR;
__sfr __banked __at 0x32fa DCH3DSASET;
__sfr __banked __at 0x32fb DCH3DSAINV;
__sfr __banked __at 0x32fc DCH3SSIZ;
__sfr __banked __at 0x32fd DCH3SSIZCLR;
__sfr __banked __at 0x32fe DCH3SSIZSET;
__sfr __banked __at 0x32ff DCH3SSIZINV;
__sfr __banked __at 0x33c0 DCH3DSIZ;
__sfr __banked __at 0x33c1 DCH3DSIZCLR;
__sfr __banked __at 0x33c2 DCH3DSIZSET;
__sfr __banked __at 0x33c3 DCH3DSIZINV;
__sfr __banked __at 0x33c4 DCH3SPTR;
__sfr __banked __at 0x33c5 DCH3SPTRCLR;
__sfr __banked __at 0x33c6 DCH3SPTRSET;
__sfr __banked __at 0x33c7 DCH3SPTRINV;
__sfr __banked __at 0x33c8 DCH3DPTR;
__sfr __banked __at 0x33c9 DCH3DPTRCLR;
__sfr __banked __at 0x33ca DCH3DPTRSET;
__sfr __banked __at 0x33cb DCH3DPTRINV;
__sfr __banked __at 0x33cc DCH3CSIZ;
__sfr __banked __at 0x33cd DCH3CSIZCLR;
__sfr __banked __at 0x33ce DCH3CSIZSET;
__sfr __banked __at 0x33cf DCH3CSIZINV;
__sfr __banked __at 0x33d0 DCH3CPTR;
__sfr __banked __at 0x33d1 DCH3CPTRCLR;
__sfr __banked __at 0x33d2 DCH3CPTRSET;
__sfr __banked __at 0x33d3 DCH3CPTRINV;
__sfr __banked __at 0x33d4 DCH3DAT;
__sfr __banked __at 0x33d5 DCH3DATCLR;
__sfr __banked __at 0x33d6 DCH3DATSET;
__sfr __banked __at 0x33d7 DCH3DATINV;
__sfr __banked __at 0x40c0 CHECON;
__sfr __banked __at 0x40c1 CHECONCLR;
__sfr __banked __at 0x40c2 CHECONSET;
__sfr __banked __at 0x40c3 CHECONINV;
__sfr __banked __at 0x40c4 CHEACC;
__sfr __banked __at 0x40c5 CHEACCCLR;
__sfr __banked __at 0x40c6 CHEACCSET;
__sfr __banked __at 0x40c7 CHEACCINV;
__sfr __banked __at 0x40c8 CHETAG;
__sfr __banked __at 0x40c9 CHETAGCLR;
__sfr __banked __at 0x40ca CHETAGSET;
__sfr __banked __at 0x40cb CHETAGINV;
__sfr __banked __at 0x40cc CHEMSK;
__sfr __banked __at 0x40cd CHEMSKCLR;
__sfr __banked __at 0x40ce CHEMSKSET;
__sfr __banked __at 0x40cf CHEMSKINV;
__sfr __banked __at 0x40d0 CHEW0;
__sfr __banked __at 0x40d4 CHEW1;
__sfr __banked __at 0x40d8 CHEW2;
__sfr __banked __at 0x40dc CHEW3;
__sfr __banked __at 0x40e0 CHELRU;
__sfr __banked __at 0x40e4 CHEHIT;
__sfr __banked __at 0x40e8 CHEMIS;
__sfr __banked __at 0x40ec RESERVED1;
__sfr __banked __at 0x40f0 CHEPFABT;
__sfr __banked __at 0x61c0 ANSELB;
__sfr __banked __at 0x61c1 ANSELBCLR;
__sfr __banked __at 0x61c2 ANSELBSET;
__sfr __banked __at 0x61c3 ANSELBINV;
__sfr __banked __at 0x61c4 TRISB;
__sfr __banked __at 0x61c5 TRISBCLR;
__sfr __banked __at 0x61c6 TRISBSET;
__sfr __banked __at 0x61c7 TRISBINV;
__sfr __banked __at 0x61c8 PORTB;
__sfr __banked __at 0x61c9 PORTBCLR;
__sfr __banked __at 0x61ca PORTBSET;
__sfr __banked __at 0x61cb PORTBINV;
__sfr __banked __at 0x61cc LATB;
__sfr __banked __at 0x61cd LATBCLR;
__sfr __banked __at 0x61ce LATBSET;
__sfr __banked __at 0x61cf LATBINV;
__sfr __banked __at 0x61d0 ODCB;
__sfr __banked __at 0x61d1 ODCBCLR;
__sfr __banked __at 0x61d2 ODCBSET;
__sfr __banked __at 0x61d3 ODCBINV;
__sfr __banked __at 0x61d4 CNPUB;
__sfr __banked __at 0x61d5 CNPUBCLR;
__sfr __banked __at 0x61d6 CNPUBSET;
__sfr __banked __at 0x61d7 CNPUBINV;
__sfr __banked __at 0x61d8 CNPDB;
__sfr __banked __at 0x61d9 CNPDBCLR;
__sfr __banked __at 0x61da CNPDBSET;
__sfr __banked __at 0x61db CNPDBINV;
__sfr __banked __at 0x61dc CNCONB;
__sfr __banked __at 0x61dd CNCONBCLR;
__sfr __banked __at 0x61de CNCONBSET;
__sfr __banked __at 0x61df CNCONBINV;
__sfr __banked __at 0x61e0 CNENB;
__sfr __banked __at 0x61e1 CNENBCLR;
__sfr __banked __at 0x61e2 CNENBSET;
__sfr __banked __at 0x61e3 CNENBINV;
__sfr __banked __at 0x61e4 CNSTATB;
__sfr __banked __at 0x61e5 CNSTATBCLR;
__sfr __banked __at 0x61e6 CNSTATBSET;
__sfr __banked __at 0x61e7 CNSTATBINV;
__sfr __banked __at 0x62c0 ANSELC;
__sfr __banked __at 0x62c1 ANSELCCLR;
__sfr __banked __at 0x62c2 ANSELCSET;
__sfr __banked __at 0x62c3 ANSELCINV;
__sfr __banked __at 0x62c4 TRISC;
__sfr __banked __at 0x62c5 TRISCCLR;
__sfr __banked __at 0x62c6 TRISCSET;
__sfr __banked __at 0x62c7 TRISCINV;
__sfr __banked __at 0x62c8 PORTC;
__sfr __banked __at 0x62c9 PORTCCLR;
__sfr __banked __at 0x62ca PORTCSET;
__sfr __banked __at 0x62cb PORTCINV;
__sfr __banked __at 0x62cc LATC;
__sfr __banked __at 0x62cd LATCCLR;
__sfr __banked __at 0x62ce LATCSET;
__sfr __banked __at 0x62cf LATCINV;
__sfr __banked __at 0x62d0 ODCC;
__sfr __banked __at 0x62d1 ODCCCLR;
__sfr __banked __at 0x62d2 ODCCSET;
__sfr __banked __at 0x62d3 ODCCINV;
__sfr __banked __at 0x62d4 CNPUC;
__sfr __banked __at 0x62d5 CNPUCCLR;
__sfr __banked __at 0x62d6 CNPUCSET;
__sfr __banked __at 0x62d7 CNPUCINV;
__sfr __banked __at 0x62d8 CNPDC;
__sfr __banked __at 0x62d9 CNPDCCLR;
__sfr __banked __at 0x62da CNPDCSET;
__sfr __banked __at 0x62db CNPDCINV;
__sfr __banked __at 0x62dc CNCONC;
__sfr __banked __at 0x62dd CNCONCCLR;
__sfr __banked __at 0x62de CNCONCSET;
__sfr __banked __at 0x62df CNCONCINV;
__sfr __banked __at 0x62e0 CNENC;
__sfr __banked __at 0x62e1 CNENCCLR;
__sfr __banked __at 0x62e2 CNENCSET;
__sfr __banked __at 0x62e3 CNENCINV;
__sfr __banked __at 0x62e4 CNSTATC;
__sfr __banked __at 0x62e5 CNSTATCCLR;
__sfr __banked __at 0x62e6 CNSTATCSET;
__sfr __banked __at 0x62e7 CNSTATCINV;
__sfr __banked __at 0x63c0 ANSELD;
__sfr __banked __at 0x63c1 ANSELDCLR;
__sfr __banked __at 0x63c2 ANSELDSET;
__sfr __banked __at 0x63c3 ANSELDINV;
__sfr __banked __at 0x63c4 TRISD;
__sfr __banked __at 0x63c5 TRISDCLR;
__sfr __banked __at 0x63c6 TRISDSET;
__sfr __banked __at 0x63c7 TRISDINV;
__sfr __banked __at 0x63c8 PORTD;
__sfr __banked __at 0x63c9 PORTDCLR;
__sfr __banked __at 0x63ca PORTDSET;
__sfr __banked __at 0x63cb PORTDINV;
__sfr __banked __at 0x63cc LATD;
__sfr __banked __at 0x63cd LATDCLR;
__sfr __banked __at 0x63ce LATDSET;
__sfr __banked __at 0x63cf LATDINV;
__sfr __banked __at 0x63d0 ODCD;
__sfr __banked __at 0x63d1 ODCDCLR;
__sfr __banked __at 0x63d2 ODCDSET;
__sfr __banked __at 0x63d3 ODCDINV;
__sfr __banked __at 0x63d4 CNPUD;
__sfr __banked __at 0x63d5 CNPUDCLR;
__sfr __banked __at 0x63d6 CNPUDSET;
__sfr __banked __at 0x63d7 CNPUDINV;
__sfr __banked __at 0x63d8 CNPDD;
__sfr __banked __at 0x63d9 CNPDDCLR;
__sfr __banked __at 0x63da CNPDDSET;
__sfr __banked __at 0x63db CNPDDINV;
__sfr __banked __at 0x63dc CNCOND;
__sfr __banked __at 0x63dd CNCONDCLR;
__sfr __banked __at 0x63de CNCONDSET;
__sfr __banked __at 0x63df CNCONDINV;
__sfr __banked __at 0x63e0 CNEND;
__sfr __banked __at 0x63e1 CNENDCLR;
__sfr __banked __at 0x63e2 CNENDSET;
__sfr __banked __at 0x63e3 CNENDINV;
__sfr __banked __at 0x63e4 CNSTATD;
__sfr __banked __at 0x63e5 CNSTATDCLR;
__sfr __banked __at 0x63e6 CNSTATDSET;
__sfr __banked __at 0x63e7 CNSTATDINV;
__sfr __banked __at 0x64c0 ANSELE;
__sfr __banked __at 0x64c1 ANSELECLR;
__sfr __banked __at 0x64c2 ANSELESET;
__sfr __banked __at 0x64c3 ANSELEINV;
__sfr __banked __at 0x64c4 TRISE;
__sfr __banked __at 0x64c5 TRISECLR;
__sfr __banked __at 0x64c6 TRISESET;
__sfr __banked __at 0x64c7 TRISEINV;
__sfr __banked __at 0x64c8 PORTE;
__sfr __banked __at 0x64c9 PORTECLR;
__sfr __banked __at 0x64ca PORTESET;
__sfr __banked __at 0x64cb PORTEINV;
__sfr __banked __at 0x64cc LATE;
__sfr __banked __at 0x64cd LATECLR;
__sfr __banked __at 0x64ce LATESET;
__sfr __banked __at 0x64cf LATEINV;
__sfr __banked __at 0x64d0 ODCE;
__sfr __banked __at 0x64d1 ODCECLR;
__sfr __banked __at 0x64d2 ODCESET;
__sfr __banked __at 0x64d3 ODCEINV;
__sfr __banked __at 0x64d4 CNPUE;
__sfr __banked __at 0x64d5 CNPUECLR;
__sfr __banked __at 0x64d6 CNPUESET;
__sfr __banked __at 0x64d7 CNPUEINV;
__sfr __banked __at 0x64d8 CNPDE;
__sfr __banked __at 0x64d9 CNPDECLR;
__sfr __banked __at 0x64da CNPDESET;
__sfr __banked __at 0x64db CNPDEINV;
__sfr __banked __at 0x64dc CNCONE;
__sfr __banked __at 0x64dd CNCONECLR;
__sfr __banked __at 0x64de CNCONESET;
__sfr __banked __at 0x64df CNCONEINV;
__sfr __banked __at 0x64e0 CNENE;
__sfr __banked __at 0x64e1 CNENECLR;
__sfr __banked __at 0x64e2 CNENESET;
__sfr __banked __at 0x64e3 CNENEINV;
__sfr __banked __at 0x64e4 CNSTATE;
__sfr __banked __at 0x64e5 CNSTATECLR;
__sfr __banked __at 0x64e6 CNSTATESET;
__sfr __banked __at 0x64e7 CNSTATEINV;
__sfr __banked __at 0x65c0 ANSELF;
__sfr __banked __at 0x65c1 ANSELFCLR;
__sfr __banked __at 0x65c2 ANSELFSET;
__sfr __banked __at 0x65c3 ANSELFINV;
__sfr __banked __at 0x65c4 TRISF;
__sfr __banked __at 0x65c5 TRISFCLR;
__sfr __banked __at 0x65c6 TRISFSET;
__sfr __banked __at 0x65c7 TRISFINV;
__sfr __banked __at 0x65c8 PORTF;
__sfr __banked __at 0x65c9 PORTFCLR;
__sfr __banked __at 0x65ca PORTFSET;
__sfr __banked __at 0x65cb PORTFINV;
__sfr __banked __at 0x65cc LATF;
__sfr __banked __at 0x65cd LATFCLR;
__sfr __banked __at 0x65ce LATFSET;
__sfr __banked __at 0x65cf LATFINV;
__sfr __banked __at 0x65d0 ODCF;
__sfr __banked __at 0x65d1 ODCFCLR;
__sfr __banked __at 0x65d2 ODCFSET;
__sfr __banked __at 0x65d3 ODCFINV;
__sfr __banked __at 0x65d4 CNPUF;
__sfr __banked __at 0x65d5 CNPUFCLR;
__sfr __banked __at 0x65d6 CNPUFSET;
__sfr __banked __at 0x65d7 CNPUFINV;
__sfr __banked __at 0x65d8 CNPDF;
__sfr __banked __at 0x65d9 CNPDFCLR;
__sfr __banked __at 0x65da CNPDFSET;
__sfr __banked __at 0x65db CNPDFINV;
__sfr __banked __at 0x65dc CNCONF;
__sfr __banked __at 0x65dd CNCONFCLR;
__sfr __banked __at 0x65de CNCONFSET;
__sfr __banked __at 0x65df CNCONFINV;
__sfr __banked __at 0x65e0 CNENF;
__sfr __banked __at 0x65e1 CNENFCLR;
__sfr __banked __at 0x65e2 CNENFSET;
__sfr __banked __at 0x65e3 CNENFINV;
__sfr __banked __at 0x65e4 CNSTATF;
__sfr __banked __at 0x65e5 CNSTATFCLR;
__sfr __banked __at 0x65e6 CNSTATFSET;
__sfr __banked __at 0x65e7 CNSTATFINV;
__sfr __banked __at 0x66c0 ANSELG;
__sfr __banked __at 0x66c1 ANSELGCLR;
__sfr __banked __at 0x66c2 ANSELGSET;
__sfr __banked __at 0x66c3 ANSELGINV;
__sfr __banked __at 0x66c4 TRISG;
__sfr __banked __at 0x66c5 TRISGCLR;
__sfr __banked __at 0x66c6 TRISGSET;
__sfr __banked __at 0x66c7 TRISGINV;
__sfr __banked __at 0x66c8 PORTG;
__sfr __banked __at 0x66c9 PORTGCLR;
__sfr __banked __at 0x66ca PORTGSET;
__sfr __banked __at 0x66cb PORTGINV;
__sfr __banked __at 0x66cc LATG;
__sfr __banked __at 0x66cd LATGCLR;
__sfr __banked __at 0x66ce LATGSET;
__sfr __banked __at 0x66cf LATGINV;
__sfr __banked __at 0x66d0 ODCG;
__sfr __banked __at 0x66d1 ODCGCLR;
__sfr __banked __at 0x66d2 ODCGSET;
__sfr __banked __at 0x66d3 ODCGINV;
__sfr __banked __at 0x66d4 CNPUG;
__sfr __banked __at 0x66d5 CNPUGCLR;
__sfr __banked __at 0x66d6 CNPUGSET;
__sfr __banked __at 0x66d7 CNPUGINV;
__sfr __banked __at 0x66d8 CNPDG;
__sfr __banked __at 0x66d9 CNPDGCLR;
__sfr __banked __at 0x66da CNPDGSET;
__sfr __banked __at 0x66db CNPDGINV;
__sfr __banked __at 0x66dc CNCONG;
__sfr __banked __at 0x66dd CNCONGCLR;
__sfr __banked __at 0x66de CNCONGSET;
__sfr __banked __at 0x66df CNCONGINV;
__sfr __banked __at 0x66e0 CNENG;
__sfr __banked __at 0x66e1 CNENGCLR;
__sfr __banked __at 0x66e2 CNENGSET;
__sfr __banked __at 0x66e3 CNENGINV;
__sfr __banked __at 0x66e4 CNSTATG;
__sfr __banked __at 0x66e5 CNSTATGCLR;
__sfr __banked __at 0x66e6 CNSTATGSET;
__sfr __banked __at 0x66e7 CNSTATGINV;
