<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Yan\Documents\GitHub\ProjetoEmbarcados\ProjetoLogicaReconfiguravel\robot_pid\impl\gwsynthesis\robot_pid.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Yan\Documents\GitHub\ProjetoEmbarcados\ProjetoLogicaReconfiguravel\robot_pid\src\robot_pid.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Yan\Documents\GitHub\ProjetoEmbarcados\ProjetoLogicaReconfiguravel\robot_pid\src\robot_pid.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 29 15:02:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>100.934(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.093</td>
<td>cnt_4_s0/Q</td>
<td>cnt_24_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>2</td>
<td>10.093</td>
<td>cnt_4_s0/Q</td>
<td>cnt_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>3</td>
<td>10.093</td>
<td>cnt_4_s0/Q</td>
<td>cnt_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>4</td>
<td>10.093</td>
<td>cnt_4_s0/Q</td>
<td>cnt_16_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>5</td>
<td>10.093</td>
<td>cnt_4_s0/Q</td>
<td>cnt_17_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.860</td>
</tr>
<tr>
<td>6</td>
<td>10.106</td>
<td>cnt_4_s0/Q</td>
<td>cnt_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>7</td>
<td>10.106</td>
<td>cnt_4_s0/Q</td>
<td>cnt_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>8</td>
<td>10.106</td>
<td>cnt_4_s0/Q</td>
<td>cnt_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>9</td>
<td>10.106</td>
<td>cnt_4_s0/Q</td>
<td>cnt_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>10</td>
<td>10.107</td>
<td>cnt_4_s0/Q</td>
<td>led_state_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>11</td>
<td>10.107</td>
<td>cnt_4_s0/Q</td>
<td>cnt_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>12</td>
<td>10.107</td>
<td>cnt_4_s0/Q</td>
<td>cnt_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.846</td>
</tr>
<tr>
<td>13</td>
<td>10.472</td>
<td>cnt_4_s0/Q</td>
<td>cnt_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.481</td>
</tr>
<tr>
<td>14</td>
<td>10.472</td>
<td>cnt_4_s0/Q</td>
<td>cnt_18_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.481</td>
</tr>
<tr>
<td>15</td>
<td>10.472</td>
<td>cnt_4_s0/Q</td>
<td>cnt_20_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.481</td>
</tr>
<tr>
<td>16</td>
<td>10.477</td>
<td>cnt_4_s0/Q</td>
<td>cnt_11_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.476</td>
</tr>
<tr>
<td>17</td>
<td>10.511</td>
<td>cnt_4_s0/Q</td>
<td>cnt_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.442</td>
</tr>
<tr>
<td>18</td>
<td>10.511</td>
<td>cnt_4_s0/Q</td>
<td>cnt_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.442</td>
</tr>
<tr>
<td>19</td>
<td>10.511</td>
<td>cnt_4_s0/Q</td>
<td>cnt_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.442</td>
</tr>
<tr>
<td>20</td>
<td>10.511</td>
<td>cnt_4_s0/Q</td>
<td>cnt_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.442</td>
</tr>
<tr>
<td>21</td>
<td>10.511</td>
<td>cnt_4_s0/Q</td>
<td>cnt_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.442</td>
</tr>
<tr>
<td>22</td>
<td>10.549</td>
<td>cnt_4_s0/Q</td>
<td>cnt_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.403</td>
</tr>
<tr>
<td>23</td>
<td>10.549</td>
<td>cnt_4_s0/Q</td>
<td>cnt_19_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.403</td>
</tr>
<tr>
<td>24</td>
<td>10.964</td>
<td>cnt_4_s0/Q</td>
<td>cnt_21_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.989</td>
</tr>
<tr>
<td>25</td>
<td>10.964</td>
<td>cnt_4_s0/Q</td>
<td>cnt_22_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.989</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.778</td>
<td>led_state_s1/Q</td>
<td>led_state_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>2</td>
<td>0.778</td>
<td>cnt_8_s0/Q</td>
<td>cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>3</td>
<td>0.778</td>
<td>cnt_10_s0/Q</td>
<td>cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>4</td>
<td>0.778</td>
<td>cnt_12_s0/Q</td>
<td>cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>5</td>
<td>0.778</td>
<td>cnt_15_s0/Q</td>
<td>cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>6</td>
<td>0.780</td>
<td>cnt_2_s0/Q</td>
<td>cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>7</td>
<td>0.780</td>
<td>cnt_11_s0/Q</td>
<td>cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>8</td>
<td>0.780</td>
<td>cnt_17_s0/Q</td>
<td>cnt_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>9</td>
<td>0.780</td>
<td>cnt_19_s0/Q</td>
<td>cnt_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>10</td>
<td>0.780</td>
<td>cnt_22_s0/Q</td>
<td>cnt_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>11</td>
<td>0.781</td>
<td>cnt_0_s0/Q</td>
<td>cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>12</td>
<td>0.781</td>
<td>cnt_18_s0/Q</td>
<td>cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>13</td>
<td>0.981</td>
<td>cnt_1_s0/Q</td>
<td>cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.981</td>
</tr>
<tr>
<td>14</td>
<td>0.981</td>
<td>cnt_21_s0/Q</td>
<td>cnt_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.981</td>
</tr>
<tr>
<td>15</td>
<td>0.982</td>
<td>cnt_14_s0/Q</td>
<td>cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.982</td>
</tr>
<tr>
<td>16</td>
<td>1.037</td>
<td>cnt_22_s0/Q</td>
<td>cnt_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.037</td>
</tr>
<tr>
<td>17</td>
<td>1.038</td>
<td>cnt_5_s0/Q</td>
<td>cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.038</td>
</tr>
<tr>
<td>18</td>
<td>1.044</td>
<td>cnt_6_s0/Q</td>
<td>cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>19</td>
<td>1.075</td>
<td>cnt_0_s0/Q</td>
<td>cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.075</td>
</tr>
<tr>
<td>20</td>
<td>1.166</td>
<td>cnt_9_s0/Q</td>
<td>cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.166</td>
</tr>
<tr>
<td>21</td>
<td>1.167</td>
<td>cnt_5_s0/Q</td>
<td>cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.167</td>
</tr>
<tr>
<td>22</td>
<td>1.167</td>
<td>cnt_4_s0/Q</td>
<td>cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.167</td>
</tr>
<tr>
<td>23</td>
<td>1.168</td>
<td>cnt_24_s0/Q</td>
<td>cnt_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.168</td>
</tr>
<tr>
<td>24</td>
<td>1.168</td>
<td>cnt_13_s0/Q</td>
<td>cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.168</td>
</tr>
<tr>
<td>25</td>
<td>1.168</td>
<td>cnt_16_s0/Q</td>
<td>cnt_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.168</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>led_state_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">cnt_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.125%; route: 4.709, 47.761%; tC2Q: 0.504, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.125%; route: 4.709, 47.761%; tC2Q: 0.504, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.125%; route: 4.709, 47.761%; tC2Q: 0.504, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.125%; route: 4.709, 47.761%; tC2Q: 0.504, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.358</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">cnt_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.125%; route: 4.709, 47.761%; tC2Q: 0.504, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.191%; route: 4.695, 47.689%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.191%; route: 4.695, 47.689%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.191%; route: 4.695, 47.689%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.191%; route: 4.695, 47.689%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">led_state_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>led_state_s1/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>led_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.193%; route: 4.695, 47.687%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.193%; route: 4.695, 47.687%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>14.344</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 47.193%; route: 4.695, 47.687%; tC2Q: 0.504, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.979</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.009%; route: 4.330, 45.674%; tC2Q: 0.504, 5.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.979</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.009%; route: 4.330, 45.674%; tC2Q: 0.504, 5.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.979</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">cnt_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>cnt_20_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.009%; route: 4.330, 45.674%; tC2Q: 0.504, 5.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.974</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.035%; route: 4.325, 45.645%; tC2Q: 0.504, 5.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.212%; route: 4.291, 45.448%; tC2Q: 0.504, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.212%; route: 4.291, 45.448%; tC2Q: 0.504, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.212%; route: 4.291, 45.448%; tC2Q: 0.504, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.212%; route: 4.291, 45.448%; tC2Q: 0.504, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.212%; route: 4.291, 45.448%; tC2Q: 0.504, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.414%; route: 4.252, 45.225%; tC2Q: 0.504, 5.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 49.414%; route: 4.252, 45.225%; tC2Q: 0.504, 5.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.487</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">cnt_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 51.692%; route: 3.838, 42.699%; tC2Q: 0.504, 5.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.559</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>n22_s5/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s5/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>n17_s4/I2</td>
</tr>
<tr>
<td>8.812</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n17_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>11.040</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>n31_s75/I2</td>
</tr>
<tr>
<td>13.098</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">n31_s75/F</td>
</tr>
<tr>
<td>13.487</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.646, 51.692%; route: 3.838, 42.699%; tC2Q: 0.504, 5.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_state_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>led_state_s1/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">led_state_s1/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>n58_s2/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">n58_s2/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">led_state_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>led_state_s1/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>led_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>n22_s6/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">n22_s6/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>n20_s3/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">n20_s3/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>n18_s3/I3</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n18_s3/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>n15_s5/I0</td>
</tr>
<tr>
<td>4.108</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">n15_s5/F</td>
</tr>
<tr>
<td>4.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>n28_s3/I2</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n28_s3/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>n19_s5/I3</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n19_s5/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">cnt_17_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>n13_s3/I3</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">n13_s3/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>n11_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">n11_s3/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n8_s3/I2</td>
</tr>
<tr>
<td>4.109</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n8_s3/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>n30_s5/I0</td>
</tr>
<tr>
<td>4.111</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">n30_s5/F</td>
</tr>
<tr>
<td>4.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>n12_s3/I3</td>
</tr>
<tr>
<td>4.111</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">n12_s3/F</td>
</tr>
<tr>
<td>4.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>n29_s3/I0</td>
</tr>
<tr>
<td>4.310</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">n29_s3/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.353%; route: 0.003, 0.265%; tC2Q: 0.367, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">cnt_21_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>n9_s3/I3</td>
</tr>
<tr>
<td>4.310</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" background: #97FFFF;">n9_s3/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.353%; route: 0.003, 0.265%; tC2Q: 0.367, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>n16_s3/I2</td>
</tr>
<tr>
<td>4.312</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">n16_s3/F</td>
</tr>
<tr>
<td>4.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.271%; route: 0.004, 0.397%; tC2Q: 0.367, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n7_s3/I0</td>
</tr>
<tr>
<td>4.367</td>
<td>0.409</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n7_s3/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>cnt_23_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.447%; route: 0.261, 25.207%; tC2Q: 0.367, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>n24_s5/I2</td>
</tr>
<tr>
<td>4.368</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">n24_s5/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.403%; route: 0.263, 25.289%; tC2Q: 0.367, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.964</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>n23_s3/I0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">n23_s3/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.194%; route: 0.268, 25.685%; tC2Q: 0.367, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.996</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>n27_s3/I1</td>
</tr>
<tr>
<td>4.405</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">n27_s3/F</td>
</tr>
<tr>
<td>4.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 38.054%; route: 0.299, 27.847%; tC2Q: 0.367, 34.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>n21_s4/I3</td>
</tr>
<tr>
<td>4.495</td>
<td>0.796</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">n21_s4/F</td>
</tr>
<tr>
<td>4.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.796, 68.322%; route: 0.003, 0.223%; tC2Q: 0.367, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>n25_s3/I2</td>
</tr>
<tr>
<td>4.496</td>
<td>0.796</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">n25_s3/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.796, 68.246%; route: 0.004, 0.334%; tC2Q: 0.367, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>n26_s3/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.796</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">n26_s3/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.796, 68.246%; route: 0.004, 0.334%; tC2Q: 0.367, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">cnt_24_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>n6_s2/I2</td>
</tr>
<tr>
<td>4.497</td>
<td>0.799</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">n6_s2/F</td>
</tr>
<tr>
<td>4.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.799, 68.381%; route: 0.003, 0.222%; tC2Q: 0.367, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">cnt_13_s0/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>n17_s3/I0</td>
</tr>
<tr>
<td>4.498</td>
<td>0.796</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">n17_s3/F</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.796, 68.170%; route: 0.005, 0.445%; tC2Q: 0.367, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>3.696</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/Q</td>
</tr>
<tr>
<td>3.701</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>n14_s3/I2</td>
</tr>
<tr>
<td>4.498</td>
<td>0.796</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">n14_s3/F</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>3.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.796, 68.170%; route: 0.005, 0.445%; tC2Q: 0.367, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_state_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>led_state_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>led_state_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>26</td>
<td>clk_d</td>
<td>10.093</td>
<td>0.289</td>
</tr>
<tr>
<td>26</td>
<td>n31_104</td>
<td>10.093</td>
<td>1.655</td>
</tr>
<tr>
<td>10</td>
<td>n26_8</td>
<td>10.734</td>
<td>0.586</td>
</tr>
<tr>
<td>7</td>
<td>n17_8</td>
<td>10.093</td>
<td>1.457</td>
</tr>
<tr>
<td>6</td>
<td>cnt[13]</td>
<td>10.918</td>
<td>1.448</td>
</tr>
<tr>
<td>6</td>
<td>n31_112</td>
<td>11.461</td>
<td>0.563</td>
</tr>
<tr>
<td>6</td>
<td>n22_9</td>
<td>10.093</td>
<td>0.909</td>
</tr>
<tr>
<td>6</td>
<td>cnt[14]</td>
<td>11.207</td>
<td>0.905</td>
</tr>
<tr>
<td>6</td>
<td>cnt[16]</td>
<td>13.097</td>
<td>0.914</td>
</tr>
<tr>
<td>5</td>
<td>cnt[0]</td>
<td>11.167</td>
<td>0.897</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
