{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1720877187445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Testing 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Testing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720877187492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720877187517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720877187518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720877187954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720877187974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720877188212 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720877188357 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 37320 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1720877193556 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1720877193556 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877194528 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877194528 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877194528 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877194528 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877194528 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1720877194557 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1720877195482 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1720877195482 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195488 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195489 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195489 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195489 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195489 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195919 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195919 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195919 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195919 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Intel recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1720877195919 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_afi_half_clk~CLKENA0 13 global CLKCTRL_G5 " "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_afi_half_clk~CLKENA0 with 13 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 1594 global CLKCTRL_G11 " "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1594 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G6 " "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720877195924 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 2188 global CLKCTRL_G9 " "CLOCK_50_B5B~inputCLKENA0 with 2188 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[0\]~inputCLKENA0 1026 global CLKCTRL_G4 " "SW\[0\]~inputCLKENA0 with 1026 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1720877195924 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B6A~inputCLKENA0 36 global CLKCTRL_G10 " "CLOCK_50_B6A~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720877195924 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720877195924 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SW\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SW\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SW\[0\] PIN_AC9 " "Refclk input I/O pad SW\[0\] is placed onto PIN_AC9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1720877195925 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1720877195925 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1720877195925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877195925 ""}
{ "Info" "ISTA_SDC_FOUND" "Testing.sdc " "Reading SDC File: 'Testing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720877199624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Testing.sdc 14 Incorrect assignment for clock.  Source node: CLOCK_50_B5B already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at Testing.sdc(14): Incorrect assignment for clock.  Source node: CLOCK_50_B5B already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"sys_clk\" -period 20.000 \[get_ports \{CLOCK_50_B5B\}\] " "create_clock -name \"sys_clk\" -period 20.000 \[get_ports \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199650 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199650 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 25 sys_clk clock " "Ignored filter at Testing.sdc(25): sys_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency Testing.sdc 25 Positional argument <targets> with value \[get_clocks \{sys_clk\}\] contains zero elements " "Ignored set_clock_latency at Testing.sdc(25): Positional argument <targets> with value \[get_clocks \{sys_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source 0.5 \[get_clocks \{sys_clk\}\] " "set_clock_latency -source 0.5 \[get_clocks \{sys_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testing.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at Testing.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sys_clk -max 2 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\] " "set_input_delay -clock sys_clk -max 2 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testing.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at Testing.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sys_clk -min 0.5 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\] " "set_input_delay -clock sys_clk -min 0.5 \[get_ports \{CLOCK_125_p CLOCK_50_B6A CLOCK_50_B7A CLOCK_50_B8A CPU_RESET_n\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199658 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testing.sdc 45 Argument -clock is not an object ID " "Ignored set_output_delay at Testing.sdc(45): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sys_clk -max 2 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\] " "set_output_delay -clock sys_clk -max 2 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199659 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testing.sdc 46 Argument -clock is not an object ID " "Ignored set_output_delay at Testing.sdc(46): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sys_clk -min 0.5 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\] " "set_output_delay -clock sys_clk -min 0.5 \[get_ports \{HDMI_TX_CLK HDMI_TX_D\[*\] HDMI_TX_DE HDMI_TX_HS HDMI_TX_VS\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199659 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Testing.sdc 51 Argument -group with value sys_clk could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at Testing.sdc(51): Argument -group with value sys_clk could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{button_clk\} -group \{sys_clk\} " "set_clock_groups -asynchronous -group \{button_clk\} -group \{sys_clk\}" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199659 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 56 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk clock " "Ignored filter at Testing.sdc(56): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_config_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199659 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 57 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk clock " "Ignored filter at Testing.sdc(57): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_half_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199659 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 58 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk clock " "Ignored filter at Testing.sdc(58): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_avl_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199660 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 59 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk clock " "Ignored filter at Testing.sdc(59): fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk could not be matched with a clock" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Testing.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at Testing.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk\}\] " "set_false_path -from \[get_clocks CLOCK_50_B6A\] -to \[get_clocks \{fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll_afi_clk\}\]" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199660 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 66 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(66): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 66 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(66): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 66 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199662 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 66 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(66): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testing.sdc 67 Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Testing.sdc(67): Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 67 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -setup -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199662 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 67 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(67): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 68 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(68): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199663 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 68 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(68): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 69 Argument <from> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(69): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_lpddr2_Verify\|avl_writedata*\} -hold -end 6" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720877199663 ""}  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Testing.sdc 69 Argument <to> is not an object ID " "Ignored set_multicycle_path at Testing.sdc(69): Argument <to> is not an object ID" {  } { { "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Testing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720877199663 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_lpddr2/fpga_lpddr2_p0.sdc " "Reading SDC File: 'fpga_lpddr2/fpga_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720877199663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1720877199668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720877199970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1720877199970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720877200043 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1720877200043 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1720877200046 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1720877200046 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1720877200047 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000   button_clk " "1000.000   button_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_n " "   3.030  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_p " "   3.030  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[0\]_OUT " "   3.030 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[1\]_OUT " "   3.030 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[2\]_OUT " "   3.030 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[3\]_OUT " "   3.030 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_OUT " "   3.030 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_OUT " "   3.030 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_OUT " "   3.030 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_OUT " "   3.030 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock " "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|fpga_lpddr2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.515 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   1.515 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   3.030 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " "   6.060 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  15.151 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  45.454 fpga_lpddr2_inst\|fpga_lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720877200047 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720877200047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720877200261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720877200298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720877200300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720877200306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720877200329 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720877200344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720877200344 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720877200351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720877201081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720877201089 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720877201089 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0 " "Node \"REFCLK_p0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720877201762 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720877201762 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877201763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720877204088 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1720877205909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877226403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720877244621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720877251769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877251769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720877256360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 12 { 0 ""} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720877264264 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720877264264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720877274796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720877274796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877274801 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.23 " "Total time spent on timing analysis during the Fitter is 12.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720877285422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720877285519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720877287526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720877287531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720877291490 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720877306992 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720877307554 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[8\] a permanently disabled " "Pin SRAM_D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[9\] a permanently disabled " "Pin SRAM_D\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[10\] a permanently disabled " "Pin SRAM_D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[11\] a permanently disabled " "Pin SRAM_D\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[12\] a permanently disabled " "Pin SRAM_D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[13\] a permanently disabled " "Pin SRAM_D\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[14\] a permanently disabled " "Pin SRAM_D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[15\] a permanently disabled " "Pin SRAM_D\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_D[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720877307622 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1720877307622 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1720877307624 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ADC_SCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1720877307624 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR2LP_CKE\[1\] GND " "Pin DDR2LP_CKE\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DDR2LP_CKE[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1720877307624 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1720877307624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.fit.smsg " "Generated suppressed messages file C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720877308090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 99 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8516 " "Peak virtual memory: 8516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720877310299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 17:28:30 2024 " "Processing ended: Sat Jul 13 17:28:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720877310299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720877310299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:40 " "Total CPU time (on all processors): 00:07:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720877310299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720877310299 ""}
