<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › pci-ip27.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-ip27.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Christoph Hellwig (hch@lst.de)</span>
<span class="cm"> * Copyright (C) 1999, 2000, 04 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> * Copyright (C) 1999, 2000 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/sn/arch.h&gt;</span>
<span class="cp">#include &lt;asm/pci/bridge.h&gt;</span>
<span class="cp">#include &lt;asm/paccess.h&gt;</span>
<span class="cp">#include &lt;asm/sn/intr.h&gt;</span>
<span class="cp">#include &lt;asm/sn/sn0/hub.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Max #PCI busses we can handle; ie, max #PCI bridges.</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_PCI_BUSSES		40</span>

<span class="cm">/*</span>
<span class="cm"> * Max #PCI devices (like scsi controllers) we handle on a bus.</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_DEVICES_PER_PCIBUS	8</span>

<span class="cm">/*</span>
<span class="cm"> * XXX: No kmalloc available when we do our crosstalk scan,</span>
<span class="cm"> * 	we should try to move it later in the boot process.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">bridge_controller</span> <span class="n">bridges</span><span class="p">[</span><span class="n">MAX_PCI_BUSSES</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Translate from irq to software PCI bus number and PCI slot.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">irq_to_bridge</span><span class="p">[</span><span class="n">MAX_PCI_BUSSES</span> <span class="o">*</span> <span class="n">MAX_DEVICES_PER_PCIBUS</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">irq_to_slot</span><span class="p">[</span><span class="n">MAX_PCI_BUSSES</span> <span class="o">*</span> <span class="n">MAX_DEVICES_PER_PCIBUS</span><span class="p">];</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">bridge_pci_ops</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">bridge_probe</span><span class="p">(</span><span class="n">nasid_t</span> <span class="n">nasid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">widget_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">masterwid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">NODE_OFFSET</span><span class="p">(</span><span class="n">nasid</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">bc</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">num_bridges</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bridge_t</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">;</span>

	<span class="n">pci_set_flags</span><span class="p">(</span><span class="n">PCI_PROBE_ONLY</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;a bridge</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* XXX: kludge alert.. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">num_bridges</span><span class="p">)</span>
		<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>

	<span class="n">bc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bridges</span><span class="p">[</span><span class="n">num_bridges</span><span class="p">];</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">pci_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">bridge_pci_ops</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bc</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bc</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">;</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">index</span>		<span class="o">=</span> <span class="n">num_bridges</span><span class="p">;</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Bridge PCI MEM&quot;</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">mem_offset</span>	<span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Bridge IO MEM&quot;</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">.</span><span class="n">io_offset</span>	<span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="mi">0UL</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">;</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">irq_cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">widget_id</span> <span class="o">=</span> <span class="n">widget_id</span><span class="p">;</span>
	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">nasid</span> <span class="o">=</span> <span class="n">nasid</span><span class="p">;</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">baddr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">masterwid</span> <span class="o">&lt;&lt;</span> <span class="mi">60</span> <span class="o">|</span> <span class="n">PCI64_ATTR_BAR</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * point to this bridge</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span> <span class="o">=</span> <span class="p">(</span><span class="n">bridge_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">RAW_NODE_SWIN_BASE</span><span class="p">(</span><span class="n">nasid</span><span class="p">,</span> <span class="n">widget_id</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear all pending interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_int_rst_stat</span> <span class="o">=</span> <span class="n">BRIDGE_IRR_ALL_CLR</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Until otherwise set up, assume all interrupts are from slot 0</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_int_device</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * swap pio&#39;s to pci mem and io space (big windows)</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_control</span> <span class="o">|=</span> <span class="n">BRIDGE_CTRL_IO_SWAP</span> <span class="o">|</span>
	                         <span class="n">BRIDGE_CTRL_MEM_SWAP</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PAGE_SIZE_4KB</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_control</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BRIDGE_CTRL_PAGE_SIZE</span><span class="p">;</span>
<span class="cp">#else </span><span class="cm">/* 16kB or larger */</span><span class="cp"></span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_control</span> <span class="o">|=</span> <span class="n">BRIDGE_CTRL_PAGE_SIZE</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * Hmm...  IRIX sets additional bits in the address which</span>
<span class="cm">	 * are documented as reserved in the bridge docs.</span>
<span class="cm">	 */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_int_upper</span> <span class="o">=</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="p">(</span><span class="n">masterwid</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_int_lower</span> <span class="o">=</span> <span class="mh">0x01800090</span><span class="p">;</span>	<span class="cm">/* PI_INT_PEND_MOD off*/</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_dir_map</span> <span class="o">=</span> <span class="p">(</span><span class="n">masterwid</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>	<span class="cm">/* DMA */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_int_enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">slot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">slot</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">slot</span> <span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_device</span><span class="p">[</span><span class="n">slot</span><span class="p">].</span><span class="n">reg</span> <span class="o">|=</span> <span class="n">BRIDGE_DEV_SWAP_DIR</span><span class="p">;</span>
		<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pci_int</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_wid_tflush</span><span class="p">;</span>     <span class="cm">/* wait until Bridge PIO complete */</span>

	<span class="n">bc</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">bridge</span><span class="p">;</span>

	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bc</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>

	<span class="n">num_bridges</span><span class="o">++</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * All observed requests have pin == 1. We could have a global here, that</span>
<span class="cm"> * gets incremented and returned every time - unfortunately, pci_map_irq</span>
<span class="cm"> * may be called on the same device over and over, and need to return the</span>
<span class="cm"> * same value. On O2000, pin can be 0 or 1, and PCI slots can be [0..7].</span>
<span class="cm"> *</span>
<span class="cm"> * A given PCI device, in general, should be able to intr any of the cpus</span>
<span class="cm"> * on any one of the hubs connected to its xbow.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pcibios_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="nf">bridge_root_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Move up the chain of bridges. */</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dev</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Do platform specific device initialization at pci_enable_device() time */</span>
<span class="kt">int</span> <span class="nf">pcibios_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">bc</span> <span class="o">=</span> <span class="n">BRIDGE_CONTROLLER</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">bridge_root_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">bc</span><span class="o">-&gt;</span><span class="n">pci_int</span><span class="p">[</span><span class="n">slot</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">request_bridge_irq</span><span class="p">(</span><span class="n">bc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>

		<span class="n">bc</span><span class="o">-&gt;</span><span class="n">pci_int</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_to_bridge</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">bc</span><span class="p">;</span>
	<span class="n">irq_to_slot</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">slot</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Device might live on a subordinate PCI bus.  XXX Walk up the chain of buses</span>
<span class="cm"> * to find the slot number in sense of the bridge device register.</span>
<span class="cm"> * XXX This also means multiple devices might rely on conflicting bridge</span>
<span class="cm"> * settings.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pci_disable_swapping</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">bc</span> <span class="o">=</span> <span class="n">BRIDGE_CONTROLLER</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">bridge_t</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">bc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>

	<span class="cm">/* Turn off byte swapping */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_device</span><span class="p">[</span><span class="n">slot</span><span class="p">].</span><span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BRIDGE_DEV_SWAP_DIR</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_widget</span><span class="p">.</span><span class="n">w_tflush</span><span class="p">;</span>	<span class="cm">/* Flush */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pci_enable_swapping</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">bc</span> <span class="o">=</span> <span class="n">BRIDGE_CONTROLLER</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">bridge_t</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">bc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>

	<span class="cm">/* Turn on byte swapping */</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_device</span><span class="p">[</span><span class="n">slot</span><span class="p">].</span><span class="n">reg</span> <span class="o">|=</span> <span class="n">BRIDGE_DEV_SWAP_DIR</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">b_widget</span><span class="p">.</span><span class="n">w_tflush</span><span class="p">;</span>	<span class="cm">/* Flush */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pci_fixup_ioc3</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_disable_swapping</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">pcibus_to_node</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bridge_controller</span> <span class="o">*</span><span class="n">bc</span> <span class="o">=</span> <span class="n">BRIDGE_CONTROLLER</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">bc</span><span class="o">-&gt;</span><span class="n">nasid</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pcibus_to_node</span><span class="p">);</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_SGI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SGI_IOC3</span><span class="p">,</span>
	<span class="n">pci_fixup_ioc3</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
