{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 03 20:43:05 2022 " "Info: Processing started: Sun Jul 03 20:43:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "i_sys_clk " "Info: Assuming node \"i_sys_clk\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "i_sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "r_div_clk " "Info: Detected ripple clock \"r_div_clk\" as buffer" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "i_sys_clk register r_min_shiwei\[2\] register r_hour_ge_wei\[2\] 250.56 MHz 3.991 ns Internal " "Info: Clock \"i_sys_clk\" has Internal fmax of 250.56 MHz between source register \"r_min_shiwei\[2\]\" and destination register \"r_hour_ge_wei\[2\]\" (period= 3.991 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.825 ns + Longest register register " "Info: + Longest register to register delay is 3.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_min_shiwei\[2\] 1 REG LC_X36_Y21_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y21_N3; Fanout = 10; REG Node = 'r_min_shiwei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { r_min_shiwei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.366 ns) 1.338 ns Equal10~20 2 COMB LC_X39_Y21_N3 4 " "Info: 2: + IC(0.972 ns) + CELL(0.366 ns) = 1.338 ns; Loc. = LC_X39_Y21_N3; Fanout = 4; COMB Node = 'Equal10~20'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.338 ns" { r_min_shiwei[2] Equal10~20 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.183 ns) 1.855 ns r_hour_shiwei\[3\]~697 3 COMB LC_X39_Y21_N1 2 " "Info: 3: + IC(0.334 ns) + CELL(0.183 ns) = 1.855 ns; Loc. = LC_X39_Y21_N1; Fanout = 2; COMB Node = 'r_hour_shiwei\[3\]~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.517 ns" { Equal10~20 r_hour_shiwei[3]~697 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.280 ns) 2.457 ns r_hour_ge_wei\[3\]~697 4 COMB LC_X39_Y21_N7 4 " "Info: 4: + IC(0.322 ns) + CELL(0.280 ns) = 2.457 ns; Loc. = LC_X39_Y21_N7; Fanout = 4; COMB Node = 'r_hour_ge_wei\[3\]~697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.602 ns" { r_hour_shiwei[3]~697 r_hour_ge_wei[3]~697 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.458 ns) 3.825 ns r_hour_ge_wei\[2\] 5 REG LC_X35_Y21_N5 11 " "Info: 5: + IC(0.910 ns) + CELL(0.458 ns) = 3.825 ns; Loc. = LC_X35_Y21_N5; Fanout = 11; REG Node = 'r_hour_ge_wei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.368 ns" { r_hour_ge_wei[3]~697 r_hour_ge_wei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 33.65 % ) " "Info: Total cell delay = 1.287 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.538 ns ( 66.35 % ) " "Info: Total interconnect delay = 2.538 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.825 ns" { r_min_shiwei[2] Equal10~20 r_hour_shiwei[3]~697 r_hour_ge_wei[3]~697 r_hour_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.825 ns" { r_min_shiwei[2] Equal10~20 r_hour_shiwei[3]~697 r_hour_ge_wei[3]~697 r_hour_ge_wei[2] } { 0.000ns 0.972ns 0.334ns 0.322ns 0.910ns } { 0.000ns 0.366ns 0.183ns 0.280ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_sys_clk destination 6.744 ns + Shortest register " "Info: + Shortest clock path from clock \"i_sys_clk\" to destination register is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clk 1 CLK PIN_M20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 33; CLK Node = 'i_sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns r_div_clk 2 REG LC_X5_Y17_N7 19 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 19; REG Node = 'r_div_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { i_sys_clk r_div_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.987 ns) + CELL(0.542 ns) 6.744 ns r_hour_ge_wei\[2\] 3 REG LC_X35_Y21_N5 11 " "Info: 3: + IC(2.987 ns) + CELL(0.542 ns) = 6.744 ns; Loc. = LC_X35_Y21_N5; Fanout = 11; REG Node = 'r_hour_ge_wei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.529 ns" { r_div_clk r_hour_ge_wei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 30.66 % ) " "Info: Total cell delay = 2.068 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.676 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_hour_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_hour_ge_wei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_sys_clk source 6.744 ns - Longest register " "Info: - Longest clock path from clock \"i_sys_clk\" to source register is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clk 1 CLK PIN_M20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 33; CLK Node = 'i_sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns r_div_clk 2 REG LC_X5_Y17_N7 19 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 19; REG Node = 'r_div_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { i_sys_clk r_div_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.987 ns) + CELL(0.542 ns) 6.744 ns r_min_shiwei\[2\] 3 REG LC_X36_Y21_N3 10 " "Info: 3: + IC(2.987 ns) + CELL(0.542 ns) = 6.744 ns; Loc. = LC_X36_Y21_N3; Fanout = 10; REG Node = 'r_min_shiwei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.529 ns" { r_div_clk r_min_shiwei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 30.66 % ) " "Info: Total cell delay = 2.068 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.676 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_min_shiwei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_min_shiwei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_hour_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_hour_ge_wei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_min_shiwei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_min_shiwei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.825 ns" { r_min_shiwei[2] Equal10~20 r_hour_shiwei[3]~697 r_hour_ge_wei[3]~697 r_hour_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.825 ns" { r_min_shiwei[2] Equal10~20 r_hour_shiwei[3]~697 r_hour_ge_wei[3]~697 r_hour_ge_wei[2] } { 0.000ns 0.972ns 0.334ns 0.322ns 0.910ns } { 0.000ns 0.366ns 0.183ns 0.280ns 0.458ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_hour_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_hour_ge_wei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_min_shiwei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_min_shiwei[2] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "r_min_ge_wei\[2\] i_sys_add_time i_sys_clk 1.009 ns register " "Info: tsu for register \"r_min_ge_wei\[2\]\" (data pin = \"i_sys_add_time\", clock pin = \"i_sys_clk\") is 1.009 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.725 ns + Longest pin register " "Info: + Longest pin to register delay is 7.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns i_sys_add_time 1 PIN PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_H2; Fanout = 2; PIN Node = 'i_sys_add_time'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_add_time } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.280 ns) 5.291 ns Add1~105 2 COMB LC_X44_Y21_N2 7 " "Info: 2: + IC(3.777 ns) + CELL(0.280 ns) = 5.291 ns; Loc. = LC_X44_Y21_N2; Fanout = 7; COMB Node = 'Add1~105'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.057 ns" { i_sys_add_time Add1~105 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.341 ns) 6.411 ns Add1~100COUT1 3 COMB LC_X40_Y21_N7 2 " "Info: 3: + IC(0.779 ns) + CELL(0.341 ns) = 6.411 ns; Loc. = LC_X40_Y21_N7; Fanout = 2; COMB Node = 'Add1~100COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.120 ns" { Add1~105 Add1~100COUT1 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.365 ns) 6.776 ns Add1~101 4 COMB LC_X40_Y21_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.365 ns) = 6.776 ns; Loc. = LC_X40_Y21_N8; Fanout = 1; COMB Node = 'Add1~101'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.365 ns" { Add1~100COUT1 Add1~101 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.458 ns) 7.725 ns r_min_ge_wei\[2\] 5 REG LC_X39_Y21_N2 13 " "Info: 5: + IC(0.491 ns) + CELL(0.458 ns) = 7.725 ns; Loc. = LC_X39_Y21_N2; Fanout = 13; REG Node = 'r_min_ge_wei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.949 ns" { Add1~101 r_min_ge_wei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.678 ns ( 34.67 % ) " "Info: Total cell delay = 2.678 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 65.33 % ) " "Info: Total interconnect delay = 5.047 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.725 ns" { i_sys_add_time Add1~105 Add1~100COUT1 Add1~101 r_min_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.725 ns" { i_sys_add_time i_sys_add_time~out0 Add1~105 Add1~100COUT1 Add1~101 r_min_ge_wei[2] } { 0.000ns 0.000ns 3.777ns 0.779ns 0.000ns 0.491ns } { 0.000ns 1.234ns 0.280ns 0.341ns 0.365ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_sys_clk destination 6.726 ns - Shortest register " "Info: - Shortest clock path from clock \"i_sys_clk\" to destination register is 6.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clk 1 CLK PIN_M20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 33; CLK Node = 'i_sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns r_div_clk 2 REG LC_X5_Y17_N7 19 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 19; REG Node = 'r_div_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { i_sys_clk r_div_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(0.542 ns) 6.726 ns r_min_ge_wei\[2\] 3 REG LC_X39_Y21_N2 13 " "Info: 3: + IC(2.969 ns) + CELL(0.542 ns) = 6.726 ns; Loc. = LC_X39_Y21_N2; Fanout = 13; REG Node = 'r_min_ge_wei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.511 ns" { r_div_clk r_min_ge_wei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 30.75 % ) " "Info: Total cell delay = 2.068 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.658 ns ( 69.25 % ) " "Info: Total interconnect delay = 4.658 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.726 ns" { i_sys_clk r_div_clk r_min_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.726 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_min_ge_wei[2] } { 0.000ns 0.000ns 1.689ns 2.969ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.725 ns" { i_sys_add_time Add1~105 Add1~100COUT1 Add1~101 r_min_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.725 ns" { i_sys_add_time i_sys_add_time~out0 Add1~105 Add1~100COUT1 Add1~101 r_min_ge_wei[2] } { 0.000ns 0.000ns 3.777ns 0.779ns 0.000ns 0.491ns } { 0.000ns 1.234ns 0.280ns 0.341ns 0.365ns 0.458ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.726 ns" { i_sys_clk r_div_clk r_min_ge_wei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.726 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_min_ge_wei[2] } { 0.000ns 0.000ns 1.689ns 2.969ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "i_sys_clk o_guan_hour_shiwei\[2\] r_hour_shiwei\[0\] 13.881 ns register " "Info: tco from clock \"i_sys_clk\" to destination pin \"o_guan_hour_shiwei\[2\]\" through register \"r_hour_shiwei\[0\]\" is 13.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_sys_clk source 6.744 ns + Longest register " "Info: + Longest clock path from clock \"i_sys_clk\" to source register is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clk 1 CLK PIN_M20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 33; CLK Node = 'i_sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns r_div_clk 2 REG LC_X5_Y17_N7 19 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 19; REG Node = 'r_div_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { i_sys_clk r_div_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.987 ns) + CELL(0.542 ns) 6.744 ns r_hour_shiwei\[0\] 3 REG LC_X36_Y21_N8 11 " "Info: 3: + IC(2.987 ns) + CELL(0.542 ns) = 6.744 ns; Loc. = LC_X36_Y21_N8; Fanout = 11; REG Node = 'r_hour_shiwei\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.529 ns" { r_div_clk r_hour_shiwei[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 30.66 % ) " "Info: Total cell delay = 2.068 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.676 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_hour_shiwei[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_hour_shiwei[0] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.981 ns + Longest register pin " "Info: + Longest register to pin delay is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_hour_shiwei\[0\] 1 REG LC_X36_Y21_N8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y21_N8; Fanout = 11; REG Node = 'r_hour_shiwei\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { r_hour_shiwei[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.183 ns) 1.232 ns Mux31~39 2 COMB LC_X41_Y21_N1 1 " "Info: 2: + IC(1.049 ns) + CELL(0.183 ns) = 1.232 ns; Loc. = LC_X41_Y21_N1; Fanout = 1; COMB Node = 'Mux31~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.232 ns" { r_hour_shiwei[0] Mux31~39 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.183 ns) 3.040 ns Mux31~40 3 COMB LC_X41_Y9_N2 1 " "Info: 3: + IC(1.625 ns) + CELL(0.183 ns) = 3.040 ns; Loc. = LC_X41_Y9_N2; Fanout = 1; COMB Node = 'Mux31~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.808 ns" { Mux31~39 Mux31~40 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(2.404 ns) 6.981 ns o_guan_hour_shiwei\[2\] 4 PIN PIN_W8 0 " "Info: 4: + IC(1.537 ns) + CELL(2.404 ns) = 6.981 ns; Loc. = PIN_W8; Fanout = 0; PIN Node = 'o_guan_hour_shiwei\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.941 ns" { Mux31~40 o_guan_hour_shiwei[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 39.68 % ) " "Info: Total cell delay = 2.770 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 60.32 % ) " "Info: Total interconnect delay = 4.211 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.981 ns" { r_hour_shiwei[0] Mux31~39 Mux31~40 o_guan_hour_shiwei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.981 ns" { r_hour_shiwei[0] Mux31~39 Mux31~40 o_guan_hour_shiwei[2] } { 0.000ns 1.049ns 1.625ns 1.537ns } { 0.000ns 0.183ns 0.183ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk r_hour_shiwei[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk r_hour_shiwei[0] } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.981 ns" { r_hour_shiwei[0] Mux31~39 Mux31~40 o_guan_hour_shiwei[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.981 ns" { r_hour_shiwei[0] Mux31~39 Mux31~40 o_guan_hour_shiwei[2] } { 0.000ns 1.049ns 1.625ns 1.537ns } { 0.000ns 0.183ns 0.183ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "i_sys_mode\[0\] o_guan_mode_ge_wei\[6\] 9.262 ns Longest " "Info: Longest tpd from source pin \"i_sys_mode\[0\]\" to destination pin \"o_guan_mode_ge_wei\[6\]\" is 9.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns i_sys_mode\[0\] 1 PIN PIN_A11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_A11; Fanout = 10; PIN Node = 'i_sys_mode\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_mode[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.962 ns) + CELL(0.280 ns) 5.214 ns Mux0~34 2 COMB LC_X33_Y30_N0 1 " "Info: 2: + IC(3.962 ns) + CELL(0.280 ns) = 5.214 ns; Loc. = LC_X33_Y30_N0; Fanout = 1; COMB Node = 'Mux0~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.242 ns" { i_sys_mode[0] Mux0~34 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(2.687 ns) 9.262 ns o_guan_mode_ge_wei\[6\] 3 PIN PIN_A12 0 " "Info: 3: + IC(1.361 ns) + CELL(2.687 ns) = 9.262 ns; Loc. = PIN_A12; Fanout = 0; PIN Node = 'o_guan_mode_ge_wei\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.048 ns" { Mux0~34 o_guan_mode_ge_wei[6] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 42.53 % ) " "Info: Total cell delay = 3.939 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.323 ns ( 57.47 % ) " "Info: Total interconnect delay = 5.323 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.262 ns" { i_sys_mode[0] Mux0~34 o_guan_mode_ge_wei[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.262 ns" { i_sys_mode[0] i_sys_mode[0]~out0 Mux0~34 o_guan_mode_ge_wei[6] } { 0.000ns 0.000ns 3.962ns 1.361ns } { 0.000ns 0.972ns 0.280ns 2.687ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "is_ended i_sys_clear i_sys_clk 3.749 ns register " "Info: th for register \"is_ended\" (data pin = \"i_sys_clear\", clock pin = \"i_sys_clk\") is 3.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_sys_clk destination 6.744 ns + Longest register " "Info: + Longest clock path from clock \"i_sys_clk\" to destination register is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clk 1 CLK PIN_M20 33 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 33; CLK Node = 'i_sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns r_div_clk 2 REG LC_X5_Y17_N7 19 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X5_Y17_N7; Fanout = 19; REG Node = 'r_div_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { i_sys_clk r_div_clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.987 ns) + CELL(0.542 ns) 6.744 ns is_ended 3 REG LC_X36_Y21_N4 7 " "Info: 3: + IC(2.987 ns) + CELL(0.542 ns) = 6.744 ns; Loc. = LC_X36_Y21_N4; Fanout = 7; REG Node = 'is_ended'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.529 ns" { r_div_clk is_ended } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 30.66 % ) " "Info: Total cell delay = 2.068 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.676 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk is_ended } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk is_ended } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.095 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns i_sys_clear 1 PIN PIN_L20 43 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L20; Fanout = 43; PIN Node = 'i_sys_clear'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { i_sys_clear } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.319 ns) 3.095 ns is_ended 2 REG LC_X36_Y21_N4 7 " "Info: 2: + IC(1.948 ns) + CELL(0.319 ns) = 3.095 ns; Loc. = LC_X36_Y21_N4; Fanout = 7; REG Node = 'is_ended'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.267 ns" { i_sys_clear is_ended } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 37.06 % ) " "Info: Total cell delay = 1.147 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 62.94 % ) " "Info: Total interconnect delay = 1.948 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.095 ns" { i_sys_clear is_ended } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.095 ns" { i_sys_clear i_sys_clear~out0 is_ended } { 0.000ns 0.000ns 1.948ns } { 0.000ns 0.828ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.744 ns" { i_sys_clk r_div_clk is_ended } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.744 ns" { i_sys_clk i_sys_clk~out0 r_div_clk is_ended } { 0.000ns 0.000ns 1.689ns 2.987ns } { 0.000ns 0.828ns 0.698ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.095 ns" { i_sys_clear is_ended } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.095 ns" { i_sys_clear i_sys_clear~out0 is_ended } { 0.000ns 0.000ns 1.948ns } { 0.000ns 0.828ns 0.319ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 03 20:43:05 2022 " "Info: Processing ended: Sun Jul 03 20:43:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
