v 20130925 2
C 35500 68700 1 0 0 OKI78SR.sym
{
T 37800 70500 5 10 0 0 0 0 1
device=REG
T 36800 69200 5 10 1 1 0 3 1
refdes=U?
T 36400 68800 5 10 0 1 0 0 1
footprint=JUMPER3
}
C 31300 63000 1 0 0 usb-minib.sym
{
T 31400 65300 5 10 1 1 0 0 1
refdes=CONN?
T 31300 63000 5 10 0 0 0 0 1
device=CONNECTOR_2
T 31300 63000 5 10 0 0 0 0 1
footprint=MICROUSB
}
C 31300 69300 1 0 0 connector2-1.sym
{
T 31500 70300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 31300 70100 5 10 1 1 0 0 1
refdes=CONN?
T 31300 69300 5 10 0 0 0 0 1
footprint=JUMPER2
}
C 34800 68100 1 90 0 diode-2.sym
{
T 34200 68500 5 10 0 0 90 0 1
device=DIODE
T 33800 68600 5 10 1 1 0 0 1
refdes=D?
T 34800 68100 5 10 0 0 0 0 1
footprint=B130
T 33800 68400 5 10 1 1 0 0 1
value=B130
}
C 32100 67300 1 0 0 capacitor-1.sym
{
T 32300 68000 5 10 0 0 0 0 1
device=CAPACITOR
T 32300 68000 5 10 1 1 0 0 1
refdes=C?
T 32300 68200 5 10 0 0 0 0 1
symversion=0.1
T 32300 67800 5 10 1 1 0 0 1
value=100 nF
T 32100 67300 5 10 0 0 0 0 1
footprint=0805
}
C 32100 66300 1 0 0 capacitor-1.sym
{
T 32300 67000 5 10 0 0 0 0 1
device=CAPACITOR
T 32300 67000 5 10 1 1 0 0 1
refdes=C?
T 32300 67200 5 10 0 0 0 0 1
symversion=0.1
T 32300 66800 5 10 1 1 0 0 1
value=4.7 uF
T 32100 66300 5 10 0 0 0 0 1
footprint=0805
}
C 34600 66100 1 90 0 inductor-1.sym
{
T 34100 66300 5 10 0 0 90 0 1
device=INDUCTOR
T 34600 66500 5 10 1 1 0 0 1
refdes=L?
T 33900 66300 5 10 0 0 90 0 1
symversion=0.1
T 34600 66300 5 10 1 1 0 0 1
value=Ferrite Bead
T 34600 66100 5 10 0 1 0 0 1
footprint=0805
}
N 33500 66500 33500 67800 4
N 33500 67500 33000 67500 4
N 33500 65000 34500 65000 4
C 33400 68700 1 0 0 gnd-1.sym
C 30900 66700 1 0 0 gnd-1.sym
N 32100 67500 31000 67500 4
N 31000 67500 31000 67000 4
N 32100 66500 31500 66500 4
N 31500 66500 31500 67500 4
N 33500 67800 34500 67800 4
N 34500 65000 34500 66100 4
N 34500 67000 34500 68100 4
N 34500 69000 34500 69800 4
N 34500 69800 35500 69800 4
N 33000 69800 33600 69800 4
N 33000 69500 33500 69500 4
N 33500 69500 33500 69000 4
C 35100 68700 1 0 0 gnd-1.sym
N 35500 69400 35200 69400 4
N 35200 69400 35200 69000 4
C 33600 69500 1 0 0 diode-2.sym
{
T 34000 70100 5 10 0 0 0 0 1
device=DIODE
T 33900 70300 5 10 1 1 0 0 1
refdes=D?
T 33600 69500 5 10 0 0 270 0 1
footprint=B130
T 33900 70100 5 10 1 1 0 0 1
value=B130
}
C 32100 62200 1 0 0 gnd-1.sym
N 32200 63000 32200 62500 4
N 33500 63800 34000 63800 4
N 34000 62700 34000 64100 4
N 34000 62700 32200 62700 4
N 33500 64100 34000 64100 4
N 38100 69800 38600 69800 4
N 38600 69800 38600 70200 4
C 42000 66800 1 0 0 resistor-2.sym
{
T 42400 67150 5 10 0 0 0 0 1
device=RESISTOR
T 42200 67300 5 10 1 1 0 0 1
refdes=R?
T 42000 66800 5 10 0 0 0 0 1
footprint=0805
T 42200 67100 5 10 1 1 0 0 1
value=27 R
}
C 42000 67600 1 0 0 resistor-2.sym
{
T 42400 67950 5 10 0 0 0 0 1
device=RESISTOR
T 42200 68100 5 10 1 1 0 0 1
refdes=R?
T 42000 67600 5 10 0 0 0 0 1
footprint=0805
T 42200 67900 5 10 1 1 0 0 1
value=27 R
}
C 43900 64000 1 0 0 FT230X.sym
{
T 46600 68600 5 10 0 0 0 0 1
device=FT230X
T 45400 67300 5 10 1 1 0 3 1
refdes=U?
}
N 43900 67900 43400 67900 4
N 43400 67900 43400 68400 4
T 35750 68200 8 10 0 1 0 0 1
net=Vcc:1
C 38400 70200 1 0 0 generic-power.sym
{
T 38600 70450 5 10 1 1 0 3 1
net=3V3:1
}
C 43200 68400 1 0 0 generic-power.sym
{
T 43400 68650 5 10 1 1 0 3 1
net=VBUS:1
}
C 35100 68000 1 0 0 generic-power.sym
{
T 35300 68250 5 10 1 1 0 3 1
net=VBUS:1
}
N 35300 68000 35300 67800 4
N 35300 67800 34500 67800 4
C 33500 64600 1 0 0 output-2.sym
{
T 34400 64600 5 10 1 1 0 0 1
net=USB_D-:1
T 33700 65300 5 10 0 0 0 0 1
device=none
T 34400 64700 5 10 0 1 0 1 1
value=OUTPUT
}
C 33500 64300 1 0 0 output-2.sym
{
T 34400 64300 5 10 1 1 0 0 1
net=USB_D+:1
T 33700 65000 5 10 0 0 0 0 1
device=none
T 34400 64400 5 10 0 1 0 1 1
value=OUTPUT
}
N 43100 66900 43100 67100 4
N 43100 67100 43900 67100 4
N 43100 67700 43100 67500 4
N 43100 67500 43900 67500 4
N 42900 67700 43100 67700 4
N 42900 66900 43100 66900 4
C 39600 67600 1 0 0 input-2.sym
{
T 40200 67900 5 10 1 1 0 0 1
net=USB_D-:1
T 40200 68300 5 10 0 0 0 0 1
device=none
T 40100 67700 5 10 0 1 0 7 1
value=INPUT
}
C 39600 66800 1 0 0 input-2.sym
{
T 40200 67100 5 10 1 1 0 0 1
net=USB_D+:1
T 40200 67500 5 10 0 0 0 0 1
device=none
T 40100 66900 5 10 0 1 0 7 1
value=INPUT
}
N 41000 67700 42000 67700 4
N 41000 66900 42000 66900 4
N 33500 66500 33000 66500 4
C 35000 65300 1 0 0 capacitor-1.sym
{
T 35200 66000 5 10 0 0 0 0 1
device=CAPACITOR
T 35200 66000 5 10 1 1 0 0 1
refdes=C?
T 35200 66200 5 10 0 0 0 0 1
symversion=0.1
T 35200 65800 5 10 1 1 0 0 1
value=10 nF
T 35000 65300 5 10 0 0 0 0 1
footprint=0805
}
N 35000 65500 34500 65500 4
C 36400 64700 1 0 0 gnd-1.sym
N 35900 65500 36500 65500 4
N 36500 65500 36500 65000 4
C 43700 64000 1 90 0 capacitor-1.sym
{
T 43000 64200 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 64500 5 10 1 1 0 0 1
refdes=C?
T 42800 64200 5 10 0 0 90 0 1
symversion=0.1
T 42600 64300 5 10 1 1 0 0 1
value=100 nF
T 43700 64000 5 10 0 0 90 0 1
footprint=0805
}
C 41700 65500 1 90 0 capacitor-1.sym
{
T 40600 65800 5 10 1 1 0 0 1
value=47 pf
T 40600 66000 5 10 1 1 0 0 1
refdes=C?
T 41000 65700 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 65700 5 10 0 0 90 0 1
symversion=0.1
T 41700 65500 5 10 0 0 90 0 1
footprint=0805
}
C 41700 68200 1 90 0 capacitor-1.sym
{
T 40600 68500 5 10 1 1 0 0 1
value=47 pf
T 40600 68700 5 10 1 1 0 0 1
refdes=C?
T 41000 68400 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 68400 5 10 0 0 90 0 1
symversion=0.1
T 41700 68200 5 10 0 0 90 0 1
footprint=0805
}
N 41500 68200 41500 67700 4
N 41500 66400 41500 66900 4
C 41900 68800 1 0 0 gnd-1.sym
C 41400 64900 1 0 0 gnd-1.sym
N 41500 69100 41500 69300 4
N 41500 69300 42000 69300 4
N 42000 69300 42000 69100 4
N 41500 65500 41500 65200 4
N 43900 66300 43500 66300 4
N 43500 64900 43500 66700 4
N 43500 65900 43900 65900 4
N 43900 66700 43500 66700 4
C 45000 62900 1 0 0 gnd-1.sym
N 45100 64000 45100 63200 4
N 43500 64000 43500 63600 4
N 43500 63600 45100 63600 4
N 45700 64000 45700 63600 4
N 45700 63600 45100 63600 4
C 48200 68000 1 0 0 output-2.sym
{
T 49100 68000 5 10 1 1 0 0 1
net=FT_TX_STM_RX:1
T 48400 68700 5 10 0 0 0 0 1
device=none
T 49100 68100 5 10 0 1 0 1 1
value=OUTPUT
}
C 49600 67600 1 180 0 input-2.sym
{
T 49100 67400 5 10 1 1 0 0 1
net=FT_RX_STM_TX:1
T 49000 66900 5 10 0 0 180 0 1
device=none
T 49100 67500 5 10 0 1 180 7 1
value=INPUT
}
C 55500 63300 1 0 0 STM32F030F4.sym
{
T 58300 70700 5 10 0 0 0 0 1
device=MCU
T 57100 69400 5 10 1 1 0 3 1
refdes=U?
}
C 54800 70500 1 0 0 generic-power.sym
{
T 55000 70750 5 10 1 1 0 3 1
net=3V3:1
}
N 55000 69600 55000 70500 4
N 55000 70000 55500 70000 4
N 55000 69600 55500 69600 4
C 52900 70600 1 0 0 capacitor-1.sym
{
T 53100 71300 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 71500 5 10 0 0 0 0 1
symversion=0.1
T 52900 70600 5 10 0 0 0 0 1
footprint=0805
T 53100 71300 5 10 1 1 0 0 1
refdes=C?
T 53100 71100 5 10 1 1 0 0 1
value=100 nF
}
C 52900 69600 1 0 0 capacitor-1.sym
{
T 53100 70300 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 70500 5 10 0 0 0 0 1
symversion=0.1
T 52900 69600 5 10 0 0 0 0 1
footprint=0805
T 53100 70300 5 10 1 1 0 0 1
refdes=C?
T 53100 70100 5 10 1 1 0 0 1
value=4.7 uF
}
N 54300 70800 53800 70800 4
C 51700 70000 1 0 0 gnd-1.sym
N 52900 70800 51800 70800 4
N 51800 70800 51800 70300 4
N 52900 69800 52300 69800 4
N 52300 68800 52300 70800 4
N 54300 69800 53800 69800 4
N 54300 69800 54300 70800 4
N 55000 70000 54300 70000 4
C 52900 68600 1 0 0 capacitor-1.sym
{
T 53100 69300 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 69500 5 10 0 0 0 0 1
symversion=0.1
T 52900 68600 5 10 0 0 0 0 1
footprint=0805
T 53100 69300 5 10 1 1 0 0 1
refdes=C?
T 53100 69100 5 10 1 1 0 0 1
value=100 nF
}
N 52900 68800 52300 68800 4
N 53800 68800 55500 68800 4
N 54500 68800 54500 68000 4
N 54500 68000 54300 68000 4
N 55500 68400 54900 68400 4
N 54900 68400 54900 67600 4
N 54900 67600 54300 67600 4
N 55500 67600 55300 67600 4
N 55300 67600 55300 67200 4
C 55200 66900 1 0 0 gnd-1.sym
C 54300 68100 1 180 0 output-2.sym
{
T 52800 67900 5 10 1 1 0 0 1
net=NRST:1
T 54100 67400 5 10 0 0 180 0 1
device=none
T 53400 68000 5 10 0 1 180 1 1
value=OUTPUT
}
C 54300 67700 1 180 0 output-2.sym
{
T 52700 67500 5 10 1 1 0 0 1
net=BOOT0:1
T 54100 67000 5 10 0 0 180 0 1
device=none
T 53400 67600 5 10 0 1 180 1 1
value=OUTPUT
}
C 60200 66500 1 180 0 input-2.sym
{
T 59700 66300 5 10 1 1 0 0 1
net=FT_TX_STM_RX:1
T 59600 65800 5 10 0 0 180 0 1
device=none
T 59700 66400 5 10 0 1 180 7 1
value=INPUT
}
C 58800 66700 1 0 0 output-2.sym
{
T 59700 66700 5 10 1 1 0 0 1
net=FT_RX_STM_TX:1
T 59000 67400 5 10 0 0 0 0 1
device=none
T 59700 66800 5 10 0 1 0 1 1
value=OUTPUT
}
N 58600 66800 58800 66800 4
N 58600 66400 58800 66400 4
C 47100 68000 1 0 0 resistor-2.sym
{
T 47500 68350 5 10 0 0 0 0 1
device=SOLDERBRIDGE
T 47300 68300 5 10 1 1 0 0 1
refdes=SB?
}
C 47100 67400 1 0 0 resistor-2.sym
{
T 47500 67750 5 10 0 0 0 0 1
device=SOLDERBRIDGE
T 47300 67700 5 10 1 1 0 0 1
refdes=SB?
}
N 48200 67500 48000 67500 4
N 48200 68100 48000 68100 4
N 46900 67500 47100 67500 4
N 46900 67900 47000 67900 4
N 47000 67900 47000 68100 4
N 47000 68100 47100 68100 4
C 56000 58900 1 0 0 connector6-1.sym
{
T 57800 60700 5 10 0 1 0 0 1
device=CONNECTOR_6
T 56000 58900 5 10 0 1 0 0 1
footprint=JUMPER6
T 56000 60900 5 10 1 1 0 0 1
refdes=SWD
}
C 58200 61000 1 90 0 resistor-2.sym
{
T 57850 61400 5 10 0 1 90 0 1
device=SOLDERBRIDGE
T 58200 61000 5 10 0 1 0 0 1
value=0
T 58300 61400 5 10 1 1 0 0 1
refdes=SB?
}
C 62600 64500 1 90 0 resistor-2.sym
{
T 62250 64900 5 10 0 1 90 0 1
device=RESISTOR
T 62600 64500 5 10 0 1 0 0 1
footprint=0805
T 61900 65000 5 10 1 1 0 0 1
refdes=R?
T 61900 64800 5 10 1 1 0 0 1
value=10 K
}
C 62600 66200 1 90 0 resistor-2.sym
{
T 62250 66600 5 10 0 1 90 0 1
device=RESISTOR
T 62600 66200 5 10 0 1 180 0 1
footprint=0805
T 61900 66700 5 10 1 1 0 0 1
refdes=R?
T 61900 66500 5 10 1 1 0 0 1
value=10 K
}
N 57700 60600 58100 60600 4
N 58100 60600 58100 61000 4
N 58100 61900 58100 62100 4
N 58600 66000 62700 66000 4
N 58600 65600 62700 65600 4
N 62500 64300 62500 64500 4
C 62400 64000 1 0 0 gnd-1.sym
C 62300 67300 1 0 0 generic-power.sym
{
T 62500 67550 5 10 1 1 0 3 1
net=3V3:1
}
N 62500 66000 62500 66200 4
N 62500 67100 62500 67300 4
N 62500 65400 62500 65600 4
C 62700 65900 1 0 0 output-2.sym
{
T 63600 65900 5 10 1 1 0 0 1
net=SWDIO:1
T 62900 66600 5 10 0 0 0 0 1
device=none
T 63600 66000 5 10 0 1 0 1 1
value=OUTPUT
}
C 62700 65500 1 0 0 output-2.sym
{
T 63600 65500 5 10 1 1 0 0 1
net=SWCLK:1
T 62900 66200 5 10 0 0 0 0 1
device=none
T 63600 65600 5 10 0 1 0 1 1
value=OUTPUT
}
C 62300 67300 1 0 0 generic-power.sym
{
T 62500 67550 5 10 1 1 0 3 1
net=3V3:1
}
C 57900 62100 1 0 0 generic-power.sym
{
T 58100 62350 5 10 1 1 0 3 1
net=3V3:1
}
C 59500 60400 1 180 0 input-2.sym
{
T 59000 60200 5 10 1 1 0 0 1
net=SWDCLK:1
T 58900 59700 5 10 0 0 180 0 1
device=none
T 59000 60300 5 10 0 1 180 7 1
value=INPUT
}
C 59500 59800 1 180 0 input-2.sym
{
T 59000 59600 5 10 1 1 0 0 1
net=SWDIO:1
T 58900 59100 5 10 0 0 180 0 1
device=none
T 59000 59700 5 10 0 1 180 7 1
value=INPUT
}
C 59500 59500 1 180 0 input-2.sym
{
T 59000 59300 5 10 1 1 0 0 1
net=NRST:1
T 58900 58800 5 10 0 0 180 0 1
device=none
T 59000 59400 5 10 0 1 180 7 1
value=INPUT
}
N 57700 60300 58100 60300 4
N 57700 59700 58100 59700 4
N 57700 59400 58100 59400 4
C 33100 70500 1 0 0 generic-power.sym
{
T 33300 70750 5 10 1 1 0 3 1
net=12V:1
}
N 33300 70500 33300 69800 4
C 60100 59300 1 0 0 gnd-1.sym
N 57700 60000 60200 60000 4
N 60200 60000 60200 59600 4
C 58800 67900 1 0 0 EMBEDDEDoutput-2.sym
[
P 58800 68000 59000 68000 1 0 0
{
T 58950 68050 5 10 0 1 0 6 1
pinnumber=1
T 59050 68250 9 10 0 0 0 0 1
pinlabel=OUTPUT
T 59050 68450 5 10 0 0 0 0 1
pinseq=1
T 59050 68350 5 10 0 0 0 0 1
pintype=in
}
L 59000 68100 59000 67900 3 0 0 0 -1 -1
L 59000 68100 59500 68100 3 0 0 0 -1 -1
L 59500 68100 59600 68000 3 0 0 0 -1 -1
L 59600 68000 59500 67900 3 0 0 0 -1 -1
L 59500 67900 59000 67900 3 0 0 0 -1 -1
T 59700 68100 5 10 0 0 0 0 1
net=OUTPUT:1
T 59000 68600 5 10 0 0 0 0 1
device=none
T 59000 68700 5 10 0 0 0 0 1
description=Output module port
T 59700 68000 5 10 0 1 0 1 1
value=OUTPUT
]
{
T 59700 67900 5 10 1 1 0 0 1
net=SCLK:1
T 59000 68600 5 10 0 0 0 0 1
device=none
T 59700 68000 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 67100 1 0 0 EMBEDDEDoutput-2.sym
[
P 58800 67200 59000 67200 1 0 0
{
T 58950 67250 5 10 0 1 0 6 1
pinnumber=1
T 59050 67450 9 10 0 0 0 0 1
pinlabel=OUTPUT
T 59050 67650 5 10 0 0 0 0 1
pinseq=1
T 59050 67550 5 10 0 0 0 0 1
pintype=in
}
L 59000 67300 59000 67100 3 0 0 0 -1 -1
L 59000 67300 59500 67300 3 0 0 0 -1 -1
L 59500 67300 59600 67200 3 0 0 0 -1 -1
L 59600 67200 59500 67100 3 0 0 0 -1 -1
L 59500 67100 59000 67100 3 0 0 0 -1 -1
T 59700 67300 5 10 0 0 0 0 1
net=OUTPUT:1
T 59000 67800 5 10 0 0 0 0 1
device=none
T 59000 67900 5 10 0 0 0 0 1
description=Output module port
T 59700 67200 5 10 0 1 0 1 1
value=OUTPUT
]
{
T 59700 67100 5 10 1 1 0 0 1
net=MOSI:1
T 59000 67800 5 10 0 0 0 0 1
device=none
T 59700 67200 5 10 0 1 0 1 1
value=OUTPUT
}
C 60200 67700 1 180 0 EMBEDDEDinput-2.sym
[
P 59000 67600 58800 67600 1 0 1
{
T 58950 67550 5 6 0 1 180 0 1
pinnumber=1
T 59550 67350 9 10 0 0 180 0 1
pinlabel=INPUT
T 59550 67150 5 10 0 0 180 0 1
pinseq=1
T 59550 67250 5 10 0 0 180 0 1
pintype=out
}
L 59600 67500 59600 67700 3 0 0 0 -1 -1
L 59600 67500 59100 67500 3 0 0 0 -1 -1
L 59100 67500 59000 67600 3 0 0 0 -1 -1
L 59000 67600 59100 67700 3 0 0 0 -1 -1
L 59100 67700 59600 67700 3 0 0 0 -1 -1
T 60200 67500 5 10 0 0 180 0 1
net=INPUT:1
T 59600 67000 5 10 0 0 180 0 1
device=none
T 59600 66900 5 10 0 0 180 0 1
description=Input module port
T 59700 67600 5 10 0 1 180 7 1
value=INPUT
]
{
T 59700 67500 5 10 1 1 0 0 1
net=MISO:1
T 59600 67000 5 10 0 0 180 0 1
device=none
T 59700 67600 5 10 0 1 180 7 1
value=INPUT
}
N 58600 67200 58800 67200 4
N 58600 67600 58800 67600 4
N 58600 68000 58800 68000 4
C 58800 69900 1 0 0 output-2.sym
{
T 59700 69900 5 10 1 1 0 0 1
net=P/S:1
T 59000 70600 5 10 0 0 0 0 1
device=none
T 59700 70000 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 64700 1 0 0 output-2.sym
{
T 59700 64700 5 10 1 1 0 0 1
net=STCP:1
T 59000 65400 5 10 0 0 0 0 1
device=none
T 59700 64800 5 10 0 1 0 1 1
value=OUTPUT
}
C 88400 64500 1 0 0 74HC595.sym
{
T 90600 69100 5 10 0 0 0 0 1
device=MCU
T 89700 67800 5 10 1 1 0 3 1
refdes=U?
}
C 69200 64100 1 0 0 CD4021B.sym
{
T 71600 68700 5 10 0 0 0 0 1
device=MCU
T 70600 67400 5 10 1 1 0 3 1
refdes=U?
}
N 58600 64800 58800 64800 4
N 58600 70000 58800 70000 4
C 58800 69500 1 0 0 output-2.sym
{
T 59700 69500 5 10 1 1 0 0 1
net=SWITCH1:1
T 59000 70200 5 10 0 0 0 0 1
device=none
T 59700 69600 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 69100 1 0 0 output-2.sym
{
T 59700 69100 5 10 1 1 0 0 1
net=SWTICH2:1
T 59000 69800 5 10 0 0 0 0 1
device=none
T 59700 69200 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 68700 1 0 0 output-2.sym
{
T 59700 68700 5 10 1 1 0 0 1
net=SWITCH3:1
T 59000 69400 5 10 0 0 0 0 1
device=none
T 59700 68800 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 68300 1 0 0 output-2.sym
{
T 59700 68300 5 10 1 1 0 0 1
net=SWTICH4:1
T 59000 69000 5 10 0 0 0 0 1
device=none
T 59700 68400 5 10 0 1 0 1 1
value=OUTPUT
}
C 58800 64300 1 0 0 output-2.sym
{
T 59700 64300 5 10 1 1 0 0 1
net=PF0:1
T 59000 65000 5 10 0 0 0 0 1
device=none
T 59700 64400 5 10 0 1 0 1 1
value=OUTPUT
}
N 58600 64400 58800 64400 4
N 58600 69600 58800 69600 4
N 58600 69200 58800 69200 4
N 58600 68800 58800 68800 4
N 58600 68400 58800 68400 4
C 69200 59100 1 0 0 CD4021B.sym
{
T 71600 63700 5 10 0 0 0 0 1
device=MCU
T 70600 62400 5 10 1 1 0 3 1
refdes=U?
}
C 68000 69500 1 0 0 generic-power.sym
{
T 68200 69750 5 10 1 1 0 3 1
net=3V3:1
}
C 68000 64500 1 0 0 generic-power.sym
{
T 68200 64750 5 10 1 1 0 3 1
net=3V3:1
}
C 68400 68000 1 90 0 capacitor-1.sym
{
T 67700 68200 5 10 0 0 90 0 1
device=CAPACITOR
T 67500 68200 5 10 0 0 90 0 1
symversion=0.1
T 68400 68000 5 10 0 0 90 0 1
footprint=0805
T 67300 68500 5 10 1 1 0 0 1
refdes=C?
T 67300 68300 5 10 1 1 0 0 1
value=100 nF
}
N 68200 68900 68200 69500 4
N 68200 67400 68200 68000 4
N 68200 67600 69200 67600 4
N 69000 68000 69000 69200 4
N 69000 69200 68200 69200 4
N 69000 68000 69200 68000 4
N 68200 62400 68200 63000 4
N 68200 62600 69200 62600 4
N 69000 63000 69000 64200 4
N 69000 63000 69200 63000 4
N 69000 64200 68200 64200 4
N 68200 63900 68200 64500 4
C 68400 63000 1 90 0 capacitor-1.sym
{
T 67300 63500 5 10 1 1 0 0 1
refdes=C?
T 67300 63300 5 10 1 1 0 0 1
value=100 nF
T 67700 63200 5 10 0 0 90 0 1
device=CAPACITOR
T 67500 63200 5 10 0 0 90 0 1
symversion=0.1
T 68400 63000 5 10 0 0 90 0 1
footprint=0805
}
C 67600 66300 1 0 0 input-2.sym
{
T 67300 66300 5 10 1 1 0 0 1
net=SWCLK:1
T 68200 67000 5 10 0 0 0 0 1
device=none
T 68100 66400 5 10 0 1 0 7 1
value=INPUT
}
C 67600 65900 1 0 0 input-2.sym
{
T 67700 65900 5 10 1 1 0 0 1
net=P/S:1
T 68200 66600 5 10 0 0 0 0 1
device=none
T 68100 66000 5 10 0 1 0 7 1
value=INPUT
}
N 69000 66400 69200 66400 4
N 69000 66000 69200 66000 4
C 67600 61300 1 0 0 input-2.sym
{
T 67300 61300 5 10 1 1 0 0 1
net=SWCLK:1
T 68200 62000 5 10 0 0 0 0 1
device=none
T 68100 61400 5 10 0 1 0 7 1
value=INPUT
}
N 69000 61400 69200 61400 4
N 69000 61000 69200 61000 4
C 67600 60900 1 0 0 input-2.sym
{
T 67700 60900 5 10 1 1 0 0 1
net=P/S:1
T 68200 61600 5 10 0 0 0 0 1
device=none
T 68100 61000 5 10 0 1 0 7 1
value=INPUT
}
C 72100 64700 1 0 0 output-2.sym
{
T 73000 64700 5 10 1 1 0 0 1
net=Q8_SERIN:1
T 72300 65400 5 10 0 0 0 0 1
device=none
T 73000 64800 5 10 0 1 0 1 1
value=OUTPUT
}
C 72100 59700 1 0 0 output-2.sym
{
T 73000 59700 5 10 1 1 0 0 1
net=MISO:1
T 72300 60400 5 10 0 0 0 0 1
device=none
T 73000 59800 5 10 0 1 0 1 1
value=OUTPUT
}
N 72100 64800 71900 64800 4
N 72100 59800 71900 59800 4
C 67600 61700 1 0 0 input-2.sym
{
T 67100 61700 5 10 1 1 0 0 1
net=Q8_SERIN:1
T 68200 62400 5 10 0 0 0 0 1
device=none
T 68100 61800 5 10 0 1 0 7 1
value=INPUT
}
C 72400 67900 1 0 0 output-2.sym
{
T 73300 67900 5 10 1 1 0 0 1
net=TSW_1:1
T 72600 68600 5 10 0 0 0 0 1
device=none
T 73300 68000 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 67500 1 0 0 output-2.sym
{
T 73300 67500 5 10 1 1 0 0 1
net=TSW_2:1
T 72600 68200 5 10 0 0 0 0 1
device=none
T 73300 67600 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 67100 1 0 0 output-2.sym
{
T 73300 67100 5 10 1 1 0 0 1
net=TSW_3:1
T 72600 67800 5 10 0 0 0 0 1
device=none
T 73300 67200 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 66700 1 0 0 output-2.sym
{
T 73300 66700 5 10 1 1 0 0 1
net=TSW_4:1
T 72600 67400 5 10 0 0 0 0 1
device=none
T 73300 66800 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 66300 1 0 0 output-2.sym
{
T 73300 66300 5 10 1 1 0 0 1
net=TSW_5:1
T 72600 67000 5 10 0 0 0 0 1
device=none
T 73300 66400 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 65900 1 0 0 output-2.sym
{
T 73300 65900 5 10 1 1 0 0 1
net=TSW_6:1
T 72600 66600 5 10 0 0 0 0 1
device=none
T 73300 66000 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 65500 1 0 0 output-2.sym
{
T 73300 65500 5 10 1 1 0 0 1
net=TSW_7:1
T 72600 66200 5 10 0 0 0 0 1
device=none
T 73300 65600 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 65100 1 0 0 output-2.sym
{
T 73300 65100 5 10 1 1 0 0 1
net=TSW_8:1
T 72600 65800 5 10 0 0 0 0 1
device=none
T 73300 65200 5 10 0 1 0 1 1
value=OUTPUT
}
N 71900 68000 72400 68000 4
N 71900 67600 72400 67600 4
N 71900 67200 72400 67200 4
N 71900 66800 72400 66800 4
N 71900 66400 72400 66400 4
N 71900 66000 72400 66000 4
N 71900 65600 72400 65600 4
C 75600 65200 1 270 0 resistor-2.sym
{
T 75950 64800 5 10 0 0 270 0 1
device=RESISTOR
T 75200 64800 5 10 1 1 0 0 1
refdes=R?
T 75600 65200 5 10 0 0 270 0 1
footprint=0805
T 75200 64600 5 10 1 1 0 0 1
value=10 K
}
C 74900 65200 1 270 0 resistor-2.sym
{
T 75250 64800 5 10 0 0 270 0 1
device=RESISTOR
T 74900 65200 5 10 0 0 270 0 1
footprint=0805
T 74500 64800 5 10 1 1 0 0 1
refdes=R?
T 74500 64600 5 10 1 1 0 0 1
value=10 K
}
C 76300 65200 1 270 0 resistor-2.sym
{
T 76650 64800 5 10 0 0 270 0 1
device=RESISTOR
T 75900 64800 5 10 1 1 0 0 1
refdes=R?
T 76300 65200 5 10 0 0 270 0 1
footprint=0805
T 75900 64600 5 10 1 1 0 0 1
value=10 K
}
C 77000 65200 1 270 0 resistor-2.sym
{
T 77350 64800 5 10 0 0 270 0 1
device=RESISTOR
T 76600 64800 5 10 1 1 0 0 1
refdes=R?
T 77000 65200 5 10 0 0 270 0 1
footprint=0805
T 76600 64600 5 10 1 1 0 0 1
value=10 K
}
C 77700 65200 1 270 0 resistor-2.sym
{
T 78050 64800 5 10 0 0 270 0 1
device=RESISTOR
T 77300 64800 5 10 1 1 0 0 1
refdes=R?
T 77700 65200 5 10 0 0 270 0 1
footprint=0805
T 77300 64600 5 10 1 1 0 0 1
value=10 K
}
C 78500 65200 1 270 0 resistor-2.sym
{
T 78850 64800 5 10 0 0 270 0 1
device=RESISTOR
T 78100 64800 5 10 1 1 0 0 1
refdes=R?
T 78500 65200 5 10 0 0 270 0 1
footprint=0805
T 78100 64600 5 10 1 1 0 0 1
value=10 K
}
C 79300 65200 1 270 0 resistor-2.sym
{
T 79650 64800 5 10 0 0 270 0 1
device=RESISTOR
T 78900 64800 5 10 1 1 0 0 1
refdes=R?
T 79300 65200 5 10 0 0 270 0 1
footprint=0805
T 78900 64600 5 10 1 1 0 0 1
value=10 K
}
C 80100 65200 1 270 0 resistor-2.sym
{
T 80450 64800 5 10 0 0 270 0 1
device=RESISTOR
T 79700 64800 5 10 1 1 0 0 1
refdes=R?
T 80100 65200 5 10 0 0 270 0 1
footprint=0805
T 79700 64600 5 10 1 1 0 0 1
value=10 K
}
N 72200 65400 75000 65400 4
N 71900 65200 72400 65200 4
N 72200 65400 72200 65200 4
N 75000 65400 75000 65200 4
N 72200 65600 72200 65800 4
N 72200 65800 75700 65800 4
N 75700 65800 75700 65200 4
N 72200 66000 72200 66200 4
N 72200 66200 76400 66200 4
N 76400 66200 76400 65200 4
N 72200 66800 72200 67000 4
N 72200 67000 77800 67000 4
N 77800 67000 77800 65200 4
N 72200 66400 72200 66600 4
N 72200 66600 77100 66600 4
N 77100 66600 77100 65200 4
N 72200 67200 72200 67400 4
N 72200 67400 78600 67400 4
N 78600 67400 78600 65200 4
N 72200 67600 72200 67800 4
N 72200 67800 79400 67800 4
N 79400 67800 79400 65200 4
N 72200 68000 72200 68200 4
N 72200 68200 80200 68200 4
N 80200 68200 80200 65200 4
C 77400 63700 1 0 0 gnd-1.sym
N 75000 64300 75000 64000 4
N 75000 64000 80200 64000 4
N 80200 64000 80200 64300 4
N 79400 64300 79400 64000 4
N 78600 64300 78600 64000 4
N 77800 64300 77800 64000 4
N 77100 64300 77100 64000 4
N 76400 64300 76400 64000 4
N 75700 64300 75700 64000 4
C 75600 60200 1 270 0 resistor-2.sym
{
T 75950 59800 5 10 0 0 270 0 1
device=RESISTOR
T 75600 60200 5 10 0 0 270 0 1
footprint=0805
T 75200 59800 5 10 1 1 0 0 1
refdes=R?
T 75200 59600 5 10 1 1 0 0 1
value=10 K
}
C 74900 60200 1 270 0 resistor-2.sym
{
T 75250 59800 5 10 0 0 270 0 1
device=RESISTOR
T 74900 60200 5 10 0 0 270 0 1
footprint=0805
T 74500 59800 5 10 1 1 0 0 1
refdes=R?
T 74500 59600 5 10 1 1 0 0 1
value=10 K
}
C 76300 60200 1 270 0 resistor-2.sym
{
T 76650 59800 5 10 0 0 270 0 1
device=RESISTOR
T 76300 60200 5 10 0 0 270 0 1
footprint=0805
T 75900 59800 5 10 1 1 0 0 1
refdes=R?
T 75900 59600 5 10 1 1 0 0 1
value=10 K
}
C 77000 60200 1 270 0 resistor-2.sym
{
T 77350 59800 5 10 0 0 270 0 1
device=RESISTOR
T 77000 60200 5 10 0 0 270 0 1
footprint=0805
T 76600 59800 5 10 1 1 0 0 1
refdes=R?
T 76600 59600 5 10 1 1 0 0 1
value=10 K
}
C 77700 60200 1 270 0 resistor-2.sym
{
T 78050 59800 5 10 0 0 270 0 1
device=RESISTOR
T 77700 60200 5 10 0 0 270 0 1
footprint=0805
T 77300 59800 5 10 1 1 0 0 1
refdes=R?
T 77300 59600 5 10 1 1 0 0 1
value=10 K
}
C 78500 60200 1 270 0 resistor-2.sym
{
T 78850 59800 5 10 0 0 270 0 1
device=RESISTOR
T 78500 60200 5 10 0 0 270 0 1
footprint=0805
T 78100 59800 5 10 1 1 0 0 1
refdes=R?
T 78100 59600 5 10 1 1 0 0 1
value=10 K
}
C 79300 60200 1 270 0 resistor-2.sym
{
T 79650 59800 5 10 0 0 270 0 1
device=RESISTOR
T 79300 60200 5 10 0 0 270 0 1
footprint=0805
T 78900 59800 5 10 1 1 0 0 1
refdes=R?
T 78900 59600 5 10 1 1 0 0 1
value=10 K
}
C 80100 60200 1 270 0 resistor-2.sym
{
T 80450 59800 5 10 0 0 270 0 1
device=RESISTOR
T 80100 60200 5 10 0 0 270 0 1
footprint=0805
T 79700 59800 5 10 1 1 0 0 1
refdes=R?
T 79700 59600 5 10 1 1 0 0 1
value=10 K
}
N 75000 60400 75000 60200 4
N 75700 60800 75700 60200 4
N 76400 61200 76400 60200 4
N 77800 62000 77800 60200 4
N 77100 61600 77100 60200 4
N 78600 62400 78600 60200 4
N 79400 62800 79400 60200 4
N 80200 63200 80200 60200 4
C 77400 58700 1 0 0 gnd-1.sym
N 75000 59300 75000 59000 4
N 75000 59000 80200 59000 4
N 80200 59000 80200 59300 4
N 79400 59300 79400 59000 4
N 78600 59300 78600 59000 4
N 77800 59300 77800 59000 4
N 77100 59300 77100 59000 4
N 76400 59300 76400 59000 4
N 75700 59300 75700 59000 4
N 72200 60400 75000 60400 4
N 72200 60800 75700 60800 4
N 72200 61200 76400 61200 4
N 72200 61600 77100 61600 4
N 72200 62000 77800 62000 4
N 72200 62400 78600 62400 4
N 72200 62800 79400 62800 4
N 72200 63200 80200 63200 4
N 72200 63000 72200 63200 4
C 72400 62900 1 0 0 output-2.sym
{
T 73300 62900 5 10 1 1 0 0 1
net=TSW_9:1
T 72600 63600 5 10 0 0 0 0 1
device=none
T 73300 63000 5 10 0 1 0 1 1
value=OUTPUT
}
N 71900 63000 72400 63000 4
N 71900 62600 72400 62600 4
N 71900 62200 72400 62200 4
N 71900 61800 72400 61800 4
N 71900 61400 72400 61400 4
N 71900 60600 72400 60600 4
N 71900 60200 72400 60200 4
N 72200 60400 72200 60200 4
N 72200 60600 72200 60800 4
N 72200 61000 72200 61200 4
N 71900 61000 72400 61000 4
N 72200 61400 72200 61600 4
N 72200 61800 72200 62000 4
N 72200 62200 72200 62400 4
N 72200 62600 72200 62800 4
C 72400 62500 1 0 0 output-2.sym
{
T 73300 62500 5 10 1 1 0 0 1
net=TSW_10:1
T 72600 63200 5 10 0 0 0 0 1
device=none
T 73300 62600 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 62100 1 0 0 output-2.sym
{
T 73300 62100 5 10 1 1 0 0 1
net=TSW_11:1
T 72600 62800 5 10 0 0 0 0 1
device=none
T 73300 62200 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 61700 1 0 0 output-2.sym
{
T 73300 61700 5 10 1 1 0 0 1
net=TSW_12:1
T 72600 62400 5 10 0 0 0 0 1
device=none
T 73300 61800 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 61300 1 0 0 output-2.sym
{
T 73300 61300 5 10 1 1 0 0 1
net=TSW_13:1
T 72600 62000 5 10 0 0 0 0 1
device=none
T 73300 61400 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 60900 1 0 0 output-2.sym
{
T 73300 60900 5 10 1 1 0 0 1
net=TSW_14:1
T 72600 61600 5 10 0 0 0 0 1
device=none
T 73300 61000 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 60500 1 0 0 output-2.sym
{
T 73300 60500 5 10 1 1 0 0 1
net=TSW_15:1
T 72600 61200 5 10 0 0 0 0 1
device=none
T 73300 60600 5 10 0 1 0 1 1
value=OUTPUT
}
C 72400 60100 1 0 0 output-2.sym
{
T 73300 60100 5 10 1 1 0 0 1
net=TSW_16:1
T 72600 60800 5 10 0 0 0 0 1
device=none
T 73300 60200 5 10 0 1 0 1 1
value=OUTPUT
}
N 69000 61800 69200 61800 4
C 59700 64200 1 180 0 led-3.sym
{
T 58750 63550 5 10 0 0 180 0 1
device=LED
T 59350 63550 5 10 1 1 180 0 1
refdes=D?
}
N 58600 64000 58800 64000 4
C 60100 63800 1 270 0 resistor-2.sym
{
T 60450 63400 5 10 0 1 270 0 1
device=RESISTOR
T 60100 63800 5 10 0 1 180 0 1
footprint=0805
T 60400 63400 5 10 1 1 0 0 1
refdes=R?
T 60400 63200 5 10 1 1 0 0 1
value=220 R
}
C 60100 62400 1 0 0 gnd-1.sym
N 59700 64000 60200 64000 4
N 60200 64000 60200 63800 4
N 60200 62900 60200 62700 4
C 68100 67100 1 0 0 gnd-1.sym
C 68100 62100 1 0 0 gnd-1.sym
C 56000 56400 1 0 0 connector5-1.sym
{
T 57800 57900 5 10 0 0 0 0 1
device=CONNECTOR_5
T 56100 58100 5 10 1 1 0 0 1
refdes=CONN?
}
C 59300 57900 1 180 0 EMBEDDEDinput-2.sym
[
P 58100 57800 57900 57800 1 0 1
{
T 58050 57750 5 6 0 1 180 0 1
pinnumber=1
T 58650 57550 9 10 0 0 180 0 1
pinlabel=INPUT
T 58650 57350 5 10 0 0 180 0 1
pinseq=1
T 58650 57450 5 10 0 0 180 0 1
pintype=out
}
L 58700 57700 58700 57900 3 0 0 0 -1 -1
L 58700 57700 58200 57700 3 0 0 0 -1 -1
L 58200 57700 58100 57800 3 0 0 0 -1 -1
L 58100 57800 58200 57900 3 0 0 0 -1 -1
L 58200 57900 58700 57900 3 0 0 0 -1 -1
T 59300 57700 5 10 0 0 180 0 1
net=INPUT:1
T 58700 57200 5 10 0 0 180 0 1
device=none
T 58700 57100 5 10 0 0 180 0 1
description=Input module port
T 58800 57800 5 10 0 1 180 7 1
value=INPUT
]
{
T 58800 57700 5 10 1 1 0 0 1
net=SWTICH1:1
T 58700 57200 5 10 0 0 180 0 1
device=none
}
C 59300 57600 1 180 0 EMBEDDEDinput-2.sym
[
P 58100 57500 57900 57500 1 0 1
{
T 58050 57450 5 6 0 1 180 0 1
pinnumber=1
T 58650 57250 9 10 0 0 180 0 1
pinlabel=INPUT
T 58650 57050 5 10 0 0 180 0 1
pinseq=1
T 58650 57150 5 10 0 0 180 0 1
pintype=out
}
L 58700 57400 58700 57600 3 0 0 0 -1 -1
L 58700 57400 58200 57400 3 0 0 0 -1 -1
L 58200 57400 58100 57500 3 0 0 0 -1 -1
L 58100 57500 58200 57600 3 0 0 0 -1 -1
L 58200 57600 58700 57600 3 0 0 0 -1 -1
T 59300 57400 5 10 0 0 180 0 1
net=INPUT:1
T 58700 56900 5 10 0 0 180 0 1
device=none
T 58700 56800 5 10 0 0 180 0 1
description=Input module port
T 58800 57500 5 10 0 1 180 7 1
value=INPUT
]
{
T 58800 57400 5 10 1 1 0 0 1
net=SWTICH2:1
T 58700 56900 5 10 0 0 180 0 1
device=none
}
C 59300 57300 1 180 0 EMBEDDEDinput-2.sym
[
P 58100 57200 57900 57200 1 0 1
{
T 58050 57150 5 6 0 1 180 0 1
pinnumber=1
T 58650 56950 9 10 0 0 180 0 1
pinlabel=INPUT
T 58650 56750 5 10 0 0 180 0 1
pinseq=1
T 58650 56850 5 10 0 0 180 0 1
pintype=out
}
L 58700 57100 58700 57300 3 0 0 0 -1 -1
L 58700 57100 58200 57100 3 0 0 0 -1 -1
L 58200 57100 58100 57200 3 0 0 0 -1 -1
L 58100 57200 58200 57300 3 0 0 0 -1 -1
L 58200 57300 58700 57300 3 0 0 0 -1 -1
T 59300 57100 5 10 0 0 180 0 1
net=INPUT:1
T 58700 56600 5 10 0 0 180 0 1
device=none
T 58700 56500 5 10 0 0 180 0 1
description=Input module port
T 58800 57200 5 10 0 1 180 7 1
value=INPUT
]
{
T 58800 57100 5 10 1 1 0 0 1
net=SWTICH3:1
T 58700 56600 5 10 0 0 180 0 1
device=none
}
C 59300 57000 1 180 0 EMBEDDEDinput-2.sym
[
P 58100 56900 57900 56900 1 0 1
{
T 58050 56850 5 6 0 1 180 0 1
pinnumber=1
T 58650 56650 9 10 0 0 180 0 1
pinlabel=INPUT
T 58650 56450 5 10 0 0 180 0 1
pinseq=1
T 58650 56550 5 10 0 0 180 0 1
pintype=out
}
L 58700 56800 58700 57000 3 0 0 0 -1 -1
L 58700 56800 58200 56800 3 0 0 0 -1 -1
L 58200 56800 58100 56900 3 0 0 0 -1 -1
L 58100 56900 58200 57000 3 0 0 0 -1 -1
L 58200 57000 58700 57000 3 0 0 0 -1 -1
T 59300 56800 5 10 0 0 180 0 1
net=INPUT:1
T 58700 56300 5 10 0 0 180 0 1
device=none
T 58700 56200 5 10 0 0 180 0 1
description=Input module port
T 58800 56900 5 10 0 1 180 7 1
value=INPUT
]
{
T 58800 56800 5 10 1 1 0 0 1
net=SWTICH4:1
T 58700 56300 5 10 0 0 180 0 1
device=none
}
C 59300 56700 1 180 0 EMBEDDEDinput-2.sym
[
P 58100 56600 57900 56600 1 0 1
{
T 58050 56550 5 6 0 1 180 0 1
pinnumber=1
T 58650 56350 9 10 0 0 180 0 1
pinlabel=INPUT
T 58650 56150 5 10 0 0 180 0 1
pinseq=1
T 58650 56250 5 10 0 0 180 0 1
pintype=out
}
L 58700 56500 58700 56700 3 0 0 0 -1 -1
L 58700 56500 58200 56500 3 0 0 0 -1 -1
L 58200 56500 58100 56600 3 0 0 0 -1 -1
L 58100 56600 58200 56700 3 0 0 0 -1 -1
L 58200 56700 58700 56700 3 0 0 0 -1 -1
T 59300 56500 5 10 0 0 180 0 1
net=INPUT:1
T 58700 56000 5 10 0 0 180 0 1
device=none
T 58700 55900 5 10 0 0 180 0 1
description=Input module port
T 58800 56600 5 10 0 1 180 7 1
value=INPUT
]
{
T 58800 56500 5 10 1 1 0 0 1
net=PF0:1
T 58700 56000 5 10 0 0 180 0 1
device=none
}
N 57700 57800 57900 57800 4
N 57700 57500 57900 57500 4
N 57700 57200 57900 57200 4
N 57700 56900 57900 56900 4
N 57700 56600 57900 56600 4
C 53700 63700 1 0 0 EMBEDDEDpushbutton.sym
[
V 53900 63800 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54300 63800 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 53700 63800 53870 63800 1 0 0
P 54500 63800 54330 63800 1 0 0
L 53850 63900 54350 63900 3 0 0 0 -1 -1
L 54100 63900 54100 64000 3 0 0 0 -1 -1
]
C 53700 64700 1 0 0 EMBEDDEDpushbutton.sym
[
V 53900 64800 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54300 64800 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 53700 64800 53870 64800 1 0 0
P 54500 64800 54330 64800 1 0 0
L 53850 64900 54350 64900 3 0 0 0 -1 -1
L 54100 64900 54100 65000 3 0 0 0 -1 -1
]
C 51800 63700 1 0 0 input-2.sym
{
T 51700 63700 5 10 1 1 0 0 1
net=NRST:1
T 52400 64400 5 10 0 0 0 0 1
device=none
T 52300 63800 5 10 0 1 0 7 1
value=INPUT
}
C 51800 64700 1 0 0 input-2.sym
{
T 51500 64700 5 10 1 1 0 0 1
net=BOOTO:1
T 52400 65400 5 10 0 0 0 0 1
device=none
T 52300 64800 5 10 0 1 0 7 1
value=INPUT
}
N 53200 64800 53700 64800 4
N 53200 63800 53700 63800 4
N 54500 64800 55000 64800 4
N 55000 64800 55000 65300 4
C 54800 65300 1 0 0 generic-power.sym
{
T 55000 65550 5 10 1 1 0 3 1
net=3V3:1
}
N 54500 63800 55000 63800 4
N 55000 63800 55000 63300 4
C 54900 63000 1 0 0 gnd-1.sym
C 92100 69500 1 180 1 ULN2803.sym
{
T 94200 64900 5 10 0 0 180 6 1
device=MCU
T 93300 66200 5 10 1 1 180 3 1
refdes=U?
}
N 90900 65600 92100 65600 4
N 90900 66000 92100 66000 4
N 90900 66400 92100 66400 4
N 90900 66800 92100 66800 4
N 90900 67200 92100 67200 4
N 90900 67600 92100 67600 4
N 90900 68000 92100 68000 4
N 90900 68400 92100 68400 4
C 91400 69000 1 0 0 gnd-1.sym
N 91800 68800 91800 69500 4
N 91800 69500 91500 69500 4
N 91800 68800 92100 68800 4
N 91500 69500 91500 69300 4
