#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x919b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x917230 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x917eb0 .functor NOT 1, L_0x9927f0, C4<0>, C4<0>, C4<0>;
L_0x932ac0 .functor XOR 8, L_0x992380, L_0x992540, C4<00000000>, C4<00000000>;
L_0x9692b0 .functor XOR 8, L_0x932ac0, L_0x992680, C4<00000000>, C4<00000000>;
v0x98ff60_0 .net *"_ivl_10", 7 0, L_0x992680;  1 drivers
v0x990060_0 .net *"_ivl_12", 7 0, L_0x9692b0;  1 drivers
v0x990140_0 .net *"_ivl_2", 7 0, L_0x9922e0;  1 drivers
v0x990200_0 .net *"_ivl_4", 7 0, L_0x992380;  1 drivers
v0x9902e0_0 .net *"_ivl_6", 7 0, L_0x992540;  1 drivers
v0x990410_0 .net *"_ivl_8", 7 0, L_0x932ac0;  1 drivers
v0x9904f0_0 .net "areset", 0 0, L_0x9182c0;  1 drivers
v0x990590_0 .var "clk", 0 0;
v0x990630_0 .net "predict_history_dut", 6 0, v0x98f340_0;  1 drivers
v0x990780_0 .net "predict_history_ref", 6 0, L_0x992150;  1 drivers
v0x990820_0 .net "predict_pc", 6 0, L_0x9913e0;  1 drivers
v0x9908c0_0 .net "predict_taken_dut", 0 0, v0x98f530_0;  1 drivers
v0x990960_0 .net "predict_taken_ref", 0 0, L_0x991f90;  1 drivers
v0x990a00_0 .net "predict_valid", 0 0, v0x98c030_0;  1 drivers
v0x990aa0_0 .var/2u "stats1", 223 0;
v0x990b40_0 .var/2u "strobe", 0 0;
v0x990c00_0 .net "tb_match", 0 0, L_0x9927f0;  1 drivers
v0x990db0_0 .net "tb_mismatch", 0 0, L_0x917eb0;  1 drivers
v0x990e50_0 .net "train_history", 6 0, L_0x991990;  1 drivers
v0x990f10_0 .net "train_mispredicted", 0 0, L_0x991830;  1 drivers
v0x990fb0_0 .net "train_pc", 6 0, L_0x991b20;  1 drivers
v0x991070_0 .net "train_taken", 0 0, L_0x991610;  1 drivers
v0x991110_0 .net "train_valid", 0 0, v0x98c9b0_0;  1 drivers
v0x9911b0_0 .net "wavedrom_enable", 0 0, v0x98ca80_0;  1 drivers
v0x991250_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x98cb20_0;  1 drivers
v0x9912f0_0 .net "wavedrom_title", 511 0, v0x98cc00_0;  1 drivers
L_0x9922e0 .concat [ 7 1 0 0], L_0x992150, L_0x991f90;
L_0x992380 .concat [ 7 1 0 0], L_0x992150, L_0x991f90;
L_0x992540 .concat [ 7 1 0 0], v0x98f340_0, v0x98f530_0;
L_0x992680 .concat [ 7 1 0 0], L_0x992150, L_0x991f90;
L_0x9927f0 .cmp/eeq 8, L_0x9922e0, L_0x9692b0;
S_0x91bbf0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x917230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x965df0 .param/l "LNT" 0 3 22, C4<01>;
P_0x965e30 .param/l "LT" 0 3 22, C4<10>;
P_0x965e70 .param/l "SNT" 0 3 22, C4<00>;
P_0x965eb0 .param/l "ST" 0 3 22, C4<11>;
P_0x965ef0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x9187a0 .functor XOR 7, v0x98a1d0_0, L_0x9913e0, C4<0000000>, C4<0000000>;
L_0x943d50 .functor XOR 7, L_0x991990, L_0x991b20, C4<0000000>, C4<0000000>;
v0x9572c0_0 .net *"_ivl_11", 0 0, L_0x991ea0;  1 drivers
L_0x7f2aa909c1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x957590_0 .net *"_ivl_12", 0 0, L_0x7f2aa909c1c8;  1 drivers
L_0x7f2aa909c210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x917f20_0 .net *"_ivl_16", 6 0, L_0x7f2aa909c210;  1 drivers
v0x918160_0 .net *"_ivl_4", 1 0, L_0x991cb0;  1 drivers
v0x918330_0 .net *"_ivl_6", 8 0, L_0x991db0;  1 drivers
L_0x7f2aa909c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x918890_0 .net *"_ivl_9", 1 0, L_0x7f2aa909c180;  1 drivers
v0x989eb0_0 .net "areset", 0 0, L_0x9182c0;  alias, 1 drivers
v0x989f70_0 .net "clk", 0 0, v0x990590_0;  1 drivers
v0x98a030 .array "pht", 0 127, 1 0;
v0x98a0f0_0 .net "predict_history", 6 0, L_0x992150;  alias, 1 drivers
v0x98a1d0_0 .var "predict_history_r", 6 0;
v0x98a2b0_0 .net "predict_index", 6 0, L_0x9187a0;  1 drivers
v0x98a390_0 .net "predict_pc", 6 0, L_0x9913e0;  alias, 1 drivers
v0x98a470_0 .net "predict_taken", 0 0, L_0x991f90;  alias, 1 drivers
v0x98a530_0 .net "predict_valid", 0 0, v0x98c030_0;  alias, 1 drivers
v0x98a5f0_0 .net "train_history", 6 0, L_0x991990;  alias, 1 drivers
v0x98a6d0_0 .net "train_index", 6 0, L_0x943d50;  1 drivers
v0x98a7b0_0 .net "train_mispredicted", 0 0, L_0x991830;  alias, 1 drivers
v0x98a870_0 .net "train_pc", 6 0, L_0x991b20;  alias, 1 drivers
v0x98a950_0 .net "train_taken", 0 0, L_0x991610;  alias, 1 drivers
v0x98aa10_0 .net "train_valid", 0 0, v0x98c9b0_0;  alias, 1 drivers
E_0x929740 .event posedge, v0x989eb0_0, v0x989f70_0;
L_0x991cb0 .array/port v0x98a030, L_0x991db0;
L_0x991db0 .concat [ 7 2 0 0], L_0x9187a0, L_0x7f2aa909c180;
L_0x991ea0 .part L_0x991cb0, 1, 1;
L_0x991f90 .functor MUXZ 1, L_0x7f2aa909c1c8, L_0x991ea0, v0x98c030_0, C4<>;
L_0x992150 .functor MUXZ 7, L_0x7f2aa909c210, v0x98a1d0_0, v0x98c030_0, C4<>;
S_0x943080 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x91bbf0;
 .timescale -12 -12;
v0x956ea0_0 .var/i "i", 31 0;
S_0x98ac30 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x917230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x98ade0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x9182c0 .functor BUFZ 1, v0x98c100_0, C4<0>, C4<0>, C4<0>;
L_0x7f2aa909c0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x98b8c0_0 .net *"_ivl_10", 0 0, L_0x7f2aa909c0a8;  1 drivers
L_0x7f2aa909c0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x98b9a0_0 .net *"_ivl_14", 6 0, L_0x7f2aa909c0f0;  1 drivers
L_0x7f2aa909c138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x98ba80_0 .net *"_ivl_18", 6 0, L_0x7f2aa909c138;  1 drivers
L_0x7f2aa909c018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x98bb40_0 .net *"_ivl_2", 6 0, L_0x7f2aa909c018;  1 drivers
L_0x7f2aa909c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x98bc20_0 .net *"_ivl_6", 0 0, L_0x7f2aa909c060;  1 drivers
v0x98bd50_0 .net "areset", 0 0, L_0x9182c0;  alias, 1 drivers
v0x98bdf0_0 .net "clk", 0 0, v0x990590_0;  alias, 1 drivers
v0x98bec0_0 .net "predict_pc", 6 0, L_0x9913e0;  alias, 1 drivers
v0x98bf90_0 .var "predict_pc_r", 6 0;
v0x98c030_0 .var "predict_valid", 0 0;
v0x98c100_0 .var "reset", 0 0;
v0x98c1a0_0 .net "tb_match", 0 0, L_0x9927f0;  alias, 1 drivers
v0x98c260_0 .net "train_history", 6 0, L_0x991990;  alias, 1 drivers
v0x98c350_0 .var "train_history_r", 6 0;
v0x98c410_0 .net "train_mispredicted", 0 0, L_0x991830;  alias, 1 drivers
v0x98c4e0_0 .var "train_mispredicted_r", 0 0;
v0x98c580_0 .net "train_pc", 6 0, L_0x991b20;  alias, 1 drivers
v0x98c780_0 .var "train_pc_r", 6 0;
v0x98c840_0 .net "train_taken", 0 0, L_0x991610;  alias, 1 drivers
v0x98c910_0 .var "train_taken_r", 0 0;
v0x98c9b0_0 .var "train_valid", 0 0;
v0x98ca80_0 .var "wavedrom_enable", 0 0;
v0x98cb20_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x98cc00_0 .var "wavedrom_title", 511 0;
E_0x928be0/0 .event negedge, v0x989f70_0;
E_0x928be0/1 .event posedge, v0x989f70_0;
E_0x928be0 .event/or E_0x928be0/0, E_0x928be0/1;
L_0x9913e0 .functor MUXZ 7, L_0x7f2aa909c018, v0x98bf90_0, v0x98c030_0, C4<>;
L_0x991610 .functor MUXZ 1, L_0x7f2aa909c060, v0x98c910_0, v0x98c9b0_0, C4<>;
L_0x991830 .functor MUXZ 1, L_0x7f2aa909c0a8, v0x98c4e0_0, v0x98c9b0_0, C4<>;
L_0x991990 .functor MUXZ 7, L_0x7f2aa909c0f0, v0x98c350_0, v0x98c9b0_0, C4<>;
L_0x991b20 .functor MUXZ 7, L_0x7f2aa909c138, v0x98c780_0, v0x98c9b0_0, C4<>;
S_0x98aea0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x98ac30;
 .timescale -12 -12;
v0x98b100_0 .var/2u "arfail", 0 0;
v0x98b1e0_0 .var "async", 0 0;
v0x98b2a0_0 .var/2u "datafail", 0 0;
v0x98b340_0 .var/2u "srfail", 0 0;
E_0x928990 .event posedge, v0x989f70_0;
E_0x9099f0 .event negedge, v0x989f70_0;
TD_tb.stim1.reset_test ;
    %wait E_0x928990;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x9099f0;
    %load/vec4 v0x98c1a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x98b2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %wait E_0x928990;
    %load/vec4 v0x98c1a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x98b100_0, 0, 1;
    %wait E_0x928990;
    %load/vec4 v0x98c1a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x98b340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %load/vec4 v0x98b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x98b100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x98b1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x98b2a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x98b1e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x98b400 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x98ac30;
 .timescale -12 -12;
v0x98b600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x98b6e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x98ac30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x98ce80 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x917230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x98d040 .param/l "STRONGLY_NOT_TAKEN" 1 4 18, C4<00>;
P_0x98d080 .param/l "STRONGLY_TAKEN" 1 4 21, C4<11>;
P_0x98d0c0 .param/l "WEAKLY_NOT_TAKEN" 1 4 19, C4<01>;
P_0x98d100 .param/l "WEAKLY_TAKEN" 1 4 20, C4<10>;
v0x98de90 .array "PHT", 127 0, 1 0;
v0x98ef70_0 .net "areset", 0 0, L_0x9182c0;  alias, 1 drivers
v0x98f080_0 .net "clk", 0 0, v0x990590_0;  alias, 1 drivers
v0x98f170_0 .var "global_history", 6 0;
v0x98f210_0 .var/i "i", 31 0;
v0x98f340_0 .var "predict_history", 6 0;
v0x98f420_0 .net "predict_pc", 6 0, L_0x9913e0;  alias, 1 drivers
v0x98f530_0 .var "predict_taken", 0 0;
v0x98f5f0_0 .net "predict_valid", 0 0, v0x98c030_0;  alias, 1 drivers
v0x98f690_0 .net "train_history", 6 0, L_0x991990;  alias, 1 drivers
v0x98f7a0_0 .net "train_mispredicted", 0 0, L_0x991830;  alias, 1 drivers
v0x98f890_0 .net "train_pc", 6 0, L_0x991b20;  alias, 1 drivers
v0x98f9a0_0 .net "train_taken", 0 0, L_0x991610;  alias, 1 drivers
v0x98fa90_0 .net "train_valid", 0 0, v0x98c9b0_0;  alias, 1 drivers
E_0x96fd10/0 .event anyedge, v0x98a530_0, v0x98a390_0, v0x98f170_0, v0x98dab0_0;
v0x98de90_0 .array/port v0x98de90, 0;
v0x98de90_1 .array/port v0x98de90, 1;
v0x98de90_2 .array/port v0x98de90, 2;
v0x98de90_3 .array/port v0x98de90, 3;
E_0x96fd10/1 .event anyedge, v0x98de90_0, v0x98de90_1, v0x98de90_2, v0x98de90_3;
v0x98de90_4 .array/port v0x98de90, 4;
v0x98de90_5 .array/port v0x98de90, 5;
v0x98de90_6 .array/port v0x98de90, 6;
v0x98de90_7 .array/port v0x98de90, 7;
E_0x96fd10/2 .event anyedge, v0x98de90_4, v0x98de90_5, v0x98de90_6, v0x98de90_7;
v0x98de90_8 .array/port v0x98de90, 8;
v0x98de90_9 .array/port v0x98de90, 9;
v0x98de90_10 .array/port v0x98de90, 10;
v0x98de90_11 .array/port v0x98de90, 11;
E_0x96fd10/3 .event anyedge, v0x98de90_8, v0x98de90_9, v0x98de90_10, v0x98de90_11;
v0x98de90_12 .array/port v0x98de90, 12;
v0x98de90_13 .array/port v0x98de90, 13;
v0x98de90_14 .array/port v0x98de90, 14;
v0x98de90_15 .array/port v0x98de90, 15;
E_0x96fd10/4 .event anyedge, v0x98de90_12, v0x98de90_13, v0x98de90_14, v0x98de90_15;
v0x98de90_16 .array/port v0x98de90, 16;
v0x98de90_17 .array/port v0x98de90, 17;
v0x98de90_18 .array/port v0x98de90, 18;
v0x98de90_19 .array/port v0x98de90, 19;
E_0x96fd10/5 .event anyedge, v0x98de90_16, v0x98de90_17, v0x98de90_18, v0x98de90_19;
v0x98de90_20 .array/port v0x98de90, 20;
v0x98de90_21 .array/port v0x98de90, 21;
v0x98de90_22 .array/port v0x98de90, 22;
v0x98de90_23 .array/port v0x98de90, 23;
E_0x96fd10/6 .event anyedge, v0x98de90_20, v0x98de90_21, v0x98de90_22, v0x98de90_23;
v0x98de90_24 .array/port v0x98de90, 24;
v0x98de90_25 .array/port v0x98de90, 25;
v0x98de90_26 .array/port v0x98de90, 26;
v0x98de90_27 .array/port v0x98de90, 27;
E_0x96fd10/7 .event anyedge, v0x98de90_24, v0x98de90_25, v0x98de90_26, v0x98de90_27;
v0x98de90_28 .array/port v0x98de90, 28;
v0x98de90_29 .array/port v0x98de90, 29;
v0x98de90_30 .array/port v0x98de90, 30;
v0x98de90_31 .array/port v0x98de90, 31;
E_0x96fd10/8 .event anyedge, v0x98de90_28, v0x98de90_29, v0x98de90_30, v0x98de90_31;
v0x98de90_32 .array/port v0x98de90, 32;
v0x98de90_33 .array/port v0x98de90, 33;
v0x98de90_34 .array/port v0x98de90, 34;
v0x98de90_35 .array/port v0x98de90, 35;
E_0x96fd10/9 .event anyedge, v0x98de90_32, v0x98de90_33, v0x98de90_34, v0x98de90_35;
v0x98de90_36 .array/port v0x98de90, 36;
v0x98de90_37 .array/port v0x98de90, 37;
v0x98de90_38 .array/port v0x98de90, 38;
v0x98de90_39 .array/port v0x98de90, 39;
E_0x96fd10/10 .event anyedge, v0x98de90_36, v0x98de90_37, v0x98de90_38, v0x98de90_39;
v0x98de90_40 .array/port v0x98de90, 40;
v0x98de90_41 .array/port v0x98de90, 41;
v0x98de90_42 .array/port v0x98de90, 42;
v0x98de90_43 .array/port v0x98de90, 43;
E_0x96fd10/11 .event anyedge, v0x98de90_40, v0x98de90_41, v0x98de90_42, v0x98de90_43;
v0x98de90_44 .array/port v0x98de90, 44;
v0x98de90_45 .array/port v0x98de90, 45;
v0x98de90_46 .array/port v0x98de90, 46;
v0x98de90_47 .array/port v0x98de90, 47;
E_0x96fd10/12 .event anyedge, v0x98de90_44, v0x98de90_45, v0x98de90_46, v0x98de90_47;
v0x98de90_48 .array/port v0x98de90, 48;
v0x98de90_49 .array/port v0x98de90, 49;
v0x98de90_50 .array/port v0x98de90, 50;
v0x98de90_51 .array/port v0x98de90, 51;
E_0x96fd10/13 .event anyedge, v0x98de90_48, v0x98de90_49, v0x98de90_50, v0x98de90_51;
v0x98de90_52 .array/port v0x98de90, 52;
v0x98de90_53 .array/port v0x98de90, 53;
v0x98de90_54 .array/port v0x98de90, 54;
v0x98de90_55 .array/port v0x98de90, 55;
E_0x96fd10/14 .event anyedge, v0x98de90_52, v0x98de90_53, v0x98de90_54, v0x98de90_55;
v0x98de90_56 .array/port v0x98de90, 56;
v0x98de90_57 .array/port v0x98de90, 57;
v0x98de90_58 .array/port v0x98de90, 58;
v0x98de90_59 .array/port v0x98de90, 59;
E_0x96fd10/15 .event anyedge, v0x98de90_56, v0x98de90_57, v0x98de90_58, v0x98de90_59;
v0x98de90_60 .array/port v0x98de90, 60;
v0x98de90_61 .array/port v0x98de90, 61;
v0x98de90_62 .array/port v0x98de90, 62;
v0x98de90_63 .array/port v0x98de90, 63;
E_0x96fd10/16 .event anyedge, v0x98de90_60, v0x98de90_61, v0x98de90_62, v0x98de90_63;
v0x98de90_64 .array/port v0x98de90, 64;
v0x98de90_65 .array/port v0x98de90, 65;
v0x98de90_66 .array/port v0x98de90, 66;
v0x98de90_67 .array/port v0x98de90, 67;
E_0x96fd10/17 .event anyedge, v0x98de90_64, v0x98de90_65, v0x98de90_66, v0x98de90_67;
v0x98de90_68 .array/port v0x98de90, 68;
v0x98de90_69 .array/port v0x98de90, 69;
v0x98de90_70 .array/port v0x98de90, 70;
v0x98de90_71 .array/port v0x98de90, 71;
E_0x96fd10/18 .event anyedge, v0x98de90_68, v0x98de90_69, v0x98de90_70, v0x98de90_71;
v0x98de90_72 .array/port v0x98de90, 72;
v0x98de90_73 .array/port v0x98de90, 73;
v0x98de90_74 .array/port v0x98de90, 74;
v0x98de90_75 .array/port v0x98de90, 75;
E_0x96fd10/19 .event anyedge, v0x98de90_72, v0x98de90_73, v0x98de90_74, v0x98de90_75;
v0x98de90_76 .array/port v0x98de90, 76;
v0x98de90_77 .array/port v0x98de90, 77;
v0x98de90_78 .array/port v0x98de90, 78;
v0x98de90_79 .array/port v0x98de90, 79;
E_0x96fd10/20 .event anyedge, v0x98de90_76, v0x98de90_77, v0x98de90_78, v0x98de90_79;
v0x98de90_80 .array/port v0x98de90, 80;
v0x98de90_81 .array/port v0x98de90, 81;
v0x98de90_82 .array/port v0x98de90, 82;
v0x98de90_83 .array/port v0x98de90, 83;
E_0x96fd10/21 .event anyedge, v0x98de90_80, v0x98de90_81, v0x98de90_82, v0x98de90_83;
v0x98de90_84 .array/port v0x98de90, 84;
v0x98de90_85 .array/port v0x98de90, 85;
v0x98de90_86 .array/port v0x98de90, 86;
v0x98de90_87 .array/port v0x98de90, 87;
E_0x96fd10/22 .event anyedge, v0x98de90_84, v0x98de90_85, v0x98de90_86, v0x98de90_87;
v0x98de90_88 .array/port v0x98de90, 88;
v0x98de90_89 .array/port v0x98de90, 89;
v0x98de90_90 .array/port v0x98de90, 90;
v0x98de90_91 .array/port v0x98de90, 91;
E_0x96fd10/23 .event anyedge, v0x98de90_88, v0x98de90_89, v0x98de90_90, v0x98de90_91;
v0x98de90_92 .array/port v0x98de90, 92;
v0x98de90_93 .array/port v0x98de90, 93;
v0x98de90_94 .array/port v0x98de90, 94;
v0x98de90_95 .array/port v0x98de90, 95;
E_0x96fd10/24 .event anyedge, v0x98de90_92, v0x98de90_93, v0x98de90_94, v0x98de90_95;
v0x98de90_96 .array/port v0x98de90, 96;
v0x98de90_97 .array/port v0x98de90, 97;
v0x98de90_98 .array/port v0x98de90, 98;
v0x98de90_99 .array/port v0x98de90, 99;
E_0x96fd10/25 .event anyedge, v0x98de90_96, v0x98de90_97, v0x98de90_98, v0x98de90_99;
v0x98de90_100 .array/port v0x98de90, 100;
v0x98de90_101 .array/port v0x98de90, 101;
v0x98de90_102 .array/port v0x98de90, 102;
v0x98de90_103 .array/port v0x98de90, 103;
E_0x96fd10/26 .event anyedge, v0x98de90_100, v0x98de90_101, v0x98de90_102, v0x98de90_103;
v0x98de90_104 .array/port v0x98de90, 104;
v0x98de90_105 .array/port v0x98de90, 105;
v0x98de90_106 .array/port v0x98de90, 106;
v0x98de90_107 .array/port v0x98de90, 107;
E_0x96fd10/27 .event anyedge, v0x98de90_104, v0x98de90_105, v0x98de90_106, v0x98de90_107;
v0x98de90_108 .array/port v0x98de90, 108;
v0x98de90_109 .array/port v0x98de90, 109;
v0x98de90_110 .array/port v0x98de90, 110;
v0x98de90_111 .array/port v0x98de90, 111;
E_0x96fd10/28 .event anyedge, v0x98de90_108, v0x98de90_109, v0x98de90_110, v0x98de90_111;
v0x98de90_112 .array/port v0x98de90, 112;
v0x98de90_113 .array/port v0x98de90, 113;
v0x98de90_114 .array/port v0x98de90, 114;
v0x98de90_115 .array/port v0x98de90, 115;
E_0x96fd10/29 .event anyedge, v0x98de90_112, v0x98de90_113, v0x98de90_114, v0x98de90_115;
v0x98de90_116 .array/port v0x98de90, 116;
v0x98de90_117 .array/port v0x98de90, 117;
v0x98de90_118 .array/port v0x98de90, 118;
v0x98de90_119 .array/port v0x98de90, 119;
E_0x96fd10/30 .event anyedge, v0x98de90_116, v0x98de90_117, v0x98de90_118, v0x98de90_119;
v0x98de90_120 .array/port v0x98de90, 120;
v0x98de90_121 .array/port v0x98de90, 121;
v0x98de90_122 .array/port v0x98de90, 122;
v0x98de90_123 .array/port v0x98de90, 123;
E_0x96fd10/31 .event anyedge, v0x98de90_120, v0x98de90_121, v0x98de90_122, v0x98de90_123;
v0x98de90_124 .array/port v0x98de90, 124;
v0x98de90_125 .array/port v0x98de90, 125;
v0x98de90_126 .array/port v0x98de90, 126;
v0x98de90_127 .array/port v0x98de90, 127;
E_0x96fd10/32 .event anyedge, v0x98de90_124, v0x98de90_125, v0x98de90_126, v0x98de90_127;
E_0x96fd10 .event/or E_0x96fd10/0, E_0x96fd10/1, E_0x96fd10/2, E_0x96fd10/3, E_0x96fd10/4, E_0x96fd10/5, E_0x96fd10/6, E_0x96fd10/7, E_0x96fd10/8, E_0x96fd10/9, E_0x96fd10/10, E_0x96fd10/11, E_0x96fd10/12, E_0x96fd10/13, E_0x96fd10/14, E_0x96fd10/15, E_0x96fd10/16, E_0x96fd10/17, E_0x96fd10/18, E_0x96fd10/19, E_0x96fd10/20, E_0x96fd10/21, E_0x96fd10/22, E_0x96fd10/23, E_0x96fd10/24, E_0x96fd10/25, E_0x96fd10/26, E_0x96fd10/27, E_0x96fd10/28, E_0x96fd10/29, E_0x96fd10/30, E_0x96fd10/31, E_0x96fd10/32;
S_0x98d8b0 .scope begin, "$unm_blk_14" "$unm_blk_14" 4 66, 4 66 0, S_0x98ce80;
 .timescale 0 0;
v0x98dab0_0 .var "idx", 6 0;
S_0x98dbb0 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 36, 4 36 0, S_0x98ce80;
 .timescale 0 0;
v0x98ddb0_0 .var "idx", 6 0;
S_0x98fd40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x917230;
 .timescale -12 -12;
E_0x970000 .event anyedge, v0x990b40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x990b40_0;
    %nor/r;
    %assign/vec4 v0x990b40_0, 0;
    %wait E_0x970000;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x98ac30;
T_4 ;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c4e0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x98c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c030_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x98bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98b1e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x98aea0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x98b6e0;
    %join;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c030_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x98bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c030_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x98c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c4e0_0, 0;
    %wait E_0x9099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928990;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928990;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x98b6e0;
    %join;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x98bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c030_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x98c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c4e0_0, 0;
    %wait E_0x9099f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c100_0, 0;
    %wait E_0x928990;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928990;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %wait E_0x928990;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x98c350_0, 0;
    %wait E_0x928990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928990;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x98b6e0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x928be0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x98c9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c910_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x98c780_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x98bf90_0, 0;
    %assign/vec4 v0x98c030_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x98c350_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x98c4e0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x91bbf0;
T_5 ;
    %wait E_0x929740;
    %load/vec4 v0x989eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x943080;
    %jmp t_0;
    .scope S_0x943080;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x956ea0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x956ea0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x956ea0_0;
    %store/vec4a v0x98a030, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x956ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x956ea0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x91bbf0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x98a1d0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x98a530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x98a1d0_0;
    %load/vec4 v0x98a470_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x98a1d0_0, 0;
T_5.5 ;
    %load/vec4 v0x98aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98a030, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x98a950_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98a030, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98a030, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98a030, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x98a950_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98a030, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x98a6d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98a030, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x98a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x98a5f0_0;
    %load/vec4 v0x98a950_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x98a1d0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x98ce80;
T_6 ;
    %wait E_0x929740;
    %load/vec4 v0x98ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x98f170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98f210_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x98f210_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x98f210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98de90, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x98f210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x98f210_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x98fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %fork t_3, S_0x98dbb0;
    %jmp t_2;
    .scope S_0x98dbb0;
t_3 ;
    %load/vec4 v0x98f890_0;
    %load/vec4 v0x98f690_0;
    %xor;
    %store/vec4 v0x98ddb0_0, 0, 7;
    %load/vec4 v0x98f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98de90, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98de90, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98de90, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98de90, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98de90, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x98ddb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98de90, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x98f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x98f690_0;
    %parti/s 6, 1, 2;
    %load/vec4 v0x98f9a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x98f170_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x98f170_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x98f9a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x98f170_0, 0;
T_6.14 ;
    %end;
    .scope S_0x98ce80;
t_2 %join;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x98f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x98f170_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x98f530_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x98f170_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x98ce80;
T_7 ;
    %wait E_0x96fd10;
    %load/vec4 v0x98f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_5, S_0x98d8b0;
    %jmp t_4;
    .scope S_0x98d8b0;
t_5 ;
    %load/vec4 v0x98f420_0;
    %load/vec4 v0x98f170_0;
    %xor;
    %store/vec4 v0x98dab0_0, 0, 7;
    %load/vec4 v0x98dab0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x98de90, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x98f170_0;
    %store/vec4 v0x98f340_0, 0, 7;
    %end;
    .scope S_0x98ce80;
t_4 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f530_0, 0, 1;
    %load/vec4 v0x98f170_0;
    %store/vec4 v0x98f340_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x917230;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990b40_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x917230;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x990590_0;
    %inv;
    %store/vec4 v0x990590_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x917230;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x98bdf0_0, v0x990db0_0, v0x990590_0, v0x9904f0_0, v0x990a00_0, v0x990820_0, v0x991110_0, v0x991070_0, v0x990f10_0, v0x990e50_0, v0x990fb0_0, v0x990960_0, v0x9908c0_0, v0x990780_0, v0x990630_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x917230;
T_11 ;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x917230;
T_12 ;
    %wait E_0x928be0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x990aa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
    %load/vec4 v0x990c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x990aa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x990960_0;
    %load/vec4 v0x990960_0;
    %load/vec4 v0x9908c0_0;
    %xor;
    %load/vec4 v0x990960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x990780_0;
    %load/vec4 v0x990780_0;
    %load/vec4 v0x990630_0;
    %xor;
    %load/vec4 v0x990780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x990aa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x990aa0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/gshare/iter0/response22/top_module.sv";
