INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module priorityencoder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module rightshifted
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module leftshifted
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/I_CHIP_2024/ICHIP-PS1 overall processing element/ICHIP-PS1.srcs/sim_1/new/processing_element_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element_tb
