
4. RC_SRXL2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d048  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800d1d8  0800d1d8  0000e1d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d63c  0800d63c  0000f2c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d63c  0800d63c  0000e63c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d644  0800d644  0000f2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d644  0800d644  0000e644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d648  0800d648  0000e648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800d64c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f2c4  2**0
                  CONTENTS
 10 .bss          00001e34  200002c4  200002c4  0000f2c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200020f8  200020f8  0000f2c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f2c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000179e8  00000000  00000000  0000f2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045ba  00000000  00000000  00026cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f8  00000000  00000000  0002b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb6  00000000  00000000  0002c790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028863  00000000  00000000  0002d746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f9e  00000000  00000000  00055fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db25a  00000000  00000000  0006ff47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b1a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000065e4  00000000  00000000  0014b1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001517c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d1c0 	.word	0x0800d1c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800d1c0 	.word	0x0800d1c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1a      	ldr	r2, [r3, #32]
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	621a      	str	r2, [r3, #32]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1a      	ldr	r2, [r3, #32]
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	401a      	ands	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	621a      	str	r2, [r3, #32]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <BuzzerPlayNote>:

#include <FC_Basic/Buzzer.h>
#include "main.h"


void BuzzerPlayNote(Note note){
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	TIM4->ARR = APB1_CLOCKS/TIM4->PSC/tones[note];
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f6a:	4a11      	ldr	r2, [pc, #68]	@ (8000fb0 <BuzzerPlayNote+0x54>)
 8000f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fac7 	bl	8000504 <__aeabi_ui2d>
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <BuzzerPlayNote+0x58>)
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	4413      	add	r3, r2
 8000f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f82:	f7ff fc63 	bl	800084c <__aeabi_ddiv>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4c08      	ldr	r4, [pc, #32]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f7ff fe0a 	bl	8000ba8 <__aeabi_d2uiz>
 8000f94:	4603      	mov	r3, r0
 8000f96:	62e3      	str	r3, [r4, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f9c:	4a03      	ldr	r2, [pc, #12]	@ (8000fac <BuzzerPlayNote+0x50>)
 8000f9e:	085b      	lsrs	r3, r3, #1
 8000fa0:	63d3      	str	r3, [r2, #60]	@ 0x3c
	return;
 8000fa2:	bf00      	nop
}
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd90      	pop	{r4, r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40000800 	.word	0x40000800
 8000fb0:	0501bd00 	.word	0x0501bd00
 8000fb4:	0800d258 	.word	0x0800d258

08000fb8 <BuzzerPlayInit>:

void BuzzerPlayInit(void){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8000fbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc0:	4813      	ldr	r0, [pc, #76]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fc2:	f7ff ffa7 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->ARR = 21;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fc8:	2215      	movs	r2, #21
 8000fca:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR3 = TIM4->ARR/2;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fd2:	085b      	lsrs	r3, r3, #1
 8000fd4:	63d3      	str	r3, [r2, #60]	@ 0x3c

	TIM4->PSC = 2000;
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fd8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000fdc:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000fde:	2064      	movs	r0, #100	@ 0x64
 8000fe0:	f001 fe6a 	bl	8002cb8 <HAL_Delay>
	TIM4->PSC = 1500;
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000fe6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000fea:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	@ 0x64
 8000fee:	f001 fe63 	bl	8002cb8 <HAL_Delay>
	TIM4->PSC = 1000;
 8000ff2:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <BuzzerPlayInit+0x58>)
 8000ff4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ff8:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8000ffa:	2064      	movs	r0, #100	@ 0x64
 8000ffc:	f001 fe5c 	bl	8002cb8 <HAL_Delay>

	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 8001000:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001004:	4802      	ldr	r0, [pc, #8]	@ (8001010 <BuzzerPlayInit+0x58>)
 8001006:	f7ff ff96 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 800100a:	bf00      	nop
}
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40000800 	.word	0x40000800

08001014 <BuzzerPlayOneCycle>:

void BuzzerPlayOneCycle(void){
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800101a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101e:	4810      	ldr	r0, [pc, #64]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001020:	f7ff ff78 	bl	8000f14 <LL_TIM_CC_EnableChannel>
	TIM4->PSC = 4;
 8001024:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001026:	2204      	movs	r2, #4
 8001028:	629a      	str	r2, [r3, #40]	@ 0x28

	for (int i=0; i<8; i++){
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	e00a      	b.n	8001046 <BuzzerPlayOneCycle+0x32>
		BuzzerPlayNote(i);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff91 	bl	8000f5c <BuzzerPlayNote>
		HAL_Delay(150);
 800103a:	2096      	movs	r0, #150	@ 0x96
 800103c:	f001 fe3c 	bl	8002cb8 <HAL_Delay>
	for (int i=0; i<8; i++){
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3301      	adds	r3, #1
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b07      	cmp	r3, #7
 800104a:	ddf1      	ble.n	8001030 <BuzzerPlayOneCycle+0x1c>
	}
	LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);
 800104c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001050:	4803      	ldr	r0, [pc, #12]	@ (8001060 <BuzzerPlayOneCycle+0x4c>)
 8001052:	f7ff ff70 	bl	8000f36 <LL_TIM_CC_DisableChannel>
	return;
 8001056:	bf00      	nop
}
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40000800 	.word	0x40000800

08001064 <RB_init>:
  * @param  ptRB		
  					size 		
  * @retval unsigned int 0 성공
  */
unsigned char RB_init(RingFifo_t * ptRB, unsigned short size)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]

	if(size & (size-1))
 8001070:	887a      	ldrh	r2, [r7, #2]
 8001072:	887b      	ldrh	r3, [r7, #2]
 8001074:	3b01      	subs	r3, #1
 8001076:	4013      	ands	r3, r2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d005      	beq.n	8001088 <RB_init+0x24>
	{
		assert(0);
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <RB_init+0x64>)
 800107e:	4a13      	ldr	r2, [pc, #76]	@ (80010cc <RB_init+0x68>)
 8001080:	2119      	movs	r1, #25
 8001082:	4813      	ldr	r0, [pc, #76]	@ (80010d0 <RB_init+0x6c>)
 8001084:	f009 fc1c 	bl	800a8c0 <__assert_func>
		return 1;
	}

	ptRB->size = size;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	887a      	ldrh	r2, [r7, #2]
 800108c:	801a      	strh	r2, [r3, #0]
	ptRB->wrIdx= 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	805a      	strh	r2, [r3, #2]
	ptRB->rdIdx= 0;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	809a      	strh	r2, [r3, #4]
	ptRB->data = malloc(size);
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	4618      	mov	r0, r3
 800109e:	f009 fc2d 	bl	800a8fc <malloc>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	609a      	str	r2, [r3, #8]

	assert(ptRB->data);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d105      	bne.n	80010be <RB_init+0x5a>
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <RB_init+0x70>)
 80010b4:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <RB_init+0x68>)
 80010b6:	2122      	movs	r1, #34	@ 0x22
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <RB_init+0x6c>)
 80010ba:	f009 fc01 	bl	800a8c0 <__assert_func>

	return 0;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0800d1d8 	.word	0x0800d1d8
 80010cc:	0800d298 	.word	0x0800d298
 80010d0:	0800d1dc 	.word	0x0800d1dc
 80010d4:	0800d200 	.word	0x0800d200

080010d8 <RB_write>:
		ptRB->rdIdx= 0;
		memset(ptRB->data, 0, ptRB->size);
}

void RB_write(RingFifo_t * ptRB, unsigned char data)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	70fb      	strb	r3, [r7, #3]
  if(RB_isfull(ptRB))
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 f852 	bl	800118e <RB_isfull>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d116      	bne.n	800111e <RB_write+0x46>
    return;
    
	ptRB->data[ptRB->wrIdx] = data;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	8852      	ldrh	r2, [r2, #2]
 80010f8:	4413      	add	r3, r2
 80010fa:	78fa      	ldrb	r2, [r7, #3]
 80010fc:	701a      	strb	r2, [r3, #0]
	ptRB->wrIdx = (ptRB->size-1) & (ptRB->wrIdx+1);	
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	881b      	ldrh	r3, [r3, #0]
 8001102:	3b01      	subs	r3, #1
 8001104:	b29b      	uxth	r3, r3
 8001106:	b21a      	sxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	885b      	ldrh	r3, [r3, #2]
 800110c:	3301      	adds	r3, #1
 800110e:	b29b      	uxth	r3, r3
 8001110:	b21b      	sxth	r3, r3
 8001112:	4013      	ands	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	805a      	strh	r2, [r3, #2]
 800111c:	e000      	b.n	8001120 <RB_write+0x48>
    return;
 800111e:	bf00      	nop
}
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <RB_read>:

unsigned char RB_read(RingFifo_t * ptRB)
{
 8001126:	b480      	push	{r7}
 8001128:	b085      	sub	sp, #20
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]

	unsigned char val = ptRB->data[ptRB->rdIdx];
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	8892      	ldrh	r2, [r2, #4]
 8001136:	4413      	add	r3, r2
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	73fb      	strb	r3, [r7, #15]
	ptRB->rdIdx = (ptRB->size-1) & (ptRB->rdIdx+1);	
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	3b01      	subs	r3, #1
 8001142:	b29b      	uxth	r3, r3
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	889b      	ldrh	r3, [r3, #4]
 800114a:	3301      	adds	r3, #1
 800114c:	b29b      	uxth	r3, r3
 800114e:	b21b      	sxth	r3, r3
 8001150:	4013      	ands	r3, r2
 8001152:	b21b      	sxth	r3, r3
 8001154:	b29a      	uxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	809a      	strh	r2, [r3, #4]

	return val;
 800115a:	7bfb      	ldrb	r3, [r7, #15]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <RB_isempty>:

unsigned char RB_isempty(RingFifo_t * ptRB)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	return (ptRB->rdIdx == ptRB->wrIdx);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	889a      	ldrh	r2, [r3, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	885b      	ldrh	r3, [r3, #2]
 8001178:	429a      	cmp	r2, r3
 800117a:	bf0c      	ite	eq
 800117c:	2301      	moveq	r3, #1
 800117e:	2300      	movne	r3, #0
 8001180:	b2db      	uxtb	r3, r3
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <RB_isfull>:

unsigned char RB_isfull(RingFifo_t * ptRB)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
	return ((ptRB->size-1) & ptRB->rdIdx) == ((ptRB->size-1) & (ptRB->wrIdx+1));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	889b      	ldrh	r3, [r3, #4]
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	885b      	ldrh	r3, [r3, #2]
 80011a0:	3301      	adds	r3, #1
 80011a2:	405a      	eors	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4013      	ands	r3, r2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	bf0c      	ite	eq
 80011b0:	2301      	moveq	r3, #1
 80011b2:	2300      	movne	r3, #0
 80011b4:	b2db      	uxtb	r3, r3
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	601a      	str	r2, [r3, #0]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f023 0210 	bic.w	r2, r3, #16
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	605a      	str	r2, [r3, #4]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(const SPI_TypeDef *SPIx)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	2b01      	cmp	r3, #1
 800121a:	d101      	bne.n	8001220 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800121c:	2301      	movs	r3, #1
 800121e:	e000      	b.n	8001222 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d101      	bne.n	8001246 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	330c      	adds	r3, #12
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	330c      	adds	r3, #12
 8001280:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	78fa      	ldrb	r2, [r7, #3]
 8001286:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	619a      	str	r2, [r3, #24]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	041a      	lsls	r2, r3, #16
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	619a      	str	r2, [r3, #24]
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012dc:	4907      	ldr	r1, [pc, #28]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4013      	ands	r3, r2
 80012ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40023800 	.word	0x40023800

08001300 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 800130a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800130c:	4907      	ldr	r1, [pc, #28]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4313      	orrs	r3, r2
 8001312:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001316:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4013      	ands	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800131e:	68fb      	ldr	r3, [r7, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	40023800 	.word	0x40023800

08001330 <ICM42688_GPIO_SPI_Initialization>:
Struct_ICM42688 ICM42688;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM42688_GPIO_SPI_Initialization(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b090      	sub	sp, #64	@ 0x40
 8001334:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2228      	movs	r2, #40	@ 0x28
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f00a f8ff 	bl	800b542 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	463b      	mov	r3, r7
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
 8001352:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001354:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001358:	f7ff ffd2 	bl	8001300 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800135c:	2001      	movs	r0, #1
 800135e:	f7ff ffb7 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8001362:	2010      	movs	r0, #16
 8001364:	f7ff ffb4 	bl	80012d0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001368:	23e0      	movs	r3, #224	@ 0xe0
 800136a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800136c:	2302      	movs	r3, #2
 800136e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800137c:	2305      	movs	r3, #5
 800137e:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	463b      	mov	r3, r7
 8001382:	4619      	mov	r1, r3
 8001384:	4820      	ldr	r0, [pc, #128]	@ (8001408 <ICM42688_GPIO_SPI_Initialization+0xd8>)
 8001386:	f004 fa60 	bl	800584a <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800138e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001392:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001398:	2302      	movs	r3, #2
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800139c:	2301      	movs	r3, #1
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-42688 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80013a6:	2310      	movs	r3, #16
 80013a8:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013aa:	2300      	movs	r3, #0
 80013ac:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80013b2:	230a      	movs	r3, #10
 80013b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM42688_SPI_CHANNEL, &SPI_InitStruct);
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4813      	ldr	r0, [pc, #76]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013be:	f004 fc1e 	bl	8005bfe <LL_SPI_Init>
	LL_SPI_SetStandard(ICM42688_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80013c2:	2100      	movs	r1, #0
 80013c4:	4811      	ldr	r0, [pc, #68]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013c6:	f7ff ff0c 	bl	80011e2 <LL_SPI_SetStandard>
	/**ICM42688 GPIO Control Configuration
	 * PC4  ------> ICM42688_SPI_CS_PIN (output)
	 * PC5  ------> ICM42688_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM42688_SPI_CS_PORT, ICM42688_SPI_CS_PIN);
 80013ca:	2120      	movs	r1, #32
 80013cc:	4810      	ldr	r0, [pc, #64]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013ce:	f7ff ff6f 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM42688_SPI_CS_PIN;
 80013d2:	2320      	movs	r3, #32
 80013d4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013d6:	2301      	movs	r3, #1
 80013d8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013da:	2303      	movs	r3, #3
 80013dc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM42688_SPI_CS_PORT, &GPIO_InitStruct);
 80013e6:	463b      	mov	r3, r7
 80013e8:	4619      	mov	r1, r3
 80013ea:	4809      	ldr	r0, [pc, #36]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013ec:	f004 fa2d 	bl	800584a <LL_GPIO_Init>
//	GPIO_InitStruct.Pin = ICM42688_INT_PIN;
//	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	LL_GPIO_Init(ICM42688_INT_PORT, &GPIO_InitStruct);

	LL_SPI_Enable(ICM42688_SPI_CHANNEL);
 80013f0:	4806      	ldr	r0, [pc, #24]	@ (800140c <ICM42688_GPIO_SPI_Initialization+0xdc>)
 80013f2:	f7ff fee6 	bl	80011c2 <LL_SPI_Enable>

	CHIP_DESELECT(ICM42688);
 80013f6:	2120      	movs	r1, #32
 80013f8:	4805      	ldr	r0, [pc, #20]	@ (8001410 <ICM42688_GPIO_SPI_Initialization+0xe0>)
 80013fa:	f7ff ff4b 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 80013fe:	bf00      	nop
 8001400:	3740      	adds	r7, #64	@ 0x40
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40020000 	.word	0x40020000
 800140c:	40013000 	.word	0x40013000
 8001410:	40021000 	.word	0x40021000

08001414 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM42688_SPI_CHANNEL)==RESET);
 800141e:	bf00      	nop
 8001420:	480c      	ldr	r0, [pc, #48]	@ (8001454 <SPI1_SendByte+0x40>)
 8001422:	f7ff ff04 	bl	800122e <LL_SPI_IsActiveFlag_TXE>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f9      	beq.n	8001420 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM42688_SPI_CHANNEL, data);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	4619      	mov	r1, r3
 8001430:	4808      	ldr	r0, [pc, #32]	@ (8001454 <SPI1_SendByte+0x40>)
 8001432:	f7ff ff1d 	bl	8001270 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM42688_SPI_CHANNEL)==RESET);
 8001436:	bf00      	nop
 8001438:	4806      	ldr	r0, [pc, #24]	@ (8001454 <SPI1_SendByte+0x40>)
 800143a:	f7ff fee5 	bl	8001208 <LL_SPI_IsActiveFlag_RXNE>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0f9      	beq.n	8001438 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM42688_SPI_CHANNEL);
 8001444:	4803      	ldr	r0, [pc, #12]	@ (8001454 <SPI1_SendByte+0x40>)
 8001446:	f7ff ff05 	bl	8001254 <LL_SPI_ReceiveData8>
 800144a:	4603      	mov	r3, r0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40013000 	.word	0x40013000

08001458 <ICM42688_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM42688_Readbyte(uint8_t reg_addr)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM42688);
 8001462:	2120      	movs	r1, #32
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <ICM42688_Readbyte+0x3c>)
 8001466:	f7ff ff23 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001470:	b2db      	uxtb	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ffce 	bl	8001414 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001478:	2000      	movs	r0, #0
 800147a:	f7ff ffcb 	bl	8001414 <SPI1_SendByte>
 800147e:	4603      	mov	r3, r0
 8001480:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM42688);
 8001482:	2120      	movs	r1, #32
 8001484:	4803      	ldr	r0, [pc, #12]	@ (8001494 <ICM42688_Readbyte+0x3c>)
 8001486:	f7ff ff05 	bl	8001294 <LL_GPIO_SetOutputPin>
	
	return val;
 800148a:	7bfb      	ldrb	r3, [r7, #15]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000

08001498 <ICM42688_Readbytes>:

void ICM42688_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	603a      	str	r2, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
 80014a4:	460b      	mov	r3, r1
 80014a6:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM42688);
 80014ac:	2120      	movs	r1, #32
 80014ae:	4810      	ldr	r0, [pc, #64]	@ (80014f0 <ICM42688_Readbytes+0x58>)
 80014b0:	f7ff fefe 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ffa9 	bl	8001414 <SPI1_SendByte>
	while(i < len)
 80014c2:	e009      	b.n	80014d8 <ICM42688_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	60fa      	str	r2, [r7, #12]
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	18d4      	adds	r4, r2, r3
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff ffa0 	bl	8001414 <SPI1_SendByte>
 80014d4:	4603      	mov	r3, r0
 80014d6:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80014d8:	79bb      	ldrb	r3, [r7, #6]
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d3f1      	bcc.n	80014c4 <ICM42688_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM42688);
 80014e0:	2120      	movs	r1, #32
 80014e2:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <ICM42688_Readbytes+0x58>)
 80014e4:	f7ff fed6 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	40021000 	.word	0x40021000

080014f4 <ICM42688_Writebyte>:

void ICM42688_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	460a      	mov	r2, r1
 80014fe:	71fb      	strb	r3, [r7, #7]
 8001500:	4613      	mov	r3, r2
 8001502:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM42688);
 8001504:	2120      	movs	r1, #32
 8001506:	480b      	ldr	r0, [pc, #44]	@ (8001534 <ICM42688_Writebyte+0x40>)
 8001508:	f7ff fed2 	bl	80012b0 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001512:	b2db      	uxtb	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff7d 	bl	8001414 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800151a:	79bb      	ldrb	r3, [r7, #6]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff79 	bl	8001414 <SPI1_SendByte>
	CHIP_DESELECT(ICM42688);
 8001522:	2120      	movs	r1, #32
 8001524:	4803      	ldr	r0, [pc, #12]	@ (8001534 <ICM42688_Writebyte+0x40>)
 8001526:	f7ff feb5 	bl	8001294 <LL_GPIO_SetOutputPin>
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000

08001538 <ICM42688_Initialization>:
	CHIP_DESELECT(ICM42688);
}


int ICM42688_Initialization(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 800154c:	463b      	mov	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	809a      	strh	r2, [r3, #4]
	
	ICM42688_GPIO_SPI_Initialization();
 8001554:	f7ff feec 	bl	8001330 <ICM42688_GPIO_SPI_Initialization>
	
	// printf("Checking ICM42688...\n\r");
	
	who_am_i = ICM42688_Readbyte(WHO_AM_I); 
 8001558:	2075      	movs	r0, #117	@ 0x75
 800155a:	f7ff ff7d 	bl	8001458 <ICM42688_Readbyte>
 800155e:	4603      	mov	r3, r0
 8001560:	73fb      	strb	r3, [r7, #15]

	if(who_am_i == 0x47)
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	2b47      	cmp	r3, #71	@ 0x47
 8001566:	d00c      	beq.n	8001582 <ICM42688_Initialization+0x4a>
	{
		// printf("ICM42688 who_am_i = 0x%02x...OK\n\r", who_am_i);
	}
	// recheck
	else if(who_am_i != 0x47)
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	2b47      	cmp	r3, #71	@ 0x47
 800156c:	d009      	beq.n	8001582 <ICM42688_Initialization+0x4a>
	{
		who_am_i = ICM42688_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 800156e:	2075      	movs	r0, #117	@ 0x75
 8001570:	f7ff ff72 	bl	8001458 <ICM42688_Readbyte>
 8001574:	4603      	mov	r3, r0
 8001576:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	2b12      	cmp	r3, #18
 800157c:	d001      	beq.n	8001582 <ICM42688_Initialization+0x4a>
			// printf( "ICM42688 Not OK: 0x%02x Should be 0x%02x\n\r", who_am_i, 0x12);
			return 1; //ERROR
 800157e:	2301      	movs	r3, #1
 8001580:	e02a      	b.n	80015d8 <ICM42688_Initialization+0xa0>
		}
	}
	
	// PWR_MGMT0
	ICM42688_Writebyte(PWR_MGMT0, 0x0F); // Temp on, ACC, GYRO LPF Mode
 8001582:	210f      	movs	r1, #15
 8001584:	204e      	movs	r0, #78	@ 0x4e
 8001586:	f7ff ffb5 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 800158a:	2032      	movs	r0, #50	@ 0x32
 800158c:	f001 fb94 	bl	8002cb8 <HAL_Delay>

	
	// GYRO_CONFIG0
	ICM42688_Writebyte(GYRO_CONFIG0, 0x06); // Gyro sensitivity 2000 dps, 1kHz
 8001590:	2106      	movs	r1, #6
 8001592:	204f      	movs	r0, #79	@ 0x4f
 8001594:	f7ff ffae 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 8001598:	2032      	movs	r0, #50	@ 0x32
 800159a:	f001 fb8d 	bl	8002cb8 <HAL_Delay>
	ICM42688_Writebyte(GYRO_CONFIG1, 0x00); // Gyro temp DLPF 4kHz, UI Filter 1st, 	DEC2_M2 reserved
 800159e:	2100      	movs	r1, #0
 80015a0:	2051      	movs	r0, #81	@ 0x51
 80015a2:	f7ff ffa7 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015a6:	2032      	movs	r0, #50	@ 0x32
 80015a8:	f001 fb86 	bl	8002cb8 <HAL_Delay>

	ICM42688_Writebyte(ACCEL_CONFIG0, 0x06); // Acc sensitivity 16g, 1kHz
 80015ac:	2106      	movs	r1, #6
 80015ae:	2050      	movs	r0, #80	@ 0x50
 80015b0:	f7ff ffa0 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015b4:	2032      	movs	r0, #50	@ 0x32
 80015b6:	f001 fb7f 	bl	8002cb8 <HAL_Delay>
	ICM42688_Writebyte(ACCEL_CONFIG1, 0x00); // Acc UI Filter 1st, 	DEC2_M2 reserved
 80015ba:	2100      	movs	r1, #0
 80015bc:	2053      	movs	r0, #83	@ 0x53
 80015be:	f7ff ff99 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015c2:	2032      	movs	r0, #50	@ 0x32
 80015c4:	f001 fb78 	bl	8002cb8 <HAL_Delay>

	ICM42688_Writebyte(GYRO_ACCEL_CONFIG0, 0x11); // LPF default max(400Hz,ODR)/4
 80015c8:	2111      	movs	r1, #17
 80015ca:	2052      	movs	r0, #82	@ 0x52
 80015cc:	f7ff ff92 	bl	80014f4 <ICM42688_Writebyte>
	HAL_Delay(50);
 80015d0:	2032      	movs	r0, #50	@ 0x32
 80015d2:	f001 fb71 	bl	8002cb8 <HAL_Delay>
//	HAL_Delay(50);
	
	// printf("gyro bias: %d %d %d\n", gyro_x_offset, gyro_y_offset, gyro_z_offset);
	
	// Remove Gyro X offset
	return 0; //OK
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <ICM42688_Get6AxisRawData>:

void ICM42688_Get6AxisRawData()
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
	unsigned char data[14];

	ICM42688_Readbytes(ACCEL_DATA_X1, 14, data);
 80015e6:	463b      	mov	r3, r7
 80015e8:	461a      	mov	r2, r3
 80015ea:	210e      	movs	r1, #14
 80015ec:	201f      	movs	r0, #31
 80015ee:	f7ff ff53 	bl	8001498 <ICM42688_Readbytes>
	
	ICM42688.temperature_raw = (data[0] << 8) | data[1];
 80015f2:	783b      	ldrb	r3, [r7, #0]
 80015f4:	b21b      	sxth	r3, r3
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	787b      	ldrb	r3, [r7, #1]
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001604:	801a      	strh	r2, [r3, #0]
	ICM42688.acc_x_raw = (data[2] << 8) | data[3];
 8001606:	78bb      	ldrb	r3, [r7, #2]
 8001608:	b21b      	sxth	r3, r3
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	b21a      	sxth	r2, r3
 800160e:	78fb      	ldrb	r3, [r7, #3]
 8001610:	b21b      	sxth	r3, r3
 8001612:	4313      	orrs	r3, r2
 8001614:	b21a      	sxth	r2, r3
 8001616:	4b1c      	ldr	r3, [pc, #112]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001618:	805a      	strh	r2, [r3, #2]
	ICM42688.acc_y_raw = (data[4] << 8) | data[5];
 800161a:	793b      	ldrb	r3, [r7, #4]
 800161c:	b21b      	sxth	r3, r3
 800161e:	021b      	lsls	r3, r3, #8
 8001620:	b21a      	sxth	r2, r3
 8001622:	797b      	ldrb	r3, [r7, #5]
 8001624:	b21b      	sxth	r3, r3
 8001626:	4313      	orrs	r3, r2
 8001628:	b21a      	sxth	r2, r3
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800162c:	809a      	strh	r2, [r3, #4]
	ICM42688.acc_z_raw = ((data[6] << 8) | data[7]);
 800162e:	79bb      	ldrb	r3, [r7, #6]
 8001630:	b21b      	sxth	r3, r3
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b21a      	sxth	r2, r3
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	b21b      	sxth	r3, r3
 800163a:	4313      	orrs	r3, r2
 800163c:	b21a      	sxth	r2, r3
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001640:	80da      	strh	r2, [r3, #6]
	ICM42688.gyro_x_raw = ((data[8] << 8) | data[9]);
 8001642:	7a3b      	ldrb	r3, [r7, #8]
 8001644:	b21b      	sxth	r3, r3
 8001646:	021b      	lsls	r3, r3, #8
 8001648:	b21a      	sxth	r2, r3
 800164a:	7a7b      	ldrb	r3, [r7, #9]
 800164c:	b21b      	sxth	r3, r3
 800164e:	4313      	orrs	r3, r2
 8001650:	b21a      	sxth	r2, r3
 8001652:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001654:	811a      	strh	r2, [r3, #8]
	ICM42688.gyro_y_raw = ((data[10] << 8) | data[11]);
 8001656:	7abb      	ldrb	r3, [r7, #10]
 8001658:	b21b      	sxth	r3, r3
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	b21a      	sxth	r2, r3
 800165e:	7afb      	ldrb	r3, [r7, #11]
 8001660:	b21b      	sxth	r3, r3
 8001662:	4313      	orrs	r3, r2
 8001664:	b21a      	sxth	r2, r3
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 8001668:	815a      	strh	r2, [r3, #10]
	ICM42688.gyro_z_raw = ((data[12] << 8) | data[13]);
 800166a:	7b3b      	ldrb	r3, [r7, #12]
 800166c:	b21b      	sxth	r3, r3
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b21a      	sxth	r2, r3
 8001672:	7b7b      	ldrb	r3, [r7, #13]
 8001674:	b21b      	sxth	r3, r3
 8001676:	4313      	orrs	r3, r2
 8001678:	b21a      	sxth	r2, r3
 800167a:	4b03      	ldr	r3, [pc, #12]	@ (8001688 <ICM42688_Get6AxisRawData+0xa8>)
 800167c:	819a      	strh	r2, [r3, #12]
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	200002e0 	.word	0x200002e0

0800168c <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800169c:	2b80      	cmp	r3, #128	@ 0x80
 800169e:	bf0c      	ite	eq
 80016a0:	2301      	moveq	r3, #1
 80016a2:	2300      	movne	r3, #0
 80016a4:	b2db      	uxtb	r3, r3
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	460b      	mov	r3, r1
 80016bc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80016be:	78fa      	ldrb	r2, [r7, #3]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	605a      	str	r2, [r3, #4]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <LL_GPIO_SetOutputPin>:
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	619a      	str	r2, [r3, #24]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <LL_GPIO_ResetOutputPin>:
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	041a      	lsls	r2, r3, #16
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	619a      	str	r2, [r3, #24]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <SRXL2_Initialization>:

/* driver_SRXL2.h ------------------------------------------------------------*/
/*
 * 수신 데이터를 받기 위한 링버퍼 설정
 */
int SRXL2_Initialization(void){
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	while(RB_init(&SRXL2_RingFifo, SRXL2_RING_BUFFER_SIZE));
 8001710:	bf00      	nop
 8001712:	2180      	movs	r1, #128	@ 0x80
 8001714:	4804      	ldr	r0, [pc, #16]	@ (8001728 <SRXL2_Initialization+0x1c>)
 8001716:	f7ff fca5 	bl	8001064 <RB_init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1f8      	bne.n	8001712 <SRXL2_Initialization+0x6>

	return 0;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000308 	.word	0x20000308

0800172c <SRXL2_Connect>:
 * 텔레메트리 장치 포함 범용적 설계 필요
 *
 * + Handshake만 제대로 하면 Bind 없이 Control Packet 보내는듯.
 * 데이터시트에 의하면 Handshake 과정에 다른 패킷이 전송되면 바로 Control 패킷 보내도록 함
 */
int SRXL2_Connect(void){
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
	SRXL2_Handshake_Data* rx_handshake;

	while(1)
	{
		SRXL2_GetData();
 8001732:	f000 f83d 	bl	80017b0 <SRXL2_GetData>
		if(packet.header.pType == SRXL_HANDSHAKE_ID)
 8001736:	4b1c      	ldr	r3, [pc, #112]	@ (80017a8 <SRXL2_Connect+0x7c>)
 8001738:	785b      	ldrb	r3, [r3, #1]
 800173a:	2b21      	cmp	r3, #33	@ 0x21
 800173c:	d1f9      	bne.n	8001732 <SRXL2_Connect+0x6>
		{
			rx_handshake = &(((SRXL2_Handshake_Packet *) SRXL2_data)->data);
 800173e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <SRXL2_Connect+0x80>)
 8001740:	617b      	str	r3, [r7, #20]

			// 수신기의 ID를 가져옴
			if((rx_handshake->SrcID)>>4 == 0x1)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	091b      	lsrs	r3, r3, #4
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d000      	beq.n	8001750 <SRXL2_Connect+0x24>
		SRXL2_GetData();
 800174e:	e7f0      	b.n	8001732 <SRXL2_Connect+0x6>
			{
				break;
 8001750:	bf00      	nop
			}
		}
	}

	uint8_t tx_packet_fc[14] ={
 8001752:	23a6      	movs	r3, #166	@ 0xa6
 8001754:	713b      	strb	r3, [r7, #4]
 8001756:	2321      	movs	r3, #33	@ 0x21
 8001758:	717b      	strb	r3, [r7, #5]
 800175a:	230e      	movs	r3, #14
 800175c:	71bb      	strb	r3, [r7, #6]
 800175e:	2330      	movs	r3, #48	@ 0x30
 8001760:	71fb      	strb	r3, [r7, #7]
			SPEKTRUM_SRXL_ID,
			SRXL_HANDSHAKE_ID,
			0x0e,
			0x30,							// 장치 ID. 0x30=FC master로 설정
			rx_handshake->SrcID,			// 타겟 ID. 이 경우는 수신기
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	781b      	ldrb	r3, [r3, #0]
	uint8_t tx_packet_fc[14] ={
 8001766:	723b      	strb	r3, [r7, #8]
			rx_handshake->Priority,			// 우선 순위
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	789b      	ldrb	r3, [r3, #2]
	uint8_t tx_packet_fc[14] ={
 800176c:	727b      	strb	r3, [r7, #9]
 800176e:	2300      	movs	r3, #0
 8001770:	72bb      	strb	r3, [r7, #10]
 8001772:	2301      	movs	r3, #1
 8001774:	72fb      	strb	r3, [r7, #11]
 8001776:	2312      	movs	r3, #18
 8001778:	733b      	strb	r3, [r7, #12]
 800177a:	2334      	movs	r3, #52	@ 0x34
 800177c:	737b      	strb	r3, [r7, #13]
 800177e:	2356      	movs	r3, #86	@ 0x56
 8001780:	73bb      	strb	r3, [r7, #14]
 8001782:	2378      	movs	r3, #120	@ 0x78
 8001784:	73fb      	strb	r3, [r7, #15]
 8001786:	2300      	movs	r3, #0
 8001788:	743b      	strb	r3, [r7, #16]
 800178a:	2300      	movs	r3, #0
 800178c:	747b      	strb	r3, [r7, #17]
			0x01,							// Info
			0x12, 0x34, 0x56, 0x78, 		// UID (32-bit).
			0x00, 0x00						// CRC. SRXL2_doHandshake에서 자동 생성함.
	};

	while(SRXL2_doHandshake((SRXL2_Handshake_Packet *)tx_packet_fc));
 800178e:	bf00      	nop
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f8b6 	bl	8001904 <SRXL2_doHandshake>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f8      	bne.n	8001790 <SRXL2_Connect+0x64>
	// while(SRXL2_doBind());

	return 0;
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000368 	.word	0x20000368
 80017ac:	2000031b 	.word	0x2000031b

080017b0 <SRXL2_GetData>:


/*
 * 수신 데이터 로딩
 */
int SRXL2_GetData(){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
	SRXL2_Header *header = &packet.header;
 80017b6:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <SRXL2_GetData+0x50>)
 80017b8:	607b      	str	r3, [r7, #4]
	while(SRXL2_readByte())
 80017ba:	e00d      	b.n	80017d8 <SRXL2_GetData+0x28>
	{
		if(calculate_crc(SRXL2_data, header->len) == packet.crc){
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	789b      	ldrb	r3, [r3, #2]
 80017c0:	4619      	mov	r1, r3
 80017c2:	4810      	ldr	r0, [pc, #64]	@ (8001804 <SRXL2_GetData+0x54>)
 80017c4:	f000 f914 	bl	80019f0 <calculate_crc>
 80017c8:	4603      	mov	r3, r0
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <SRXL2_GetData+0x50>)
 80017ce:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d005      	beq.n	80017e4 <SRXL2_GetData+0x34>
	while(SRXL2_readByte())
 80017d8:	f000 f816 	bl	8001808 <SRXL2_readByte>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1ec      	bne.n	80017bc <SRXL2_GetData+0xc>
 80017e2:	e000      	b.n	80017e6 <SRXL2_GetData+0x36>
			break;
 80017e4:	bf00      	nop
		}
	}

	switch(header->pType){
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	785b      	ldrb	r3, [r3, #1]
 80017ea:	2b21      	cmp	r3, #33	@ 0x21
 80017ec:	d001      	beq.n	80017f2 <SRXL2_GetData+0x42>
 80017ee:	2bcd      	cmp	r3, #205	@ 0xcd
	case SRXL_HANDSHAKE_ID :
		break;
	case SRXL_CTRL_ID :
		break;
 80017f0:	e000      	b.n	80017f4 <SRXL2_GetData+0x44>
		break;
 80017f2:	bf00      	nop
	}
	return 0;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000368 	.word	0x20000368
 8001804:	20000318 	.word	0x20000318

08001808 <SRXL2_readByte>:
 * @retval -1 : 수신 인터럽트 없음
 * @retval -2 : 링버퍼 오류
 * @retval -3 : 기타 오류
 * 			  : 링버퍼 크기 초과
 */
int SRXL2_readByte(void){
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
	// 단축어..
	SRXL2_Packet *rx = &packet;
 800180e:	4b39      	ldr	r3, [pc, #228]	@ (80018f4 <SRXL2_readByte+0xec>)
 8001810:	60bb      	str	r3, [r7, #8]
	SRXL2_Header *header = &rx->header;
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	607b      	str	r3, [r7, #4]
	enum INDEX_PACKET {
			pType = 1,
			len = 2
	};

	if((SRXL2_flag&0b01) != 1)
 8001816:	4b38      	ldr	r3, [pc, #224]	@ (80018f8 <SRXL2_readByte+0xf0>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <SRXL2_readByte+0x20>
	{
		return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	e060      	b.n	80018ea <SRXL2_readByte+0xe2>
	}
	if(RB_isempty(&SRXL2_RingFifo))
 8001828:	4834      	ldr	r0, [pc, #208]	@ (80018fc <SRXL2_readByte+0xf4>)
 800182a:	f7ff fc9d 	bl	8001168 <RB_isempty>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <SRXL2_readByte+0x32>
	{
		return -2;
 8001834:	f06f 0301 	mvn.w	r3, #1
 8001838:	e057      	b.n	80018ea <SRXL2_readByte+0xe2>
	}

	SRXL2_flag &= 0b10;
 800183a:	4b2f      	ldr	r3, [pc, #188]	@ (80018f8 <SRXL2_readByte+0xf0>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	b2da      	uxtb	r2, r3
 8001844:	4b2c      	ldr	r3, [pc, #176]	@ (80018f8 <SRXL2_readByte+0xf0>)
 8001846:	701a      	strb	r2, [r3, #0]

	for(uint8_t cnt = 0; cnt < SRXL2_RING_BUFFER_SIZE; cnt++){
 8001848:	2300      	movs	r3, #0
 800184a:	73fb      	strb	r3, [r7, #15]
 800184c:	e047      	b.n	80018de <SRXL2_readByte+0xd6>

		SRXL2_data[cnt] = RB_read(&SRXL2_RingFifo);
 800184e:	7bfc      	ldrb	r4, [r7, #15]
 8001850:	482a      	ldr	r0, [pc, #168]	@ (80018fc <SRXL2_readByte+0xf4>)
 8001852:	f7ff fc68 	bl	8001126 <RB_read>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	4b29      	ldr	r3, [pc, #164]	@ (8001900 <SRXL2_readByte+0xf8>)
 800185c:	551a      	strb	r2, [r3, r4]

		if(SRXL2_data[cnt]==0xA6){
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	4a27      	ldr	r2, [pc, #156]	@ (8001900 <SRXL2_readByte+0xf8>)
 8001862:	5cd3      	ldrb	r3, [r2, r3]
 8001864:	2ba6      	cmp	r3, #166	@ 0xa6
 8001866:	d104      	bne.n	8001872 <SRXL2_readByte+0x6a>
			cnt = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	73fb      	strb	r3, [r7, #15]
			SRXL2_data[0]=0xA6;
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <SRXL2_readByte+0xf8>)
 800186e:	22a6      	movs	r2, #166	@ 0xa6
 8001870:	701a      	strb	r2, [r3, #0]
		}

		if(cnt>len && SRXL2_data[len] == cnt){
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d92f      	bls.n	80018d8 <SRXL2_readByte+0xd0>
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <SRXL2_readByte+0xf8>)
 800187a:	789b      	ldrb	r3, [r3, #2]
 800187c:	7bfa      	ldrb	r2, [r7, #15]
 800187e:	429a      	cmp	r2, r3
 8001880:	d12a      	bne.n	80018d8 <SRXL2_readByte+0xd0>
			header->speckrum_id = SPEKTRUM_SRXL_ID;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	22a6      	movs	r2, #166	@ 0xa6
 8001886:	701a      	strb	r2, [r3, #0]
			header->pType = SRXL2_data[pType];
 8001888:	4b1d      	ldr	r3, [pc, #116]	@ (8001900 <SRXL2_readByte+0xf8>)
 800188a:	785a      	ldrb	r2, [r3, #1]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	705a      	strb	r2, [r3, #1]
			header->len = SRXL2_data[len];
 8001890:	4b1b      	ldr	r3, [pc, #108]	@ (8001900 <SRXL2_readByte+0xf8>)
 8001892:	789a      	ldrb	r2, [r3, #2]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	709a      	strb	r2, [r3, #2]

			rx->Data = SRXL2_data;
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	4a19      	ldr	r2, [pc, #100]	@ (8001900 <SRXL2_readByte+0xf8>)
 800189c:	f8c3 2003 	str.w	r2, [r3, #3]
			rx->crc = ((uint16_t)SRXL2_data[header->len -2] << 8 | SRXL2_data[header->len -1]);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	789b      	ldrb	r3, [r3, #2]
 80018a4:	3b02      	subs	r3, #2
 80018a6:	4a16      	ldr	r2, [pc, #88]	@ (8001900 <SRXL2_readByte+0xf8>)
 80018a8:	5cd3      	ldrb	r3, [r2, r3]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	789b      	ldrb	r3, [r3, #2]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	4912      	ldr	r1, [pc, #72]	@ (8001900 <SRXL2_readByte+0xf8>)
 80018b8:	5ccb      	ldrb	r3, [r1, r3]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b21b      	sxth	r3, r3
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	f8a3 2007 	strh.w	r2, [r3, #7]

			// DEBUG
			CDC_Transmit_FS(SRXL2_data, header->len);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	789b      	ldrb	r3, [r3, #2]
 80018cc:	4619      	mov	r1, r3
 80018ce:	480c      	ldr	r0, [pc, #48]	@ (8001900 <SRXL2_readByte+0xf8>)
 80018d0:	f008 fb9a 	bl	800a008 <CDC_Transmit_FS>
			return 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	e008      	b.n	80018ea <SRXL2_readByte+0xe2>
	for(uint8_t cnt = 0; cnt < SRXL2_RING_BUFFER_SIZE; cnt++){
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	3301      	adds	r3, #1
 80018dc:	73fb      	strb	r3, [r7, #15]
 80018de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	dab3      	bge.n	800184e <SRXL2_readByte+0x46>
		}
	}
	return -3;
 80018e6:	f06f 0302 	mvn.w	r3, #2
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd90      	pop	{r4, r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000368 	.word	0x20000368
 80018f8:	20000314 	.word	0x20000314
 80018fc:	20000308 	.word	0x20000308
 8001900:	20000318 	.word	0x20000318

08001904 <SRXL2_doHandshake>:
 * @retval 0 : 송신 완료
 * @retval -1 : 송신 실패
 * @retval -2 : 패킷 크기와 정보가 불일치
 */
int SRXL2_doHandshake(SRXL2_Handshake_Packet *tx_packet)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	SRXL2_Handshake_Data* rx_handshake;
	SRXL2_Handshake_Data* data = &tx_packet->data;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3303      	adds	r3, #3
 8001910:	617b      	str	r3, [r7, #20]

	uint8_t len = tx_packet->header.len;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	789b      	ldrb	r3, [r3, #2]
 8001916:	74fb      	strb	r3, [r7, #19]
	if(sizeof(*tx_packet) != len) return -2;
 8001918:	7cfb      	ldrb	r3, [r7, #19]
 800191a:	2b0e      	cmp	r3, #14
 800191c:	d002      	beq.n	8001924 <SRXL2_doHandshake+0x20>
 800191e:	f06f 0301 	mvn.w	r3, #1
 8001922:	e020      	b.n	8001966 <SRXL2_doHandshake+0x62>

	while(1)
	{
		SRXL2_GetData();
 8001924:	f7ff ff44 	bl	80017b0 <SRXL2_GetData>
		if(packet.header.pType == SRXL_HANDSHAKE_ID)
 8001928:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <SRXL2_doHandshake+0x6c>)
 800192a:	785b      	ldrb	r3, [r3, #1]
 800192c:	2b21      	cmp	r3, #33	@ 0x21
 800192e:	d1f9      	bne.n	8001924 <SRXL2_doHandshake+0x20>
		{
			rx_handshake = &(((SRXL2_Handshake_Packet *) SRXL2_data)->data);
 8001930:	4b10      	ldr	r3, [pc, #64]	@ (8001974 <SRXL2_doHandshake+0x70>)
 8001932:	60fb      	str	r3, [r7, #12]

			if(rx_handshake->SrcID == data->DestID && rx_handshake->DestID == data->SrcID)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	781a      	ldrb	r2, [r3, #0]
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	785b      	ldrb	r3, [r3, #1]
 800193c:	429a      	cmp	r2, r3
 800193e:	d1f1      	bne.n	8001924 <SRXL2_doHandshake+0x20>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	785a      	ldrb	r2, [r3, #1]
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	429a      	cmp	r2, r3
 800194a:	d000      	beq.n	800194e <SRXL2_doHandshake+0x4a>
		SRXL2_GetData();
 800194c:	e7ea      	b.n	8001924 <SRXL2_doHandshake+0x20>
			{
				break;
 800194e:	bf00      	nop
			}
		}
	}

	insert_crc(tx_packet, len);
 8001950:	7cfb      	ldrb	r3, [r7, #19]
 8001952:	4619      	mov	r1, r3
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 f88c 	bl	8001a72 <insert_crc>
	return SRXL2_Transmit(tx_packet, len);
 800195a:	7cfb      	ldrb	r3, [r7, #19]
 800195c:	4619      	mov	r1, r3
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f80a 	bl	8001978 <SRXL2_Transmit>
 8001964:	4603      	mov	r3, r0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000368 	.word	0x20000368
 8001974:	2000031b 	.word	0x2000031b

08001978 <SRXL2_Transmit>:
 * @parm uint8_t len : sizeof(data)
 * @retval 0 : 송신 완료
 * @retval -1 : 송신 실패
 */
int SRXL2_Transmit(uint8_t *data, uint8_t len)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	70fb      	strb	r3, [r7, #3]
	if(SRXL2_flag>>1!= 0) return -1;
 8001984:	4b17      	ldr	r3, [pc, #92]	@ (80019e4 <SRXL2_Transmit+0x6c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	085b      	lsrs	r3, r3, #1
 800198a:	b2db      	uxtb	r3, r3
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <SRXL2_Transmit+0x1e>
 8001990:	f04f 33ff 	mov.w	r3, #4294967295
 8001994:	e021      	b.n	80019da <SRXL2_Transmit+0x62>

	LL_GPIO_SetOutputPin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8001996:	2102      	movs	r1, #2
 8001998:	4813      	ldr	r0, [pc, #76]	@ (80019e8 <SRXL2_Transmit+0x70>)
 800199a:	f7ff fe99 	bl	80016d0 <LL_GPIO_SetOutputPin>
	for(int i=0; i<len; i++){
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	e011      	b.n	80019c8 <SRXL2_Transmit+0x50>
		while(!LL_USART_IsActiveFlag_TXE(USART1));
 80019a4:	bf00      	nop
 80019a6:	4811      	ldr	r0, [pc, #68]	@ (80019ec <SRXL2_Transmit+0x74>)
 80019a8:	f7ff fe70 	bl	800168c <LL_USART_IsActiveFlag_TXE>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0f9      	beq.n	80019a6 <SRXL2_Transmit+0x2e>
		LL_USART_TransmitData8(USART1, data[i]);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	4413      	add	r3, r2
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	4619      	mov	r1, r3
 80019bc:	480b      	ldr	r0, [pc, #44]	@ (80019ec <SRXL2_Transmit+0x74>)
 80019be:	f7ff fe78 	bl	80016b2 <LL_USART_TransmitData8>
	for(int i=0; i<len; i++){
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	3301      	adds	r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	dbe9      	blt.n	80019a4 <SRXL2_Transmit+0x2c>

		// while(!LL_USART_IsActiveFlag_TC(USART1));
	}
	LL_GPIO_ResetOutputPin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80019d0:	2102      	movs	r1, #2
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <SRXL2_Transmit+0x70>)
 80019d4:	f7ff fe8a 	bl	80016ec <LL_GPIO_ResetOutputPin>
	return 0;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000314 	.word	0x20000314
 80019e8:	40020800 	.word	0x40020800
 80019ec:	40011000 	.word	0x40011000

080019f0 <calculate_crc>:
 * @parm const uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t calculate_crc(const uint8_t *data, uint8_t len)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = 0x0000;
 80019fc:	2300      	movs	r3, #0
 80019fe:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < len-2; i++) {
 8001a00:	2300      	movs	r3, #0
 8001a02:	737b      	strb	r3, [r7, #13]
 8001a04:	e029      	b.n	8001a5a <calculate_crc+0x6a>
        crc ^= ((uint16_t)data[i] << 8);
 8001a06:	7b7b      	ldrb	r3, [r7, #13]
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a18:	4053      	eors	r3, r2
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001a1e:	2300      	movs	r3, #0
 8001a20:	733b      	strb	r3, [r7, #12]
 8001a22:	e014      	b.n	8001a4e <calculate_crc+0x5e>
            if (crc & 0x8000)
 8001a24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	da0a      	bge.n	8001a42 <calculate_crc+0x52>
                crc = (crc << 1) ^ 0x1021;
 8001a2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001a38:	f083 0301 	eor.w	r3, r3, #1
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	81fb      	strh	r3, [r7, #14]
 8001a40:	e002      	b.n	8001a48 <calculate_crc+0x58>
            else
                crc = (crc << 1);
 8001a42:	89fb      	ldrh	r3, [r7, #14]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001a48:	7b3b      	ldrb	r3, [r7, #12]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	733b      	strb	r3, [r7, #12]
 8001a4e:	7b3b      	ldrb	r3, [r7, #12]
 8001a50:	2b07      	cmp	r3, #7
 8001a52:	d9e7      	bls.n	8001a24 <calculate_crc+0x34>
    for (uint8_t i = 0; i < len-2; i++) {
 8001a54:	7b7b      	ldrb	r3, [r7, #13]
 8001a56:	3301      	adds	r3, #1
 8001a58:	737b      	strb	r3, [r7, #13]
 8001a5a:	7b7a      	ldrb	r2, [r7, #13]
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	3b02      	subs	r3, #2
 8001a60:	429a      	cmp	r2, r3
 8001a62:	dbd0      	blt.n	8001a06 <calculate_crc+0x16>
        }
    }

    return crc;
 8001a64:	89fb      	ldrh	r3, [r7, #14]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <insert_crc>:
 * @parm uint8_t* data : data address
 * @parm uint8_t len : sizeof(data)
 * @retval uint16_t crc
 */
uint16_t insert_crc(uint8_t *data, uint8_t len)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = calculate_crc(data, len);
 8001a7e:	78fb      	ldrb	r3, [r7, #3]
 8001a80:	4619      	mov	r1, r3
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ffb4 	bl	80019f0 <calculate_crc>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	81fb      	strh	r3, [r7, #14]

    data[len -2] = (uint8_t)(crc >> 8);
 8001a8c:	89fb      	ldrh	r3, [r7, #14]
 8001a8e:	0a1b      	lsrs	r3, r3, #8
 8001a90:	b299      	uxth	r1, r3
 8001a92:	78fb      	ldrb	r3, [r7, #3]
 8001a94:	3b02      	subs	r3, #2
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	b2ca      	uxtb	r2, r1
 8001a9c:	701a      	strb	r2, [r3, #0]
    data[len -1] = (uint8_t)(crc & 0xFF);
 8001a9e:	78fb      	ldrb	r3, [r7, #3]
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	89fa      	ldrh	r2, [r7, #14]
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	701a      	strb	r2, [r3, #0]

    return crc;
 8001aac:	89fb      	ldrh	r3, [r7, #14]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	@ (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4907      	ldr	r1, [pc, #28]	@ (8001b0c <__NVIC_EnableIRQ+0x38>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e100 	.word	0xe000e100

08001b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db0a      	blt.n	8001b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	490c      	ldr	r1, [pc, #48]	@ (8001b5c <__NVIC_SetPriority+0x4c>)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	440b      	add	r3, r1
 8001b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b38:	e00a      	b.n	8001b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4908      	ldr	r1, [pc, #32]	@ (8001b60 <__NVIC_SetPriority+0x50>)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	3b04      	subs	r3, #4
 8001b48:	0112      	lsls	r2, r2, #4
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	761a      	strb	r2, [r3, #24]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000e100 	.word	0xe000e100
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f1c3 0307 	rsb	r3, r3, #7
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	bf28      	it	cs
 8001b82:	2304      	movcs	r3, #4
 8001b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d902      	bls.n	8001b94 <NVIC_EncodePriority+0x30>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3b03      	subs	r3, #3
 8001b92:	e000      	b.n	8001b96 <NVIC_EncodePriority+0x32>
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bac:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	@ 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <LL_SPI_SetStandard>:
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 0210 	bic.w	r2, r3, #16
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	605a      	str	r2, [r3, #4]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_TIM_EnableCounter>:
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f043 0201 	orr.w	r2, r3, #1
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	601a      	str	r2, [r3, #0]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <LL_TIM_DisableARRPreload>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	601a      	str	r2, [r3, #0]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d01c      	beq.n	8001c7a <LL_TIM_OC_DisableFast+0x4a>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	d017      	beq.n	8001c76 <LL_TIM_OC_DisableFast+0x46>
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	2b10      	cmp	r3, #16
 8001c4a:	d012      	beq.n	8001c72 <LL_TIM_OC_DisableFast+0x42>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	2b40      	cmp	r3, #64	@ 0x40
 8001c50:	d00d      	beq.n	8001c6e <LL_TIM_OC_DisableFast+0x3e>
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c58:	d007      	beq.n	8001c6a <LL_TIM_OC_DisableFast+0x3a>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c60:	d101      	bne.n	8001c66 <LL_TIM_OC_DisableFast+0x36>
 8001c62:	2305      	movs	r3, #5
 8001c64:	e00a      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c66:	2306      	movs	r3, #6
 8001c68:	e008      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	e006      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e004      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c72:	2302      	movs	r3, #2
 8001c74:	e002      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c76:	2301      	movs	r3, #1
 8001c78:	e000      	b.n	8001c7c <LL_TIM_OC_DisableFast+0x4c>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3318      	adds	r3, #24
 8001c82:	4619      	mov	r1, r3
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	4a0b      	ldr	r2, [pc, #44]	@ (8001cb4 <LL_TIM_OC_DisableFast+0x84>)
 8001c88:	5cd3      	ldrb	r3, [r2, r3]
 8001c8a:	440b      	add	r3, r1
 8001c8c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	4908      	ldr	r1, [pc, #32]	@ (8001cb8 <LL_TIM_OC_DisableFast+0x88>)
 8001c96:	5ccb      	ldrb	r3, [r1, r3]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	2304      	movs	r3, #4
 8001c9c:	408b      	lsls	r3, r1
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	601a      	str	r2, [r3, #0]

}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	0800d2a0 	.word	0x0800d2a0
 8001cb8:	0800d2a8 	.word	0x0800d2a8

08001cbc <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d01c      	beq.n	8001d06 <LL_TIM_OC_EnablePreload+0x4a>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d017      	beq.n	8001d02 <LL_TIM_OC_EnablePreload+0x46>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b10      	cmp	r3, #16
 8001cd6:	d012      	beq.n	8001cfe <LL_TIM_OC_EnablePreload+0x42>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	2b40      	cmp	r3, #64	@ 0x40
 8001cdc:	d00d      	beq.n	8001cfa <LL_TIM_OC_EnablePreload+0x3e>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ce4:	d007      	beq.n	8001cf6 <LL_TIM_OC_EnablePreload+0x3a>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cec:	d101      	bne.n	8001cf2 <LL_TIM_OC_EnablePreload+0x36>
 8001cee:	2305      	movs	r3, #5
 8001cf0:	e00a      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001cf2:	2306      	movs	r3, #6
 8001cf4:	e008      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001cf6:	2304      	movs	r3, #4
 8001cf8:	e006      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e004      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001cfe:	2302      	movs	r3, #2
 8001d00:	e002      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e000      	b.n	8001d08 <LL_TIM_OC_EnablePreload+0x4c>
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3318      	adds	r3, #24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <LL_TIM_OC_EnablePreload+0x80>)
 8001d14:	5cd3      	ldrb	r3, [r2, r3]
 8001d16:	440b      	add	r3, r1
 8001d18:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	4907      	ldr	r1, [pc, #28]	@ (8001d40 <LL_TIM_OC_EnablePreload+0x84>)
 8001d22:	5ccb      	ldrb	r3, [r1, r3]
 8001d24:	4619      	mov	r1, r3
 8001d26:	2308      	movs	r3, #8
 8001d28:	408b      	lsls	r3, r1
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	601a      	str	r2, [r3, #0]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	0800d2a0 	.word	0x0800d2a0
 8001d40:	0800d2a8 	.word	0x0800d2a8

08001d44 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d56:	f023 0307 	bic.w	r3, r3, #7
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	609a      	str	r2, [r3, #8]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	605a      	str	r2, [r3, #4]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	609a      	str	r2, [r3, #8]
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f043 0201 	orr.w	r2, r3, #1
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	60da      	str	r2, [r3, #12]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_USART_Enable>:
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	60da      	str	r2, [r3, #12]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_USART_ConfigAsyncMode>:
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	615a      	str	r2, [r3, #20]
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_USART_ConfigHalfDuplexMode>:
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	695b      	ldr	r3, [r3, #20]
 8001e38:	f023 0222 	bic.w	r2, r3, #34	@ 0x22
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	615a      	str	r2, [r3, #20]
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	f043 0208 	orr.w	r2, r3, #8
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	615a      	str	r2, [r3, #20]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <LL_USART_EnableIT_RXNE>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b089      	sub	sp, #36	@ 0x24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	330c      	adds	r3, #12
 8001e64:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	e853 3f00 	ldrex	r3, [r3]
 8001e6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	f043 0320 	orr.w	r3, r3, #32
 8001e74:	61fb      	str	r3, [r7, #28]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	330c      	adds	r3, #12
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	61ba      	str	r2, [r7, #24]
 8001e7e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e80:	6979      	ldr	r1, [r7, #20]
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	e841 2300 	strex	r3, r2, [r1]
 8001e88:	613b      	str	r3, [r7, #16]
   return(result);
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1e7      	bne.n	8001e60 <LL_USART_EnableIT_RXNE+0x8>
}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	3724      	adds	r7, #36	@ 0x24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_GPIO_ResetOutputPin>:
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	041a      	lsls	r2, r3, #16
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	619a      	str	r2, [r3, #24]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_AHB1_GRP1_EnableClock>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ec6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ec8:	4907      	ldr	r1, [pc, #28]	@ (8001ee8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001eda:	68fb      	ldr	r3, [r7, #12]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	40023800 	.word	0x40023800

08001eec <LL_APB1_GRP1_EnableClock>:
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001ef4:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ef8:	4907      	ldr	r1, [pc, #28]	@ (8001f18 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001f00:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4013      	ands	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	40023800 	.word	0x40023800

08001f1c <LL_APB2_GRP1_EnableClock>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f28:	4907      	ldr	r1, [pc, #28]	@ (8001f48 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f30:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4013      	ands	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40023800 	.word	0x40023800

08001f4c <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
	{
		while(!LL_USART_IsActiveFlag_TXE(USART2));
		LL_USART_TransmitData8(USART2, *(p+i));
	}
#else
	while(USBD_BUSY == CDC_Transmit_FS((uint8_t*)p, len)) {}
 8001f58:	bf00      	nop
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	4619      	mov	r1, r3
 8001f60:	68b8      	ldr	r0, [r7, #8]
 8001f62:	f008 f851 	bl	800a008 <CDC_Transmit_FS>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d0f6      	beq.n	8001f5a <_write+0xe>
	return len;
 8001f6c:	687b      	ldr	r3, [r7, #4]
#endif
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7c:	f000 fe2a 	bl	8002bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f80:	f000 f83c 	bl	8001ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f84:	f000 fb72 	bl	800266c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001f88:	f000 fa60 	bl	800244c <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001f8c:	f000 f8f2 	bl	8002174 <MX_TIM4_Init>
  MX_TIM14_Init();
 8001f90:	f000 f964 	bl	800225c <MX_TIM14_Init>
  MX_SPI1_Init();
 8001f94:	f000 f89c 	bl	80020d0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001f98:	f000 fab6 	bl	8002508 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001f9c:	f000 fb14 	bl	80025c8 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001fa0:	f000 f9b2 	bl	8002308 <MX_UART4_Init>
  MX_UART5_Init();
 8001fa4:	f000 f9da 	bl	800235c <MX_UART5_Init>
  MX_USB_DEVICE_Init();
 8001fa8:	f007 ff70 	bl	8009e8c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_EnableCounter(TIM4);
 8001fac:	480e      	ldr	r0, [pc, #56]	@ (8001fe8 <main+0x70>)
 8001fae:	f7ff fe1f 	bl	8001bf0 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM14);
 8001fb2:	480e      	ldr	r0, [pc, #56]	@ (8001fec <main+0x74>)
 8001fb4:	f7ff fe1c 	bl	8001bf0 <LL_TIM_EnableCounter>

  SRXL2_Initialization();
 8001fb8:	f7ff fba8 	bl	800170c <SRXL2_Initialization>
  // Servo OUT 초기화
  BuzzerPlayInit();
 8001fbc:	f7fe fffc 	bl	8000fb8 <BuzzerPlayInit>

  // interrupt when finished receiving
  LL_USART_EnableIT_RXNE(USART1);
 8001fc0:	480b      	ldr	r0, [pc, #44]	@ (8001ff0 <main+0x78>)
 8001fc2:	f7ff ff49 	bl	8001e58 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART2);
 8001fc6:	480b      	ldr	r0, [pc, #44]	@ (8001ff4 <main+0x7c>)
 8001fc8:	f7ff ff46 	bl	8001e58 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(USART3);
 8001fcc:	480a      	ldr	r0, [pc, #40]	@ (8001ff8 <main+0x80>)
 8001fce:	f7ff ff43 	bl	8001e58 <LL_USART_EnableIT_RXNE>

  // 필수 기기 점검
  SRXL2_Connect();
 8001fd2:	f7ff fbab 	bl	800172c <SRXL2_Connect>
  ICM42688_Initialization();
 8001fd6:	f7ff faaf 	bl	8001538 <ICM42688_Initialization>
  BuzzerPlayOneCycle();
 8001fda:	f7ff f81b 	bl	8001014 <BuzzerPlayOneCycle>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(SRXL2_GetData() != 0)
 8001fde:	f7ff fbe7 	bl	80017b0 <SRXL2_GetData>
	  {
		  // Do fail safe
	  }
	  ICM42688_Get6AxisRawData();
 8001fe2:	f7ff fafd 	bl	80015e0 <ICM42688_Get6AxisRawData>
	  if(SRXL2_GetData() != 0)
 8001fe6:	e7fa      	b.n	8001fde <main+0x66>
 8001fe8:	40000800 	.word	0x40000800
 8001fec:	40002000 	.word	0x40002000
 8001ff0:	40011000 	.word	0x40011000
 8001ff4:	40004400 	.word	0x40004400
 8001ff8:	40004800 	.word	0x40004800

08001ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b094      	sub	sp, #80	@ 0x50
 8002000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002002:	f107 0320 	add.w	r3, r7, #32
 8002006:	2230      	movs	r2, #48	@ 0x30
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f009 fa99 	bl	800b542 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002010:	f107 030c 	add.w	r3, r7, #12
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	4b28      	ldr	r3, [pc, #160]	@ (80020c8 <SystemClock_Config+0xcc>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	4a27      	ldr	r2, [pc, #156]	@ (80020c8 <SystemClock_Config+0xcc>)
 800202a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002030:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <SystemClock_Config+0xcc>)
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800203c:	2300      	movs	r3, #0
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	4b22      	ldr	r3, [pc, #136]	@ (80020cc <SystemClock_Config+0xd0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a21      	ldr	r2, [pc, #132]	@ (80020cc <SystemClock_Config+0xd0>)
 8002046:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800204a:	6013      	str	r3, [r2, #0]
 800204c:	4b1f      	ldr	r3, [pc, #124]	@ (80020cc <SystemClock_Config+0xd0>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002058:	2301      	movs	r3, #1
 800205a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800205c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002060:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002062:	2302      	movs	r3, #2
 8002064:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002066:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800206a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800206c:	2308      	movs	r3, #8
 800206e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002070:	23a8      	movs	r3, #168	@ 0xa8
 8002072:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002074:	2302      	movs	r3, #2
 8002076:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002078:	2307      	movs	r3, #7
 800207a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800207c:	f107 0320 	add.w	r3, r7, #32
 8002080:	4618      	mov	r0, r3
 8002082:	f002 fb3d 	bl	8004700 <HAL_RCC_OscConfig>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800208c:	f000 fb36 	bl	80026fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002090:	230f      	movs	r3, #15
 8002092:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002094:	2302      	movs	r3, #2
 8002096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800209c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	2105      	movs	r1, #5
 80020ae:	4618      	mov	r0, r3
 80020b0:	f002 fd9e 	bl	8004bf0 <HAL_RCC_ClockConfig>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80020ba:	f000 fb1f 	bl	80026fc <Error_Handler>
  }
}
 80020be:	bf00      	nop
 80020c0:	3750      	adds	r7, #80	@ 0x50
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40007000 	.word	0x40007000

080020d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b090      	sub	sp, #64	@ 0x40
 80020d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80020d6:	f107 0318 	add.w	r3, r7, #24
 80020da:	2228      	movs	r2, #40	@ 0x28
 80020dc:	2100      	movs	r1, #0
 80020de:	4618      	mov	r0, r3
 80020e0:	f009 fa2f 	bl	800b542 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	463b      	mov	r3, r7
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
 80020f0:	611a      	str	r2, [r3, #16]
 80020f2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80020f4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80020f8:	f7ff ff10 	bl	8001f1c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80020fc:	2001      	movs	r0, #1
 80020fe:	f7ff fedd 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002102:	23e0      	movs	r3, #224	@ 0xe0
 8002104:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002106:	2302      	movs	r3, #2
 8002108:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800210a:	2303      	movs	r3, #3
 800210c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002116:	2305      	movs	r3, #5
 8002118:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211a:	463b      	mov	r3, r7
 800211c:	4619      	mov	r1, r3
 800211e:	4813      	ldr	r0, [pc, #76]	@ (800216c <MX_SPI1_Init+0x9c>)
 8002120:	f003 fb93 	bl	800584a <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002124:	2300      	movs	r3, #0
 8002126:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002128:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800212c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002132:	2302      	movs	r3, #2
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002136:	2301      	movs	r3, #1
 8002138:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800213a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800213e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002140:	2318      	movs	r3, #24
 8002142:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002144:	2300      	movs	r3, #0
 8002146:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 800214c:	230a      	movs	r3, #10
 800214e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002150:	f107 0318 	add.w	r3, r7, #24
 8002154:	4619      	mov	r1, r3
 8002156:	4806      	ldr	r0, [pc, #24]	@ (8002170 <MX_SPI1_Init+0xa0>)
 8002158:	f003 fd51 	bl	8005bfe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800215c:	2100      	movs	r1, #0
 800215e:	4804      	ldr	r0, [pc, #16]	@ (8002170 <MX_SPI1_Init+0xa0>)
 8002160:	f7ff fd33 	bl	8001bca <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	3740      	adds	r7, #64	@ 0x40
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40020000 	.word	0x40020000
 8002170:	40013000 	.word	0x40013000

08002174 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b094      	sub	sp, #80	@ 0x50
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800217a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	609a      	str	r2, [r3, #8]
 8002186:	60da      	str	r2, [r3, #12]
 8002188:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	2220      	movs	r2, #32
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f009 f9d5 	bl	800b542 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
 80021a4:	611a      	str	r2, [r3, #16]
 80021a6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80021a8:	2004      	movs	r0, #4
 80021aa:	f7ff fe9f 	bl	8001eec <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 80021ae:	2304      	movs	r3, #4
 80021b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80021b2:	2300      	movs	r3, #0
 80021b4:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 64220-LL_TIM_IC_FILTER_FDIV1_N2;
 80021b6:	4b26      	ldr	r3, [pc, #152]	@ (8002250 <MX_TIM4_Init+0xdc>)
 80021b8:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80021be:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80021c2:	4619      	mov	r1, r3
 80021c4:	4823      	ldr	r0, [pc, #140]	@ (8002254 <MX_TIM4_Init+0xe0>)
 80021c6:	f003 fddf 	bl	8005d88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80021ca:	4822      	ldr	r0, [pc, #136]	@ (8002254 <MX_TIM4_Init+0xe0>)
 80021cc:	f7ff fd20 	bl	8001c10 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80021d0:	2100      	movs	r1, #0
 80021d2:	4820      	ldr	r0, [pc, #128]	@ (8002254 <MX_TIM4_Init+0xe0>)
 80021d4:	f7ff fdb6 	bl	8001d44 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 80021d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021dc:	481d      	ldr	r0, [pc, #116]	@ (8002254 <MX_TIM4_Init+0xe0>)
 80021de:	f7ff fd6d 	bl	8001cbc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80021e2:	2360      	movs	r3, #96	@ 0x60
 80021e4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80021ea:	2300      	movs	r3, #0
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80021f2:	2300      	movs	r3, #0
 80021f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80021f6:	f107 031c 	add.w	r3, r7, #28
 80021fa:	461a      	mov	r2, r3
 80021fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002200:	4814      	ldr	r0, [pc, #80]	@ (8002254 <MX_TIM4_Init+0xe0>)
 8002202:	f003 fe5b 	bl	8005ebc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 8002206:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800220a:	4812      	ldr	r0, [pc, #72]	@ (8002254 <MX_TIM4_Init+0xe0>)
 800220c:	f7ff fd10 	bl	8001c30 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002210:	2100      	movs	r1, #0
 8002212:	4810      	ldr	r0, [pc, #64]	@ (8002254 <MX_TIM4_Init+0xe0>)
 8002214:	f7ff fdab 	bl	8001d6e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002218:	480e      	ldr	r0, [pc, #56]	@ (8002254 <MX_TIM4_Init+0xe0>)
 800221a:	f7ff fdbb 	bl	8001d94 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800221e:	2008      	movs	r0, #8
 8002220:	f7ff fe4c 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PD14   ------> TIM4_CH3
  */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8002224:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002228:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800222a:	2302      	movs	r3, #2
 800222c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800223a:	2302      	movs	r3, #2
 800223c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	4619      	mov	r1, r3
 8002242:	4805      	ldr	r0, [pc, #20]	@ (8002258 <MX_TIM4_Init+0xe4>)
 8002244:	f003 fb01 	bl	800584a <LL_GPIO_Init>

}
 8002248:	bf00      	nop
 800224a:	3750      	adds	r7, #80	@ 0x50
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	fff0fadc 	.word	0xfff0fadc
 8002254:	40000800 	.word	0x40000800
 8002258:	40020c00 	.word	0x40020c00

0800225c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08e      	sub	sp, #56	@ 0x38
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
 8002270:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2220      	movs	r2, #32
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f009 f962 	bl	800b542 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 800227e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002282:	f7ff fe33 	bl	8001eec <LL_APB1_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002286:	f7ff fc17 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 800228a:	4603      	mov	r3, r0
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fc67 	bl	8001b64 <NVIC_EncodePriority>
 8002296:	4603      	mov	r3, r0
 8002298:	4619      	mov	r1, r3
 800229a:	202d      	movs	r0, #45	@ 0x2d
 800229c:	f7ff fc38 	bl	8001b10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80022a0:	202d      	movs	r0, #45	@ 0x2d
 80022a2:	f7ff fc17 	bl	8001ad4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80022a6:	2353      	movs	r3, #83	@ 0x53
 80022a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80022aa:	2300      	movs	r3, #0
 80022ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.Autoreload = 3500-LL_TIM_IC_FILTER_FDIV1_N2;
 80022ae:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <MX_TIM14_Init+0xa4>)
 80022b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80022b2:	2300      	movs	r3, #0
 80022b4:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 80022b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022ba:	4619      	mov	r1, r3
 80022bc:	4811      	ldr	r0, [pc, #68]	@ (8002304 <MX_TIM14_Init+0xa8>)
 80022be:	f003 fd63 	bl	8005d88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 80022c2:	4810      	ldr	r0, [pc, #64]	@ (8002304 <MX_TIM14_Init+0xa8>)
 80022c4:	f7ff fca4 	bl	8001c10 <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 80022c8:	2300      	movs	r3, #0
 80022ca:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80022cc:	2300      	movs	r3, #0
 80022ce:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	461a      	mov	r2, r3
 80022e0:	2101      	movs	r1, #1
 80022e2:	4808      	ldr	r0, [pc, #32]	@ (8002304 <MX_TIM14_Init+0xa8>)
 80022e4:	f003 fdea 	bl	8005ebc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 80022e8:	2101      	movs	r1, #1
 80022ea:	4806      	ldr	r0, [pc, #24]	@ (8002304 <MX_TIM14_Init+0xa8>)
 80022ec:	f7ff fca0 	bl	8001c30 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM14);
 80022f0:	4804      	ldr	r0, [pc, #16]	@ (8002304 <MX_TIM14_Init+0xa8>)
 80022f2:	f7ff fd5f 	bl	8001db4 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM14_Init 2 */

}
 80022f6:	bf00      	nop
 80022f8:	3738      	adds	r7, #56	@ 0x38
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	fff00dac 	.word	0xfff00dac
 8002304:	40002000 	.word	0x40002000

08002308 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <MX_UART4_Init+0x4c>)
 800230e:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <MX_UART4_Init+0x50>)
 8002310:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002312:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <MX_UART4_Init+0x4c>)
 8002314:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002318:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800231a:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <MX_UART4_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002320:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <MX_UART4_Init+0x4c>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002326:	4b0b      	ldr	r3, [pc, #44]	@ (8002354 <MX_UART4_Init+0x4c>)
 8002328:	2200      	movs	r2, #0
 800232a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800232c:	4b09      	ldr	r3, [pc, #36]	@ (8002354 <MX_UART4_Init+0x4c>)
 800232e:	220c      	movs	r2, #12
 8002330:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002332:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <MX_UART4_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002338:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <MX_UART4_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800233e:	4805      	ldr	r0, [pc, #20]	@ (8002354 <MX_UART4_Init+0x4c>)
 8002340:	f002 fe74 	bl	800502c <HAL_UART_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800234a:	f000 f9d7 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000374 	.word	0x20000374
 8002358:	40004c00 	.word	0x40004c00

0800235c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08e      	sub	sp, #56	@ 0x38
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002362:	f107 031c 	add.w	r3, r7, #28
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
 8002370:	611a      	str	r2, [r3, #16]
 8002372:	615a      	str	r2, [r3, #20]
 8002374:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	611a      	str	r2, [r3, #16]
 8002384:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8002386:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800238a:	f7ff fdaf 	bl	8001eec <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800238e:	2004      	movs	r0, #4
 8002390:	f7ff fd94 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002394:	2008      	movs	r0, #8
 8002396:	f7ff fd91 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = GPS2_TX_Pin;
 800239a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800239e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023a0:	2302      	movs	r3, #2
 80023a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023a4:	2303      	movs	r3, #3
 80023a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80023b0:	2308      	movs	r3, #8
 80023b2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_TX_GPIO_Port, &GPIO_InitStruct);
 80023b4:	1d3b      	adds	r3, r7, #4
 80023b6:	4619      	mov	r1, r3
 80023b8:	4821      	ldr	r0, [pc, #132]	@ (8002440 <MX_UART5_Init+0xe4>)
 80023ba:	f003 fa46 	bl	800584a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = GPS2_RXD2_Pin;
 80023be:	2304      	movs	r3, #4
 80023c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023c2:	2302      	movs	r3, #2
 80023c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80023d2:	2308      	movs	r3, #8
 80023d4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPS2_RXD2_GPIO_Port, &GPIO_InitStruct);
 80023d6:	1d3b      	adds	r3, r7, #4
 80023d8:	4619      	mov	r1, r3
 80023da:	481a      	ldr	r0, [pc, #104]	@ (8002444 <MX_UART5_Init+0xe8>)
 80023dc:	f003 fa35 	bl	800584a <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80023e0:	f7ff fb6a 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2200      	movs	r2, #0
 80023e8:	2100      	movs	r1, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fbba 	bl	8001b64 <NVIC_EncodePriority>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4619      	mov	r1, r3
 80023f4:	2035      	movs	r0, #53	@ 0x35
 80023f6:	f7ff fb8b 	bl	8001b10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80023fa:	2035      	movs	r0, #53	@ 0x35
 80023fc:	f7ff fb6a 	bl	8001ad4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002400:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002404:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002406:	2300      	movs	r3, #0
 8002408:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800240a:	2300      	movs	r3, #0
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800240e:	2300      	movs	r3, #0
 8002410:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002412:	230c      	movs	r3, #12
 8002414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002416:	2300      	movs	r3, #0
 8002418:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800241a:	2300      	movs	r3, #0
 800241c:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 800241e:	f107 031c 	add.w	r3, r7, #28
 8002422:	4619      	mov	r1, r3
 8002424:	4808      	ldr	r0, [pc, #32]	@ (8002448 <MX_UART5_Init+0xec>)
 8002426:	f004 f997 	bl	8006758 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <MX_UART5_Init+0xec>)
 800242c:	f7ff fce2 	bl	8001df4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8002430:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_UART5_Init+0xec>)
 8002432:	f7ff fccf 	bl	8001dd4 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	3738      	adds	r7, #56	@ 0x38
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40020800 	.word	0x40020800
 8002444:	40020c00 	.word	0x40020c00
 8002448:	40005000 	.word	0x40005000

0800244c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08e      	sub	sp, #56	@ 0x38
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002452:	f107 031c 	add.w	r3, r7, #28
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	611a      	str	r2, [r3, #16]
 8002462:	615a      	str	r2, [r3, #20]
 8002464:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
 8002474:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002476:	2010      	movs	r0, #16
 8002478:	f7ff fd50 	bl	8001f1c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800247c:	2001      	movs	r0, #1
 800247e:	f7ff fd1d 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = RC_SRXL2_Pin;
 8002482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002486:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002488:	2302      	movs	r3, #2
 800248a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800248c:	2303      	movs	r3, #3
 800248e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002494:	2301      	movs	r3, #1
 8002496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002498:	2307      	movs	r3, #7
 800249a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RC_SRXL2_GPIO_Port, &GPIO_InitStruct);
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	4619      	mov	r1, r3
 80024a0:	4817      	ldr	r0, [pc, #92]	@ (8002500 <MX_USART1_UART_Init+0xb4>)
 80024a2:	f003 f9d2 	bl	800584a <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80024a6:	f7ff fb07 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2200      	movs	r2, #0
 80024ae:	2100      	movs	r1, #0
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fb57 	bl	8001b64 <NVIC_EncodePriority>
 80024b6:	4603      	mov	r3, r0
 80024b8:	4619      	mov	r1, r3
 80024ba:	2025      	movs	r0, #37	@ 0x25
 80024bc:	f7ff fb28 	bl	8001b10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80024c0:	2025      	movs	r0, #37	@ 0x25
 80024c2:	f7ff fb07 	bl	8001ad4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80024c6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80024ca:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80024cc:	2300      	movs	r3, #0
 80024ce:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80024d4:	2300      	movs	r3, #0
 80024d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80024d8:	230c      	movs	r3, #12
 80024da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80024dc:	2300      	movs	r3, #0
 80024de:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 80024e0:	f107 031c 	add.w	r3, r7, #28
 80024e4:	4619      	mov	r1, r3
 80024e6:	4807      	ldr	r0, [pc, #28]	@ (8002504 <MX_USART1_UART_Init+0xb8>)
 80024e8:	f004 f936 	bl	8006758 <LL_USART_Init>
  LL_USART_Enable(USART1);
 80024ec:	4805      	ldr	r0, [pc, #20]	@ (8002504 <MX_USART1_UART_Init+0xb8>)
 80024ee:	f7ff fc71 	bl	8001dd4 <LL_USART_Enable>
  LL_USART_ConfigHalfDuplexMode(USART1);
 80024f2:	4804      	ldr	r0, [pc, #16]	@ (8002504 <MX_USART1_UART_Init+0xb8>)
 80024f4:	f7ff fc94 	bl	8001e20 <LL_USART_ConfigHalfDuplexMode>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024f8:	bf00      	nop
 80024fa:	3738      	adds	r7, #56	@ 0x38
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40020000 	.word	0x40020000
 8002504:	40011000 	.word	0x40011000

08002508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08e      	sub	sp, #56	@ 0x38
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800250e:	f107 031c 	add.w	r3, r7, #28
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	609a      	str	r2, [r3, #8]
 800251a:	60da      	str	r2, [r3, #12]
 800251c:	611a      	str	r2, [r3, #16]
 800251e:	615a      	str	r2, [r3, #20]
 8002520:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002522:	1d3b      	adds	r3, r7, #4
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	611a      	str	r2, [r3, #16]
 8002530:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002532:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002536:	f7ff fcd9 	bl	8001eec <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800253a:	2008      	movs	r0, #8
 800253c:	f7ff fcbe 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  PD3   ------> USART2_CTS
  PD4   ------> USART2_RTS
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|Telm1_TX_Pin|Telm1_RX_Pin;
 8002540:	2378      	movs	r3, #120	@ 0x78
 8002542:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002544:	2302      	movs	r3, #2
 8002546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002554:	2307      	movs	r3, #7
 8002556:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002558:	1d3b      	adds	r3, r7, #4
 800255a:	4619      	mov	r1, r3
 800255c:	4818      	ldr	r0, [pc, #96]	@ (80025c0 <MX_USART2_UART_Init+0xb8>)
 800255e:	f003 f974 	bl	800584a <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002562:	f7ff faa9 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8002566:	4603      	mov	r3, r0
 8002568:	2200      	movs	r2, #0
 800256a:	2100      	movs	r1, #0
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff faf9 	bl	8001b64 <NVIC_EncodePriority>
 8002572:	4603      	mov	r3, r0
 8002574:	4619      	mov	r1, r3
 8002576:	2026      	movs	r0, #38	@ 0x26
 8002578:	f7ff faca 	bl	8001b10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800257c:	2026      	movs	r0, #38	@ 0x26
 800257e:	f7ff faa9 	bl	8001ad4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 8002582:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002586:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002590:	2300      	movs	r3, #0
 8002592:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002594:	230c      	movs	r3, #12
 8002596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002598:	2300      	movs	r3, #0
 800259a:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800259c:	2300      	movs	r3, #0
 800259e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80025a0:	f107 031c 	add.w	r3, r7, #28
 80025a4:	4619      	mov	r1, r3
 80025a6:	4807      	ldr	r0, [pc, #28]	@ (80025c4 <MX_USART2_UART_Init+0xbc>)
 80025a8:	f004 f8d6 	bl	8006758 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80025ac:	4805      	ldr	r0, [pc, #20]	@ (80025c4 <MX_USART2_UART_Init+0xbc>)
 80025ae:	f7ff fc21 	bl	8001df4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80025b2:	4804      	ldr	r0, [pc, #16]	@ (80025c4 <MX_USART2_UART_Init+0xbc>)
 80025b4:	f7ff fc0e 	bl	8001dd4 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025b8:	bf00      	nop
 80025ba:	3738      	adds	r7, #56	@ 0x38
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40020c00 	.word	0x40020c00
 80025c4:	40004400 	.word	0x40004400

080025c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08e      	sub	sp, #56	@ 0x38
 80025cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80025ce:	f107 031c 	add.w	r3, r7, #28
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	605a      	str	r2, [r3, #4]
 80025d8:	609a      	str	r2, [r3, #8]
 80025da:	60da      	str	r2, [r3, #12]
 80025dc:	611a      	str	r2, [r3, #16]
 80025de:	615a      	str	r2, [r3, #20]
 80025e0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e2:	1d3b      	adds	r3, r7, #4
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
 80025f0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 80025f2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80025f6:	f7ff fc79 	bl	8001eec <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80025fa:	2008      	movs	r0, #8
 80025fc:	f7ff fc5e 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  PD11   ------> USART3_CTS
  PD12   ------> USART3_RTS
  */
  GPIO_InitStruct.Pin = Telm2_TX_Pin|Telm2_RX_Pin|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002600:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
 8002604:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002606:	2302      	movs	r3, #2
 8002608:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800260a:	2303      	movs	r3, #3
 800260c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002616:	2307      	movs	r3, #7
 8002618:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800261a:	1d3b      	adds	r3, r7, #4
 800261c:	4619      	mov	r1, r3
 800261e:	4811      	ldr	r0, [pc, #68]	@ (8002664 <MX_USART3_UART_Init+0x9c>)
 8002620:	f003 f913 	bl	800584a <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002624:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002628:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800262a:	2300      	movs	r3, #0
 800262c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800262e:	2300      	movs	r3, #0
 8002630:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002632:	2300      	movs	r3, #0
 8002634:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002636:	230c      	movs	r3, #12
 8002638:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800263a:	2300      	movs	r3, #0
 800263c:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800263e:	2300      	movs	r3, #0
 8002640:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8002642:	f107 031c 	add.w	r3, r7, #28
 8002646:	4619      	mov	r1, r3
 8002648:	4807      	ldr	r0, [pc, #28]	@ (8002668 <MX_USART3_UART_Init+0xa0>)
 800264a:	f004 f885 	bl	8006758 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 800264e:	4806      	ldr	r0, [pc, #24]	@ (8002668 <MX_USART3_UART_Init+0xa0>)
 8002650:	f7ff fbd0 	bl	8001df4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8002654:	4804      	ldr	r0, [pc, #16]	@ (8002668 <MX_USART3_UART_Init+0xa0>)
 8002656:	f7ff fbbd 	bl	8001dd4 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800265a:	bf00      	nop
 800265c:	3738      	adds	r7, #56	@ 0x38
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40020c00 	.word	0x40020c00
 8002668:	40004800 	.word	0x40004800

0800266c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002672:	463b      	mov	r3, r7
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
 8002680:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8002682:	2010      	movs	r0, #16
 8002684:	f7ff fc1a 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002688:	2080      	movs	r0, #128	@ 0x80
 800268a:	f7ff fc17 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800268e:	2004      	movs	r0, #4
 8002690:	f7ff fc14 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002694:	2001      	movs	r0, #1
 8002696:	f7ff fc11 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800269a:	2008      	movs	r0, #8
 800269c:	f7ff fc0e 	bl	8001ebc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, LED_BLUE_Pin|LL_GPIO_PIN_5|LED_RED_Pin|LED_YELLOW_Pin);
 80026a0:	2127      	movs	r1, #39	@ 0x27
 80026a2:	4814      	ldr	r0, [pc, #80]	@ (80026f4 <MX_GPIO_Init+0x88>)
 80026a4:	f7ff fbfb 	bl	8001e9e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80026a8:	2102      	movs	r1, #2
 80026aa:	4813      	ldr	r0, [pc, #76]	@ (80026f8 <MX_GPIO_Init+0x8c>)
 80026ac:	f7ff fbf7 	bl	8001e9e <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_BLUE_Pin|LL_GPIO_PIN_5|LED_RED_Pin|LED_YELLOW_Pin;
 80026b0:	2327      	movs	r3, #39	@ 0x27
 80026b2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026b4:	2301      	movs	r3, #1
 80026b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026c0:	2300      	movs	r3, #0
 80026c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026c4:	463b      	mov	r3, r7
 80026c6:	4619      	mov	r1, r3
 80026c8:	480a      	ldr	r0, [pc, #40]	@ (80026f4 <MX_GPIO_Init+0x88>)
 80026ca:	f003 f8be 	bl	800584a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 80026ce:	2302      	movs	r3, #2
 80026d0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026d2:	2301      	movs	r3, #1
 80026d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 80026e2:	463b      	mov	r3, r7
 80026e4:	4619      	mov	r1, r3
 80026e6:	4804      	ldr	r0, [pc, #16]	@ (80026f8 <MX_GPIO_Init+0x8c>)
 80026e8:	f003 f8af 	bl	800584a <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80026ec:	bf00      	nop
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40020800 	.word	0x40020800

080026fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002700:	b672      	cpsid	i
}
 8002702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002704:	bf00      	nop
 8002706:	e7fd      	b.n	8002704 <Error_Handler+0x8>

08002708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_MspInit+0x4c>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	4a0f      	ldr	r2, [pc, #60]	@ (8002754 <HAL_MspInit+0x4c>)
 8002718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800271c:	6453      	str	r3, [r2, #68]	@ 0x44
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <HAL_MspInit+0x4c>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <HAL_MspInit+0x4c>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	4a08      	ldr	r2, [pc, #32]	@ (8002754 <HAL_MspInit+0x4c>)
 8002734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002738:	6413      	str	r3, [r2, #64]	@ 0x40
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_MspInit+0x4c>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800

08002758 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08a      	sub	sp, #40	@ 0x28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	609a      	str	r2, [r3, #8]
 800276c:	60da      	str	r2, [r3, #12]
 800276e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a19      	ldr	r2, [pc, #100]	@ (80027dc <HAL_UART_MspInit+0x84>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d12c      	bne.n	80027d4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 8002780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002782:	4a17      	ldr	r2, [pc, #92]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 8002784:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002788:	6413      	str	r3, [r2, #64]	@ 0x40
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002792:	613b      	str	r3, [r7, #16]
 8002794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	4a10      	ldr	r2, [pc, #64]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 80027a0:	f043 0304 	orr.w	r3, r3, #4
 80027a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <HAL_UART_MspInit+0x88>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80027b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c0:	2303      	movs	r3, #3
 80027c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80027c4:	2308      	movs	r3, #8
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027c8:	f107 0314 	add.w	r3, r7, #20
 80027cc:	4619      	mov	r1, r3
 80027ce:	4805      	ldr	r0, [pc, #20]	@ (80027e4 <HAL_UART_MspInit+0x8c>)
 80027d0:	f000 fba8 	bl	8002f24 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80027d4:	bf00      	nop
 80027d6:	3728      	adds	r7, #40	@ 0x28
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40004c00 	.word	0x40004c00
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020800 	.word	0x40020800

080027e8 <LL_TIM_SetCounter>:
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_TIM_ClearFlag_UPDATE>:
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f06f 0201 	mvn.w	r2, #1
 8002812:	611a      	str	r2, [r3, #16]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <LL_USART_IsActiveFlag_RXNE>:
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0320 	and.w	r3, r3, #32
 8002856:	2b20      	cmp	r3, #32
 8002858:	bf0c      	ite	eq
 800285a:	2301      	moveq	r3, #1
 800285c:	2300      	movne	r3, #0
 800285e:	b2db      	uxtb	r3, r3
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <LL_USART_ClearFlag_RXNE>:
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f06f 0220 	mvn.w	r2, #32
 800287a:	601a      	str	r2, [r3, #0]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_USART_ReceiveData8>:
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	b2db      	uxtb	r3, r3
}
 8002896:	4618      	mov	r0, r3
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028a2:	b480      	push	{r7}
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028a6:	bf00      	nop
 80028a8:	e7fd      	b.n	80028a6 <NMI_Handler+0x4>

080028aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ae:	bf00      	nop
 80028b0:	e7fd      	b.n	80028ae <HardFault_Handler+0x4>

080028b2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028b2:	b480      	push	{r7}
 80028b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028b6:	bf00      	nop
 80028b8:	e7fd      	b.n	80028b6 <MemManage_Handler+0x4>

080028ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028be:	bf00      	nop
 80028c0:	e7fd      	b.n	80028be <BusFault_Handler+0x4>

080028c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028c2:	b480      	push	{r7}
 80028c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028c6:	bf00      	nop
 80028c8:	e7fd      	b.n	80028c6 <UsageFault_Handler+0x4>

080028ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ca:	b480      	push	{r7}
 80028cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028f8:	f000 f9be 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028fc:	bf00      	nop
 80028fe:	bd80      	pop	{r7, pc}

08002900 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART1))
 8002906:	480f      	ldr	r0, [pc, #60]	@ (8002944 <USART1_IRQHandler+0x44>)
 8002908:	f7ff ff9d 	bl	8002846 <LL_USART_IsActiveFlag_RXNE>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d013      	beq.n	800293a <USART1_IRQHandler+0x3a>
	{
		LL_USART_ClearFlag_RXNE(USART1);
 8002912:	480c      	ldr	r0, [pc, #48]	@ (8002944 <USART1_IRQHandler+0x44>)
 8002914:	f7ff ffaa 	bl	800286c <LL_USART_ClearFlag_RXNE>
		uint8_t uart1_rx_data = LL_USART_ReceiveData8(USART1);
 8002918:	480a      	ldr	r0, [pc, #40]	@ (8002944 <USART1_IRQHandler+0x44>)
 800291a:	f7ff ffb5 	bl	8002888 <LL_USART_ReceiveData8>
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
		SRXL2_flag = 0b11;
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <USART1_IRQHandler+0x48>)
 8002924:	2203      	movs	r2, #3
 8002926:	701a      	strb	r2, [r3, #0]

		LL_TIM_SetCounter(TIM14, 0);
 8002928:	2100      	movs	r1, #0
 800292a:	4808      	ldr	r0, [pc, #32]	@ (800294c <USART1_IRQHandler+0x4c>)
 800292c:	f7ff ff5c 	bl	80027e8 <LL_TIM_SetCounter>

		RB_write(&SRXL2_RingFifo, uart1_rx_data);
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	4619      	mov	r1, r3
 8002934:	4806      	ldr	r0, [pc, #24]	@ (8002950 <USART1_IRQHandler+0x50>)
 8002936:	f7fe fbcf 	bl	80010d8 <RB_write>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40011000 	.word	0x40011000
 8002948:	20000314 	.word	0x20000314
 800294c:	40002000 	.word	0x40002000
 8002950:	20000308 	.word	0x20000308

08002954 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	if(LL_USART_IsActiveFlag_RXNE(USART2))
 8002958:	480a      	ldr	r0, [pc, #40]	@ (8002984 <USART2_IRQHandler+0x30>)
 800295a:	f7ff ff74 	bl	8002846 <LL_USART_IsActiveFlag_RXNE>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00c      	beq.n	800297e <USART2_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART2);
 8002964:	4807      	ldr	r0, [pc, #28]	@ (8002984 <USART2_IRQHandler+0x30>)
 8002966:	f7ff ff81 	bl	800286c <LL_USART_ClearFlag_RXNE>

		uart2_rx_data = LL_USART_ReceiveData8(USART2);
 800296a:	4806      	ldr	r0, [pc, #24]	@ (8002984 <USART2_IRQHandler+0x30>)
 800296c:	f7ff ff8c 	bl	8002888 <LL_USART_ReceiveData8>
 8002970:	4603      	mov	r3, r0
 8002972:	461a      	mov	r2, r3
 8002974:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <USART2_IRQHandler+0x34>)
 8002976:	701a      	strb	r2, [r3, #0]
		uart2_rx_flag = 1;
 8002978:	4b04      	ldr	r3, [pc, #16]	@ (800298c <USART2_IRQHandler+0x38>)
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40004400 	.word	0x40004400
 8002988:	200003bd 	.word	0x200003bd
 800298c:	200003bc 	.word	0x200003bc

08002990 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM14))
 8002994:	4811      	ldr	r0, [pc, #68]	@ (80029dc <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 8002996:	f7ff ff43 	bl	8002820 <LL_TIM_IsActiveFlag_UPDATE>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d01b      	beq.n	80029d8 <TIM8_TRG_COM_TIM14_IRQHandler+0x48>
	{

		LL_TIM_ClearFlag_UPDATE(TIM14);
 80029a0:	480e      	ldr	r0, [pc, #56]	@ (80029dc <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 80029a2:	f7ff ff2f 	bl	8002804 <LL_TIM_ClearFlag_UPDATE>

		// 수신 인터럽트 이후 0
		if(SRXL2_flag>>1){
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	085b      	lsrs	r3, r3, #1
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00b      	beq.n	80029ca <TIM8_TRG_COM_TIM14_IRQHandler+0x3a>
			SRXL2_flag &= 0b01;
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 80029be:	701a      	strb	r2, [r3, #0]

			LL_TIM_SetCounter(TIM14, 0);
 80029c0:	2100      	movs	r1, #0
 80029c2:	4806      	ldr	r0, [pc, #24]	@ (80029dc <TIM8_TRG_COM_TIM14_IRQHandler+0x4c>)
 80029c4:	f7ff ff10 	bl	80027e8 <LL_TIM_SetCounter>
	}
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80029c8:	e006      	b.n	80029d8 <TIM8_TRG_COM_TIM14_IRQHandler+0x48>
			SRXL2_flag |= 0b10;
 80029ca:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	f043 0302 	orr.w	r3, r3, #2
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	4b02      	ldr	r3, [pc, #8]	@ (80029e0 <TIM8_TRG_COM_TIM14_IRQHandler+0x50>)
 80029d6:	701a      	strb	r2, [r3, #0]
}
 80029d8:	bf00      	nop
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40002000 	.word	0x40002000
 80029e0:	20000314 	.word	0x20000314

080029e4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80029f8:	4802      	ldr	r0, [pc, #8]	@ (8002a04 <OTG_FS_IRQHandler+0x10>)
 80029fa:	f000 fd73 	bl	80034e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200018a8 	.word	0x200018a8

08002a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return 1;
 8002a0c:	2301      	movs	r3, #1
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <_kill>:

int _kill(int pid, int sig)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a22:	f008 fdf1 	bl	800b608 <__errno>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2216      	movs	r2, #22
 8002a2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_exit>:

void _exit (int status)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a40:	f04f 31ff 	mov.w	r1, #4294967295
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff ffe7 	bl	8002a18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a4a:	bf00      	nop
 8002a4c:	e7fd      	b.n	8002a4a <_exit+0x12>

08002a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	e00a      	b.n	8002a76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a60:	f3af 8000 	nop.w
 8002a64:	4601      	mov	r1, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	60ba      	str	r2, [r7, #8]
 8002a6c:	b2ca      	uxtb	r2, r1
 8002a6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3301      	adds	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	dbf0      	blt.n	8002a60 <_read+0x12>
  }

  return len;
 8002a7e:	687b      	ldr	r3, [r7, #4]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ab0:	605a      	str	r2, [r3, #4]
  return 0;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <_isatty>:

int _isatty(int file)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ac8:	2301      	movs	r3, #1
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002af8:	4a14      	ldr	r2, [pc, #80]	@ (8002b4c <_sbrk+0x5c>)
 8002afa:	4b15      	ldr	r3, [pc, #84]	@ (8002b50 <_sbrk+0x60>)
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b04:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <_sbrk+0x64>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d102      	bne.n	8002b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b0c:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <_sbrk+0x64>)
 8002b0e:	4a12      	ldr	r2, [pc, #72]	@ (8002b58 <_sbrk+0x68>)
 8002b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b12:	4b10      	ldr	r3, [pc, #64]	@ (8002b54 <_sbrk+0x64>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d207      	bcs.n	8002b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b20:	f008 fd72 	bl	800b608 <__errno>
 8002b24:	4603      	mov	r3, r0
 8002b26:	220c      	movs	r2, #12
 8002b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2e:	e009      	b.n	8002b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b30:	4b08      	ldr	r3, [pc, #32]	@ (8002b54 <_sbrk+0x64>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b36:	4b07      	ldr	r3, [pc, #28]	@ (8002b54 <_sbrk+0x64>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	4a05      	ldr	r2, [pc, #20]	@ (8002b54 <_sbrk+0x64>)
 8002b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b42:	68fb      	ldr	r3, [r7, #12]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	20020000 	.word	0x20020000
 8002b50:	00000400 	.word	0x00000400
 8002b54:	200003c0 	.word	0x200003c0
 8002b58:	200020f8 	.word	0x200020f8

08002b5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b60:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <SystemInit+0x20>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b66:	4a05      	ldr	r2, [pc, #20]	@ (8002b7c <SystemInit+0x20>)
 8002b68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bb8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b84:	f7ff ffea 	bl	8002b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b88:	480c      	ldr	r0, [pc, #48]	@ (8002bbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b8a:	490d      	ldr	r1, [pc, #52]	@ (8002bc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b90:	e002      	b.n	8002b98 <LoopCopyDataInit>

08002b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b96:	3304      	adds	r3, #4

08002b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b9c:	d3f9      	bcc.n	8002b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ba0:	4c0a      	ldr	r4, [pc, #40]	@ (8002bcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ba4:	e001      	b.n	8002baa <LoopFillZerobss>

08002ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ba8:	3204      	adds	r2, #4

08002baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bac:	d3fb      	bcc.n	8002ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bae:	f008 fd31 	bl	800b614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bb2:	f7ff f9e1 	bl	8001f78 <main>
  bx  lr    
 8002bb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002bb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bc0:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8002bc4:	0800d64c 	.word	0x0800d64c
  ldr r2, =_sbss
 8002bc8:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8002bcc:	200020f8 	.word	0x200020f8

08002bd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bd0:	e7fe      	b.n	8002bd0 <ADC_IRQHandler>
	...

08002bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c14 <HAL_Init+0x40>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c14 <HAL_Init+0x40>)
 8002bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002be2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002be4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c14 <HAL_Init+0x40>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a0a      	ldr	r2, [pc, #40]	@ (8002c14 <HAL_Init+0x40>)
 8002bea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf0:	4b08      	ldr	r3, [pc, #32]	@ (8002c14 <HAL_Init+0x40>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a07      	ldr	r2, [pc, #28]	@ (8002c14 <HAL_Init+0x40>)
 8002bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bfc:	2003      	movs	r0, #3
 8002bfe:	f000 f94f 	bl	8002ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c02:	200f      	movs	r0, #15
 8002c04:	f000 f808 	bl	8002c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c08:	f7ff fd7e 	bl	8002708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40023c00 	.word	0x40023c00

08002c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c20:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <HAL_InitTick+0x54>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <HAL_InitTick+0x58>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f967 	bl	8002f0a <HAL_SYSTICK_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e00e      	b.n	8002c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b0f      	cmp	r3, #15
 8002c4a:	d80a      	bhi.n	8002c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	f000 f92f 	bl	8002eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4a06      	ldr	r2, [pc, #24]	@ (8002c74 <HAL_InitTick+0x5c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000008 	.word	0x20000008
 8002c74:	20000004 	.word	0x20000004

08002c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <HAL_IncTick+0x20>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <HAL_IncTick+0x24>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <HAL_IncTick+0x24>)
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	20000008 	.word	0x20000008
 8002c9c:	200003c4 	.word	0x200003c4

08002ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	@ (8002cb4 <HAL_GetTick+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	200003c4 	.word	0x200003c4

08002cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc0:	f7ff ffee 	bl	8002ca0 <HAL_GetTick>
 8002cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd0:	d005      	beq.n	8002cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <HAL_Delay+0x44>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4413      	add	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cde:	bf00      	nop
 8002ce0:	f7ff ffde 	bl	8002ca0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d8f7      	bhi.n	8002ce0 <HAL_Delay+0x28>
  {
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000008 	.word	0x20000008

08002d00 <__NVIC_SetPriorityGrouping>:
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <__NVIC_SetPriorityGrouping+0x44>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d32:	4a04      	ldr	r2, [pc, #16]	@ (8002d44 <__NVIC_SetPriorityGrouping+0x44>)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	60d3      	str	r3, [r2, #12]
}
 8002d38:	bf00      	nop
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <__NVIC_GetPriorityGrouping>:
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d4c:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <__NVIC_GetPriorityGrouping+0x18>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	0a1b      	lsrs	r3, r3, #8
 8002d52:	f003 0307 	and.w	r3, r3, #7
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	e000ed00 	.word	0xe000ed00

08002d64 <__NVIC_EnableIRQ>:
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	db0b      	blt.n	8002d8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	f003 021f 	and.w	r2, r3, #31
 8002d7c:	4907      	ldr	r1, [pc, #28]	@ (8002d9c <__NVIC_EnableIRQ+0x38>)
 8002d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d82:	095b      	lsrs	r3, r3, #5
 8002d84:	2001      	movs	r0, #1
 8002d86:	fa00 f202 	lsl.w	r2, r0, r2
 8002d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000e100 	.word	0xe000e100

08002da0 <__NVIC_SetPriority>:
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	6039      	str	r1, [r7, #0]
 8002daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	db0a      	blt.n	8002dca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	490c      	ldr	r1, [pc, #48]	@ (8002dec <__NVIC_SetPriority+0x4c>)
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	0112      	lsls	r2, r2, #4
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002dc8:	e00a      	b.n	8002de0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	4908      	ldr	r1, [pc, #32]	@ (8002df0 <__NVIC_SetPriority+0x50>)
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	f003 030f 	and.w	r3, r3, #15
 8002dd6:	3b04      	subs	r3, #4
 8002dd8:	0112      	lsls	r2, r2, #4
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	440b      	add	r3, r1
 8002dde:	761a      	strb	r2, [r3, #24]
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000e100 	.word	0xe000e100
 8002df0:	e000ed00 	.word	0xe000ed00

08002df4 <NVIC_EncodePriority>:
{
 8002df4:	b480      	push	{r7}
 8002df6:	b089      	sub	sp, #36	@ 0x24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f1c3 0307 	rsb	r3, r3, #7
 8002e0e:	2b04      	cmp	r3, #4
 8002e10:	bf28      	it	cs
 8002e12:	2304      	movcs	r3, #4
 8002e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	3304      	adds	r3, #4
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d902      	bls.n	8002e24 <NVIC_EncodePriority+0x30>
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3b03      	subs	r3, #3
 8002e22:	e000      	b.n	8002e26 <NVIC_EncodePriority+0x32>
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e28:	f04f 32ff 	mov.w	r2, #4294967295
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43da      	mvns	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	401a      	ands	r2, r3
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	fa01 f303 	lsl.w	r3, r1, r3
 8002e46:	43d9      	mvns	r1, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e4c:	4313      	orrs	r3, r2
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3724      	adds	r7, #36	@ 0x24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
	...

08002e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e6c:	d301      	bcc.n	8002e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e00f      	b.n	8002e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e72:	4a0a      	ldr	r2, [pc, #40]	@ (8002e9c <SysTick_Config+0x40>)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e7a:	210f      	movs	r1, #15
 8002e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e80:	f7ff ff8e 	bl	8002da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e84:	4b05      	ldr	r3, [pc, #20]	@ (8002e9c <SysTick_Config+0x40>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e8a:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <SysTick_Config+0x40>)
 8002e8c:	2207      	movs	r2, #7
 8002e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	e000e010 	.word	0xe000e010

08002ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7ff ff29 	bl	8002d00 <__NVIC_SetPriorityGrouping>
}
 8002eae:	bf00      	nop
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b086      	sub	sp, #24
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	607a      	str	r2, [r7, #4]
 8002ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec8:	f7ff ff3e 	bl	8002d48 <__NVIC_GetPriorityGrouping>
 8002ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	68b9      	ldr	r1, [r7, #8]
 8002ed2:	6978      	ldr	r0, [r7, #20]
 8002ed4:	f7ff ff8e 	bl	8002df4 <NVIC_EncodePriority>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ede:	4611      	mov	r1, r2
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff5d 	bl	8002da0 <__NVIC_SetPriority>
}
 8002ee6:	bf00      	nop
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ff31 	bl	8002d64 <__NVIC_EnableIRQ>
}
 8002f02:	bf00      	nop
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff ffa2 	bl	8002e5c <SysTick_Config>
 8002f18:	4603      	mov	r3, r0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b089      	sub	sp, #36	@ 0x24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
 8002f3e:	e16b      	b.n	8003218 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f40:	2201      	movs	r2, #1
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4013      	ands	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	f040 815a 	bne.w	8003212 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d005      	beq.n	8002f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d130      	bne.n	8002fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	2203      	movs	r2, #3
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fac:	2201      	movs	r2, #1
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 0201 	and.w	r2, r3, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	2b03      	cmp	r3, #3
 8002fe2:	d017      	beq.n	8003014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	2203      	movs	r2, #3
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0303 	and.w	r3, r3, #3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d123      	bne.n	8003068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	08da      	lsrs	r2, r3, #3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3208      	adds	r2, #8
 8003028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800302c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	220f      	movs	r2, #15
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	08da      	lsrs	r2, r3, #3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	3208      	adds	r2, #8
 8003062:	69b9      	ldr	r1, [r7, #24]
 8003064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 0203 	and.w	r2, r3, #3
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f000 80b4 	beq.w	8003212 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	4b60      	ldr	r3, [pc, #384]	@ (8003230 <HAL_GPIO_Init+0x30c>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b2:	4a5f      	ldr	r2, [pc, #380]	@ (8003230 <HAL_GPIO_Init+0x30c>)
 80030b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003230 <HAL_GPIO_Init+0x30c>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003234 <HAL_GPIO_Init+0x310>)
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	089b      	lsrs	r3, r3, #2
 80030cc:	3302      	adds	r3, #2
 80030ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	220f      	movs	r2, #15
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a52      	ldr	r2, [pc, #328]	@ (8003238 <HAL_GPIO_Init+0x314>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d02b      	beq.n	800314a <HAL_GPIO_Init+0x226>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a51      	ldr	r2, [pc, #324]	@ (800323c <HAL_GPIO_Init+0x318>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d025      	beq.n	8003146 <HAL_GPIO_Init+0x222>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a50      	ldr	r2, [pc, #320]	@ (8003240 <HAL_GPIO_Init+0x31c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d01f      	beq.n	8003142 <HAL_GPIO_Init+0x21e>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a4f      	ldr	r2, [pc, #316]	@ (8003244 <HAL_GPIO_Init+0x320>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d019      	beq.n	800313e <HAL_GPIO_Init+0x21a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a4e      	ldr	r2, [pc, #312]	@ (8003248 <HAL_GPIO_Init+0x324>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d013      	beq.n	800313a <HAL_GPIO_Init+0x216>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a4d      	ldr	r2, [pc, #308]	@ (800324c <HAL_GPIO_Init+0x328>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00d      	beq.n	8003136 <HAL_GPIO_Init+0x212>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a4c      	ldr	r2, [pc, #304]	@ (8003250 <HAL_GPIO_Init+0x32c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d007      	beq.n	8003132 <HAL_GPIO_Init+0x20e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a4b      	ldr	r2, [pc, #300]	@ (8003254 <HAL_GPIO_Init+0x330>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d101      	bne.n	800312e <HAL_GPIO_Init+0x20a>
 800312a:	2307      	movs	r3, #7
 800312c:	e00e      	b.n	800314c <HAL_GPIO_Init+0x228>
 800312e:	2308      	movs	r3, #8
 8003130:	e00c      	b.n	800314c <HAL_GPIO_Init+0x228>
 8003132:	2306      	movs	r3, #6
 8003134:	e00a      	b.n	800314c <HAL_GPIO_Init+0x228>
 8003136:	2305      	movs	r3, #5
 8003138:	e008      	b.n	800314c <HAL_GPIO_Init+0x228>
 800313a:	2304      	movs	r3, #4
 800313c:	e006      	b.n	800314c <HAL_GPIO_Init+0x228>
 800313e:	2303      	movs	r3, #3
 8003140:	e004      	b.n	800314c <HAL_GPIO_Init+0x228>
 8003142:	2302      	movs	r3, #2
 8003144:	e002      	b.n	800314c <HAL_GPIO_Init+0x228>
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <HAL_GPIO_Init+0x228>
 800314a:	2300      	movs	r3, #0
 800314c:	69fa      	ldr	r2, [r7, #28]
 800314e:	f002 0203 	and.w	r2, r2, #3
 8003152:	0092      	lsls	r2, r2, #2
 8003154:	4093      	lsls	r3, r2
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4313      	orrs	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800315c:	4935      	ldr	r1, [pc, #212]	@ (8003234 <HAL_GPIO_Init+0x310>)
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	089b      	lsrs	r3, r3, #2
 8003162:	3302      	adds	r3, #2
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800316a:	4b3b      	ldr	r3, [pc, #236]	@ (8003258 <HAL_GPIO_Init+0x334>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	43db      	mvns	r3, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800318e:	4a32      	ldr	r2, [pc, #200]	@ (8003258 <HAL_GPIO_Init+0x334>)
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003194:	4b30      	ldr	r3, [pc, #192]	@ (8003258 <HAL_GPIO_Init+0x334>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031b8:	4a27      	ldr	r2, [pc, #156]	@ (8003258 <HAL_GPIO_Init+0x334>)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031be:	4b26      	ldr	r3, [pc, #152]	@ (8003258 <HAL_GPIO_Init+0x334>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	43db      	mvns	r3, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003258 <HAL_GPIO_Init+0x334>)
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003258 <HAL_GPIO_Init+0x334>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	43db      	mvns	r3, r3
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	4013      	ands	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d003      	beq.n	800320c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4313      	orrs	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800320c:	4a12      	ldr	r2, [pc, #72]	@ (8003258 <HAL_GPIO_Init+0x334>)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	3301      	adds	r3, #1
 8003216:	61fb      	str	r3, [r7, #28]
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	2b0f      	cmp	r3, #15
 800321c:	f67f ae90 	bls.w	8002f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003220:	bf00      	nop
 8003222:	bf00      	nop
 8003224:	3724      	adds	r7, #36	@ 0x24
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	40023800 	.word	0x40023800
 8003234:	40013800 	.word	0x40013800
 8003238:	40020000 	.word	0x40020000
 800323c:	40020400 	.word	0x40020400
 8003240:	40020800 	.word	0x40020800
 8003244:	40020c00 	.word	0x40020c00
 8003248:	40021000 	.word	0x40021000
 800324c:	40021400 	.word	0x40021400
 8003250:	40021800 	.word	0x40021800
 8003254:	40021c00 	.word	0x40021c00
 8003258:	40013c00 	.word	0x40013c00

0800325c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af02      	add	r7, sp, #8
 8003262:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e101      	b.n	8003472 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d106      	bne.n	800328e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f007 f805 	bl	800a298 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2203      	movs	r2, #3
 8003292:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800329c:	d102      	bne.n	80032a4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f003 fbec 	bl	8006a86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7c1a      	ldrb	r2, [r3, #16]
 80032b6:	f88d 2000 	strb.w	r2, [sp]
 80032ba:	3304      	adds	r3, #4
 80032bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032be:	f003 facb 	bl	8006858 <USB_CoreInit>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0ce      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f003 fbe4 	bl	8006aa8 <USB_SetCurrentMode>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0bf      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
 80032f6:	e04a      	b.n	800338e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	3315      	adds	r3, #21
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800330c:	7bfa      	ldrb	r2, [r7, #15]
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3314      	adds	r3, #20
 800331c:	7bfa      	ldrb	r2, [r7, #15]
 800331e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	b298      	uxth	r0, r3
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	332e      	adds	r3, #46	@ 0x2e
 8003334:	4602      	mov	r2, r0
 8003336:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003338:	7bfa      	ldrb	r2, [r7, #15]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	4413      	add	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3318      	adds	r3, #24
 8003348:	2200      	movs	r2, #0
 800334a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800334c:	7bfa      	ldrb	r2, [r7, #15]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4413      	add	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	331c      	adds	r3, #28
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003360:	7bfa      	ldrb	r2, [r7, #15]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4413      	add	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	3320      	adds	r3, #32
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003374:	7bfa      	ldrb	r2, [r7, #15]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	3324      	adds	r3, #36	@ 0x24
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003388:	7bfb      	ldrb	r3, [r7, #15]
 800338a:	3301      	adds	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	791b      	ldrb	r3, [r3, #4]
 8003392:	7bfa      	ldrb	r2, [r7, #15]
 8003394:	429a      	cmp	r2, r3
 8003396:	d3af      	bcc.n	80032f8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	e044      	b.n	8003428 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800339e:	7bfa      	ldrb	r2, [r7, #15]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033b4:	7bfa      	ldrb	r2, [r7, #15]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80033c6:	7bfa      	ldrb	r2, [r7, #15]
 80033c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033ca:	7bfa      	ldrb	r2, [r7, #15]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80033e0:	7bfa      	ldrb	r2, [r7, #15]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033f6:	7bfa      	ldrb	r2, [r7, #15]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800340c:	7bfa      	ldrb	r2, [r7, #15]
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	4413      	add	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	3301      	adds	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	791b      	ldrb	r3, [r3, #4]
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	429a      	cmp	r2, r3
 8003430:	d3b5      	bcc.n	800339e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	7c1a      	ldrb	r2, [r3, #16]
 800343a:	f88d 2000 	strb.w	r2, [sp]
 800343e:	3304      	adds	r3, #4
 8003440:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003442:	f003 fb7d 	bl	8006b40 <USB_DevInit>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e00c      	b.n	8003472 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f004 fbc7 	bl	8007bfe <USB_DevDisconnect>

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_PCD_Start+0x1c>
 8003492:	2302      	movs	r3, #2
 8003494:	e022      	b.n	80034dc <HAL_PCD_Start+0x62>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d105      	bne.n	80034be <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 face 	bl	8006a64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f004 fb75 	bl	8007bbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80034e4:	b590      	push	{r4, r7, lr}
 80034e6:	b08d      	sub	sp, #52	@ 0x34
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f004 fc33 	bl	8007d66 <USB_GetMode>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 848c 	bne.w	8003e20 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f004 fb97 	bl	8007c40 <USB_ReadInterrupts>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 8482 	beq.w	8003e1e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	0a1b      	lsrs	r3, r3, #8
 8003524:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f004 fb84 	bl	8007c40 <USB_ReadInterrupts>
 8003538:	4603      	mov	r3, r0
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b02      	cmp	r3, #2
 8003540:	d107      	bne.n	8003552 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	695a      	ldr	r2, [r3, #20]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f002 0202 	and.w	r2, r2, #2
 8003550:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f004 fb72 	bl	8007c40 <USB_ReadInterrupts>
 800355c:	4603      	mov	r3, r0
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	2b10      	cmp	r3, #16
 8003564:	d161      	bne.n	800362a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699a      	ldr	r2, [r3, #24]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0210 	bic.w	r2, r2, #16
 8003574:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	f003 020f 	and.w	r2, r3, #15
 8003582:	4613      	mov	r3, r2
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	4413      	add	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	4413      	add	r3, r2
 8003592:	3304      	adds	r3, #4
 8003594:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800359c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035a0:	d124      	bne.n	80035ec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d035      	beq.n	800361a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80035b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035bc:	b29b      	uxth	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	6a38      	ldr	r0, [r7, #32]
 80035c2:	f004 f9a9 	bl	8007918 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	091b      	lsrs	r3, r3, #4
 80035ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035d2:	441a      	add	r2, r3
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	695a      	ldr	r2, [r3, #20]
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	091b      	lsrs	r3, r3, #4
 80035e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035e4:	441a      	add	r2, r3
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	615a      	str	r2, [r3, #20]
 80035ea:	e016      	b.n	800361a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80035f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80035f6:	d110      	bne.n	800361a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035fe:	2208      	movs	r2, #8
 8003600:	4619      	mov	r1, r3
 8003602:	6a38      	ldr	r0, [r7, #32]
 8003604:	f004 f988 	bl	8007918 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	695a      	ldr	r2, [r3, #20]
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	091b      	lsrs	r3, r3, #4
 8003610:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003614:	441a      	add	r2, r3
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699a      	ldr	r2, [r3, #24]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f042 0210 	orr.w	r2, r2, #16
 8003628:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f004 fb06 	bl	8007c40 <USB_ReadInterrupts>
 8003634:	4603      	mov	r3, r0
 8003636:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800363a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800363e:	f040 80a7 	bne.w	8003790 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f004 fb0b 	bl	8007c66 <USB_ReadDevAllOutEpInterrupt>
 8003650:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003652:	e099      	b.n	8003788 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 808e 	beq.w	800377c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003666:	b2d2      	uxtb	r2, r2
 8003668:	4611      	mov	r1, r2
 800366a:	4618      	mov	r0, r3
 800366c:	f004 fb2f 	bl	8007cce <USB_ReadDevOutEPInterrupt>
 8003670:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00c      	beq.n	8003696 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800367c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367e:	015a      	lsls	r2, r3, #5
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	4413      	add	r3, r2
 8003684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003688:	461a      	mov	r2, r3
 800368a:	2301      	movs	r3, #1
 800368c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800368e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 fea3 	bl	80043dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00c      	beq.n	80036ba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80036a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036ac:	461a      	mov	r2, r3
 80036ae:	2308      	movs	r3, #8
 80036b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80036b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 ff79 	bl	80045ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d008      	beq.n	80036d6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	015a      	lsls	r2, r3, #5
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	4413      	add	r3, r2
 80036cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036d0:	461a      	mov	r2, r3
 80036d2:	2310      	movs	r3, #16
 80036d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d030      	beq.n	8003742 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e8:	2b80      	cmp	r3, #128	@ 0x80
 80036ea:	d109      	bne.n	8003700 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	69fa      	ldr	r2, [r7, #28]
 80036f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036fe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4413      	add	r3, r2
 8003712:	3304      	adds	r3, #4
 8003714:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	78db      	ldrb	r3, [r3, #3]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d108      	bne.n	8003730 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2200      	movs	r2, #0
 8003722:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003726:	b2db      	uxtb	r3, r3
 8003728:	4619      	mov	r1, r3
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f006 feba 	bl	800a4a4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	4413      	add	r3, r2
 8003738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800373c:	461a      	mov	r2, r3
 800373e:	2302      	movs	r3, #2
 8003740:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800374c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374e:	015a      	lsls	r2, r3, #5
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	4413      	add	r3, r2
 8003754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003758:	461a      	mov	r2, r3
 800375a:	2320      	movs	r3, #32
 800375c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d009      	beq.n	800377c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	015a      	lsls	r2, r3, #5
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4413      	add	r3, r2
 8003770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003774:	461a      	mov	r2, r3
 8003776:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800377a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800377c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377e:	3301      	adds	r3, #1
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003784:	085b      	lsrs	r3, r3, #1
 8003786:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378a:	2b00      	cmp	r3, #0
 800378c:	f47f af62 	bne.w	8003654 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4618      	mov	r0, r3
 8003796:	f004 fa53 	bl	8007c40 <USB_ReadInterrupts>
 800379a:	4603      	mov	r3, r0
 800379c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037a4:	f040 80db 	bne.w	800395e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f004 fa74 	bl	8007c9a <USB_ReadDevAllInEpInterrupt>
 80037b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80037b8:	e0cd      	b.n	8003956 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 80c2 	beq.w	800394a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	4611      	mov	r1, r2
 80037d0:	4618      	mov	r0, r3
 80037d2:	f004 fa9a 	bl	8007d0a <USB_ReadDevInEPInterrupt>
 80037d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d057      	beq.n	8003892 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e4:	f003 030f 	and.w	r3, r3, #15
 80037e8:	2201      	movs	r2, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69f9      	ldr	r1, [r7, #28]
 80037fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003802:	4013      	ands	r3, r2
 8003804:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	015a      	lsls	r2, r3, #5
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4413      	add	r3, r2
 800380e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003812:	461a      	mov	r2, r3
 8003814:	2301      	movs	r3, #1
 8003816:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	799b      	ldrb	r3, [r3, #6]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d132      	bne.n	8003886 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003820:	6879      	ldr	r1, [r7, #4]
 8003822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003824:	4613      	mov	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	3320      	adds	r3, #32
 8003830:	6819      	ldr	r1, [r3, #0]
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003836:	4613      	mov	r3, r2
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	4413      	add	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4403      	add	r3, r0
 8003840:	331c      	adds	r3, #28
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4419      	add	r1, r3
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800384a:	4613      	mov	r3, r2
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	4413      	add	r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4403      	add	r3, r0
 8003854:	3320      	adds	r3, #32
 8003856:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	2b00      	cmp	r3, #0
 800385c:	d113      	bne.n	8003886 <HAL_PCD_IRQHandler+0x3a2>
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003862:	4613      	mov	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	3324      	adds	r3, #36	@ 0x24
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d108      	bne.n	8003886 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6818      	ldr	r0, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800387e:	461a      	mov	r2, r3
 8003880:	2101      	movs	r1, #1
 8003882:	f004 faa1 	bl	8007dc8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	b2db      	uxtb	r3, r3
 800388a:	4619      	mov	r1, r3
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f006 fd84 	bl	800a39a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	f003 0308 	and.w	r3, r3, #8
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	015a      	lsls	r2, r3, #5
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	4413      	add	r3, r2
 80038a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038a8:	461a      	mov	r2, r3
 80038aa:	2308      	movs	r3, #8
 80038ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d008      	beq.n	80038ca <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038c4:	461a      	mov	r2, r3
 80038c6:	2310      	movs	r3, #16
 80038c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	015a      	lsls	r2, r3, #5
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	4413      	add	r3, r2
 80038dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038e0:	461a      	mov	r2, r3
 80038e2:	2340      	movs	r3, #64	@ 0x40
 80038e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d023      	beq.n	8003938 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80038f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80038f2:	6a38      	ldr	r0, [r7, #32]
 80038f4:	f003 fa88 	bl	8006e08 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80038f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038fa:	4613      	mov	r3, r2
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4413      	add	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	3310      	adds	r3, #16
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	4413      	add	r3, r2
 8003908:	3304      	adds	r3, #4
 800390a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	78db      	ldrb	r3, [r3, #3]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d108      	bne.n	8003926 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2200      	movs	r2, #0
 8003918:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	b2db      	uxtb	r3, r3
 800391e:	4619      	mov	r1, r3
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f006 fdd1 	bl	800a4c8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	015a      	lsls	r2, r3, #5
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	4413      	add	r3, r2
 800392e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003932:	461a      	mov	r2, r3
 8003934:	2302      	movs	r3, #2
 8003936:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003942:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 fcbd 	bl	80042c4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	3301      	adds	r3, #1
 800394e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003952:	085b      	lsrs	r3, r3, #1
 8003954:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	f47f af2e 	bne.w	80037ba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f004 f96c 	bl	8007c40 <USB_ReadInterrupts>
 8003968:	4603      	mov	r3, r0
 800396a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800396e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003972:	d122      	bne.n	80039ba <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	69fa      	ldr	r2, [r7, #28]
 800397e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003982:	f023 0301 	bic.w	r3, r3, #1
 8003986:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800398e:	2b01      	cmp	r3, #1
 8003990:	d108      	bne.n	80039a4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800399a:	2100      	movs	r1, #0
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fea3 	bl	80046e8 <HAL_PCDEx_LPM_Callback>
 80039a2:	e002      	b.n	80039aa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f006 fd6f 	bl	800a488 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80039b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f004 f93e 	bl	8007c40 <USB_ReadInterrupts>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039ce:	d112      	bne.n	80039f6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d102      	bne.n	80039e6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f006 fd2b 	bl	800a43c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695a      	ldr	r2, [r3, #20]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80039f4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f004 f920 	bl	8007c40 <USB_ReadInterrupts>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a0a:	f040 80b7 	bne.w	8003b7c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	69fa      	ldr	r2, [r7, #28]
 8003a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
 8003a20:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2110      	movs	r1, #16
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f003 f9ed 	bl	8006e08 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a32:	e046      	b.n	8003ac2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a36:	015a      	lsls	r2, r3, #5
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a40:	461a      	mov	r2, r3
 8003a42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a46:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a58:	0151      	lsls	r1, r2, #5
 8003a5a:	69fa      	ldr	r2, [r7, #28]
 8003a5c:	440a      	add	r2, r1
 8003a5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003a62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a66:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a74:	461a      	mov	r2, r3
 8003a76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003a7a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a7e:	015a      	lsls	r2, r3, #5
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	4413      	add	r3, r2
 8003a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a8c:	0151      	lsls	r1, r2, #5
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	440a      	add	r2, r1
 8003a92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003a96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003a9a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9e:	015a      	lsls	r2, r3, #5
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aac:	0151      	lsls	r1, r2, #5
 8003aae:	69fa      	ldr	r2, [r7, #28]
 8003ab0:	440a      	add	r2, r1
 8003ab2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003ab6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003aba:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abe:	3301      	adds	r3, #1
 8003ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	791b      	ldrb	r3, [r3, #4]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d3b2      	bcc.n	8003a34 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003adc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003ae0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	7bdb      	ldrb	r3, [r3, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d016      	beq.n	8003b18 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003afa:	f043 030b 	orr.w	r3, r3, #11
 8003afe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b0a:	69fa      	ldr	r2, [r7, #28]
 8003b0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b10:	f043 030b 	orr.w	r3, r3, #11
 8003b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b16:	e015      	b.n	8003b44 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	69fa      	ldr	r2, [r7, #28]
 8003b22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b26:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b2a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003b2e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	69fa      	ldr	r2, [r7, #28]
 8003b3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b3e:	f043 030b 	orr.w	r3, r3, #11
 8003b42:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	69fa      	ldr	r2, [r7, #28]
 8003b4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b52:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003b56:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6818      	ldr	r0, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b66:	461a      	mov	r2, r3
 8003b68:	f004 f92e 	bl	8007dc8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003b7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f004 f85d 	bl	8007c40 <USB_ReadInterrupts>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b90:	d123      	bne.n	8003bda <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f004 f8f3 	bl	8007d82 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f003 f9aa 	bl	8006efa <USB_GetDevSpeed>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	461a      	mov	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681c      	ldr	r4, [r3, #0]
 8003bb2:	f001 fa07 	bl	8004fc4 <HAL_RCC_GetHCLKFreq>
 8003bb6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	f002 feae 	bl	8006920 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f006 fc10 	bl	800a3ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003bd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f004 f82e 	bl	8007c40 <USB_ReadInterrupts>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d10a      	bne.n	8003c04 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f006 fbed 	bl	800a3ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f002 0208 	and.w	r2, r2, #8
 8003c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f004 f819 	bl	8007c40 <USB_ReadInterrupts>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c14:	2b80      	cmp	r3, #128	@ 0x80
 8003c16:	d123      	bne.n	8003c60 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c20:	6a3b      	ldr	r3, [r7, #32]
 8003c22:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c24:	2301      	movs	r3, #1
 8003c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c28:	e014      	b.n	8003c54 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2e:	4613      	mov	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d105      	bne.n	8003c4e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	4619      	mov	r1, r3
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 fb0a 	bl	8004262 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	3301      	adds	r3, #1
 8003c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	791b      	ldrb	r3, [r3, #4]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d3e4      	bcc.n	8003c2a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f003 ffeb 	bl	8007c40 <USB_ReadInterrupts>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c74:	d13c      	bne.n	8003cf0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c76:	2301      	movs	r3, #1
 8003c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c7a:	e02b      	b.n	8003cd4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7e:	015a      	lsls	r2, r3, #5
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	4413      	add	r3, r2
 8003c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c90:	4613      	mov	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	4413      	add	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	3318      	adds	r3, #24
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d115      	bne.n	8003cce <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003ca2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	da12      	bge.n	8003cce <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cac:	4613      	mov	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	3317      	adds	r3, #23
 8003cb8:	2201      	movs	r2, #1
 8003cba:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 faca 	bl	8004262 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	791b      	ldrb	r3, [r3, #4]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d3cd      	bcc.n	8003c7c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f003 ffa3 	bl	8007c40 <USB_ReadInterrupts>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d04:	d156      	bne.n	8003db4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d06:	2301      	movs	r3, #1
 8003d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d0a:	e045      	b.n	8003d98 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	4413      	add	r3, r2
 8003d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d20:	4613      	mov	r3, r2
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d12e      	bne.n	8003d92 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d34:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	da2b      	bge.n	8003d92 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003d46:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d121      	bne.n	8003d92 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d52:	4613      	mov	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003d60:	2201      	movs	r2, #1
 8003d62:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10a      	bne.n	8003d92 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	69fa      	ldr	r2, [r7, #28]
 8003d86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d8e:	6053      	str	r3, [r2, #4]
            break;
 8003d90:	e008      	b.n	8003da4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	3301      	adds	r3, #1
 8003d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	791b      	ldrb	r3, [r3, #4]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d3b3      	bcc.n	8003d0c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695a      	ldr	r2, [r3, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003db2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f003 ff41 	bl	8007c40 <USB_ReadInterrupts>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc8:	d10a      	bne.n	8003de0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f006 fb8e 	bl	800a4ec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695a      	ldr	r2, [r3, #20]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003dde:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f003 ff2b 	bl	8007c40 <USB_ReadInterrupts>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f003 0304 	and.w	r3, r3, #4
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d115      	bne.n	8003e20 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f006 fb7e 	bl	800a508 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	605a      	str	r2, [r3, #4]
 8003e1c:	e000      	b.n	8003e20 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003e1e:	bf00      	nop
    }
  }
}
 8003e20:	3734      	adds	r7, #52	@ 0x34
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd90      	pop	{r4, r7, pc}

08003e26 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
 8003e2e:	460b      	mov	r3, r1
 8003e30:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_PCD_SetAddress+0x1a>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e012      	b.n	8003e66 <HAL_PCD_SetAddress+0x40>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	78fa      	ldrb	r2, [r7, #3]
 8003e54:	4611      	mov	r1, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f003 fe8a 	bl	8007b70 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	4608      	mov	r0, r1
 8003e78:	4611      	mov	r1, r2
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	70fb      	strb	r3, [r7, #3]
 8003e80:	460b      	mov	r3, r1
 8003e82:	803b      	strh	r3, [r7, #0]
 8003e84:	4613      	mov	r3, r2
 8003e86:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	da0f      	bge.n	8003eb4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	f003 020f 	and.w	r2, r3, #15
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4413      	add	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	3310      	adds	r3, #16
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	705a      	strb	r2, [r3, #1]
 8003eb2:	e00f      	b.n	8003ed4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	f003 020f 	and.w	r2, r3, #15
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	4413      	add	r3, r2
 8003eca:	3304      	adds	r3, #4
 8003ecc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	f003 030f 	and.w	r3, r3, #15
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003ee0:	883b      	ldrh	r3, [r7, #0]
 8003ee2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	78ba      	ldrb	r2, [r7, #2]
 8003eee:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	785b      	ldrb	r3, [r3, #1]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d004      	beq.n	8003f02 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	461a      	mov	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003f02:	78bb      	ldrb	r3, [r7, #2]
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d102      	bne.n	8003f0e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d101      	bne.n	8003f1c <HAL_PCD_EP_Open+0xae>
 8003f18:	2302      	movs	r3, #2
 8003f1a:	e00e      	b.n	8003f3a <HAL_PCD_EP_Open+0xcc>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68f9      	ldr	r1, [r7, #12]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f003 f80a 	bl	8006f44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003f38:	7afb      	ldrb	r3, [r7, #11]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b084      	sub	sp, #16
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	da0f      	bge.n	8003f76 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f56:	78fb      	ldrb	r3, [r7, #3]
 8003f58:	f003 020f 	and.w	r2, r3, #15
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	3310      	adds	r3, #16
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	4413      	add	r3, r2
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2201      	movs	r2, #1
 8003f72:	705a      	strb	r2, [r3, #1]
 8003f74:	e00f      	b.n	8003f96 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	f003 020f 	and.w	r2, r3, #15
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	4413      	add	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f96:	78fb      	ldrb	r3, [r7, #3]
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_PCD_EP_Close+0x6e>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e00e      	b.n	8003fce <HAL_PCD_EP_Close+0x8c>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68f9      	ldr	r1, [r7, #12]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f003 f848 	bl	8007054 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	603b      	str	r3, [r7, #0]
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fe6:	7afb      	ldrb	r3, [r7, #11]
 8003fe8:	f003 020f 	and.w	r2, r3, #15
 8003fec:	4613      	mov	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	3304      	adds	r3, #4
 8003ffe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	2200      	movs	r2, #0
 8004010:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2200      	movs	r2, #0
 8004016:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004018:	7afb      	ldrb	r3, [r7, #11]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	b2da      	uxtb	r2, r3
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	799b      	ldrb	r3, [r3, #6]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d102      	bne.n	8004032 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	799b      	ldrb	r3, [r3, #6]
 800403a:	461a      	mov	r2, r3
 800403c:	6979      	ldr	r1, [r7, #20]
 800403e:	f003 f8e5 	bl	800720c <USB_EPStartXfer>

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004058:	78fb      	ldrb	r3, [r7, #3]
 800405a:	f003 020f 	and.w	r2, r3, #15
 800405e:	6879      	ldr	r1, [r7, #4]
 8004060:	4613      	mov	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4413      	add	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	440b      	add	r3, r1
 800406a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	460b      	mov	r3, r1
 800408a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800408c:	7afb      	ldrb	r3, [r7, #11]
 800408e:	f003 020f 	and.w	r2, r3, #15
 8004092:	4613      	mov	r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	4413      	add	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	3310      	adds	r3, #16
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	3304      	adds	r3, #4
 80040a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2200      	movs	r2, #0
 80040b4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	2201      	movs	r2, #1
 80040ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040bc:	7afb      	ldrb	r3, [r7, #11]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	799b      	ldrb	r3, [r3, #6]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d102      	bne.n	80040d6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	799b      	ldrb	r3, [r3, #6]
 80040de:	461a      	mov	r2, r3
 80040e0:	6979      	ldr	r1, [r7, #20]
 80040e2:	f003 f893 	bl	800720c <USB_EPStartXfer>

  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040fc:	78fb      	ldrb	r3, [r7, #3]
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	7912      	ldrb	r2, [r2, #4]
 8004106:	4293      	cmp	r3, r2
 8004108:	d901      	bls.n	800410e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e04f      	b.n	80041ae <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800410e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004112:	2b00      	cmp	r3, #0
 8004114:	da0f      	bge.n	8004136 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	f003 020f 	and.w	r2, r3, #15
 800411c:	4613      	mov	r3, r2
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4413      	add	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	3310      	adds	r3, #16
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	4413      	add	r3, r2
 800412a:	3304      	adds	r3, #4
 800412c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	705a      	strb	r2, [r3, #1]
 8004134:	e00d      	b.n	8004152 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004136:	78fa      	ldrb	r2, [r7, #3]
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	4413      	add	r3, r2
 8004148:	3304      	adds	r3, #4
 800414a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2201      	movs	r2, #1
 8004156:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	b2da      	uxtb	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800416a:	2b01      	cmp	r3, #1
 800416c:	d101      	bne.n	8004172 <HAL_PCD_EP_SetStall+0x82>
 800416e:	2302      	movs	r3, #2
 8004170:	e01d      	b.n	80041ae <HAL_PCD_EP_SetStall+0xbe>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68f9      	ldr	r1, [r7, #12]
 8004180:	4618      	mov	r0, r3
 8004182:	f003 fc21 	bl	80079c8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004186:	78fb      	ldrb	r3, [r7, #3]
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	2b00      	cmp	r3, #0
 800418e:	d109      	bne.n	80041a4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6818      	ldr	r0, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	7999      	ldrb	r1, [r3, #6]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800419e:	461a      	mov	r2, r3
 80041a0:	f003 fe12 	bl	8007dc8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b084      	sub	sp, #16
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	460b      	mov	r3, r1
 80041c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80041c2:	78fb      	ldrb	r3, [r7, #3]
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	7912      	ldrb	r2, [r2, #4]
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d901      	bls.n	80041d4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e042      	b.n	800425a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	da0f      	bge.n	80041fc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041dc:	78fb      	ldrb	r3, [r7, #3]
 80041de:	f003 020f 	and.w	r2, r3, #15
 80041e2:	4613      	mov	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4413      	add	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	3310      	adds	r3, #16
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	4413      	add	r3, r2
 80041f0:	3304      	adds	r3, #4
 80041f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2201      	movs	r2, #1
 80041f8:	705a      	strb	r2, [r3, #1]
 80041fa:	e00f      	b.n	800421c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	f003 020f 	and.w	r2, r3, #15
 8004202:	4613      	mov	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	4413      	add	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4413      	add	r3, r2
 8004212:	3304      	adds	r3, #4
 8004214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004222:	78fb      	ldrb	r3, [r7, #3]
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	b2da      	uxtb	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_PCD_EP_ClrStall+0x86>
 8004238:	2302      	movs	r3, #2
 800423a:	e00e      	b.n	800425a <HAL_PCD_EP_ClrStall+0xa4>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68f9      	ldr	r1, [r7, #12]
 800424a:	4618      	mov	r0, r3
 800424c:	f003 fc2a 	bl	8007aa4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b084      	sub	sp, #16
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
 800426a:	460b      	mov	r3, r1
 800426c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800426e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004272:	2b00      	cmp	r3, #0
 8004274:	da0c      	bge.n	8004290 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	f003 020f 	and.w	r2, r3, #15
 800427c:	4613      	mov	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	3310      	adds	r3, #16
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	4413      	add	r3, r2
 800428a:	3304      	adds	r3, #4
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	e00c      	b.n	80042aa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 020f 	and.w	r2, r3, #15
 8004296:	4613      	mov	r3, r2
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	3304      	adds	r3, #4
 80042a8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68f9      	ldr	r1, [r7, #12]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f003 fa49 	bl	8007748 <USB_EPStopXfer>
 80042b6:	4603      	mov	r3, r0
 80042b8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80042ba:	7afb      	ldrb	r3, [r7, #11]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08a      	sub	sp, #40	@ 0x28
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	4613      	mov	r3, r2
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	4413      	add	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	3310      	adds	r3, #16
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	4413      	add	r3, r2
 80042e8:	3304      	adds	r3, #4
 80042ea:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	695a      	ldr	r2, [r3, #20]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d901      	bls.n	80042fc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e06b      	b.n	80043d4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	69fa      	ldr	r2, [r7, #28]
 800430e:	429a      	cmp	r2, r3
 8004310:	d902      	bls.n	8004318 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	3303      	adds	r3, #3
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004320:	e02a      	b.n	8004378 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	691a      	ldr	r2, [r3, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	69fa      	ldr	r2, [r7, #28]
 8004334:	429a      	cmp	r2, r3
 8004336:	d902      	bls.n	800433e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3303      	adds	r3, #3
 8004342:	089b      	lsrs	r3, r3, #2
 8004344:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	68d9      	ldr	r1, [r3, #12]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	b2da      	uxtb	r2, r3
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	4603      	mov	r3, r0
 800435a:	6978      	ldr	r0, [r7, #20]
 800435c:	f003 fa9e 	bl	800789c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	441a      	add	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	695a      	ldr	r2, [r3, #20]
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	441a      	add	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	015a      	lsls	r2, r3, #5
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	4413      	add	r3, r2
 8004380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	429a      	cmp	r2, r3
 800438c:	d809      	bhi.n	80043a2 <PCD_WriteEmptyTxFifo+0xde>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004396:	429a      	cmp	r2, r3
 8004398:	d203      	bcs.n	80043a2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1bf      	bne.n	8004322 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d811      	bhi.n	80043d2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	f003 030f 	and.w	r3, r3, #15
 80043b4:	2201      	movs	r2, #1
 80043b6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	43db      	mvns	r3, r3
 80043c8:	6939      	ldr	r1, [r7, #16]
 80043ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80043ce:	4013      	ands	r3, r2
 80043d0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b088      	sub	sp, #32
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	333c      	adds	r3, #60	@ 0x3c
 80043f4:	3304      	adds	r3, #4
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	799b      	ldrb	r3, [r3, #6]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d17b      	bne.n	800450a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	f003 0308 	and.w	r3, r3, #8
 8004418:	2b00      	cmp	r3, #0
 800441a:	d015      	beq.n	8004448 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	4a61      	ldr	r2, [pc, #388]	@ (80045a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004420:	4293      	cmp	r3, r2
 8004422:	f240 80b9 	bls.w	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 80b3 	beq.w	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443e:	461a      	mov	r2, r3
 8004440:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004444:	6093      	str	r3, [r2, #8]
 8004446:	e0a7      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b00      	cmp	r3, #0
 8004450:	d009      	beq.n	8004466 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	4413      	add	r3, r2
 800445a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800445e:	461a      	mov	r2, r3
 8004460:	2320      	movs	r3, #32
 8004462:	6093      	str	r3, [r2, #8]
 8004464:	e098      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800446c:	2b00      	cmp	r3, #0
 800446e:	f040 8093 	bne.w	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	4a4b      	ldr	r2, [pc, #300]	@ (80045a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d90f      	bls.n	800449a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00a      	beq.n	800449a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	015a      	lsls	r2, r3, #5
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	4413      	add	r3, r2
 800448c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004490:	461a      	mov	r2, r3
 8004492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004496:	6093      	str	r3, [r2, #8]
 8004498:	e07e      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4413      	add	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	4413      	add	r3, r2
 80044ac:	3304      	adds	r3, #4
 80044ae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a1a      	ldr	r2, [r3, #32]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	0159      	lsls	r1, r3, #5
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	440b      	add	r3, r1
 80044bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044c6:	1ad2      	subs	r2, r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d114      	bne.n	80044fc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6818      	ldr	r0, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044e4:	461a      	mov	r2, r3
 80044e6:	2101      	movs	r1, #1
 80044e8:	f003 fc6e 	bl	8007dc8 <USB_EP0_OutStart>
 80044ec:	e006      	b.n	80044fc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	441a      	add	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	4619      	mov	r1, r3
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f005 ff2e 	bl	800a364 <HAL_PCD_DataOutStageCallback>
 8004508:	e046      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	4a26      	ldr	r2, [pc, #152]	@ (80045a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d124      	bne.n	800455c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	015a      	lsls	r2, r3, #5
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	4413      	add	r3, r2
 8004524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004528:	461a      	mov	r2, r3
 800452a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800452e:	6093      	str	r3, [r2, #8]
 8004530:	e032      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b00      	cmp	r3, #0
 800453a:	d008      	beq.n	800454e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	015a      	lsls	r2, r3, #5
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	4413      	add	r3, r2
 8004544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004548:	461a      	mov	r2, r3
 800454a:	2320      	movs	r3, #32
 800454c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	4619      	mov	r1, r3
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f005 ff05 	bl	800a364 <HAL_PCD_DataOutStageCallback>
 800455a:	e01d      	b.n	8004598 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d114      	bne.n	800458c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	4613      	mov	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	440b      	add	r3, r1
 8004570:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d108      	bne.n	800458c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6818      	ldr	r0, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004584:	461a      	mov	r2, r3
 8004586:	2100      	movs	r1, #0
 8004588:	f003 fc1e 	bl	8007dc8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	b2db      	uxtb	r3, r3
 8004590:	4619      	mov	r1, r3
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f005 fee6 	bl	800a364 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3720      	adds	r7, #32
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	4f54300a 	.word	0x4f54300a
 80045a8:	4f54310a 	.word	0x4f54310a

080045ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	333c      	adds	r3, #60	@ 0x3c
 80045c4:	3304      	adds	r3, #4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4a15      	ldr	r2, [pc, #84]	@ (8004634 <PCD_EP_OutSetupPacket_int+0x88>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d90e      	bls.n	8004600 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d009      	beq.n	8004600 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	015a      	lsls	r2, r3, #5
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f8:	461a      	mov	r2, r3
 80045fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f005 fe9d 	bl	800a340 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4a0a      	ldr	r2, [pc, #40]	@ (8004634 <PCD_EP_OutSetupPacket_int+0x88>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d90c      	bls.n	8004628 <PCD_EP_OutSetupPacket_int+0x7c>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	799b      	ldrb	r3, [r3, #6]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d108      	bne.n	8004628 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004620:	461a      	mov	r2, r3
 8004622:	2101      	movs	r1, #1
 8004624:	f003 fbd0 	bl	8007dc8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	4f54300a 	.word	0x4f54300a

08004638 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	460b      	mov	r3, r1
 8004642:	70fb      	strb	r3, [r7, #3]
 8004644:	4613      	mov	r3, r2
 8004646:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004650:	78fb      	ldrb	r3, [r7, #3]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d107      	bne.n	8004666 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004656:	883b      	ldrh	r3, [r7, #0]
 8004658:	0419      	lsls	r1, r3, #16
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	430a      	orrs	r2, r1
 8004662:	629a      	str	r2, [r3, #40]	@ 0x28
 8004664:	e028      	b.n	80046b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	0c1b      	lsrs	r3, r3, #16
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	4413      	add	r3, r2
 8004672:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004674:	2300      	movs	r3, #0
 8004676:	73fb      	strb	r3, [r7, #15]
 8004678:	e00d      	b.n	8004696 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	3340      	adds	r3, #64	@ 0x40
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4413      	add	r3, r2
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	0c1b      	lsrs	r3, r3, #16
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	4413      	add	r3, r2
 800468e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	3301      	adds	r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
 8004696:	7bfa      	ldrb	r2, [r7, #15]
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	3b01      	subs	r3, #1
 800469c:	429a      	cmp	r2, r3
 800469e:	d3ec      	bcc.n	800467a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80046a0:	883b      	ldrh	r3, [r7, #0]
 80046a2:	0418      	lsls	r0, r3, #16
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6819      	ldr	r1, [r3, #0]
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	4302      	orrs	r2, r0
 80046b0:	3340      	adds	r3, #64	@ 0x40
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b083      	sub	sp, #12
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
 80046ce:	460b      	mov	r3, r1
 80046d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	887a      	ldrh	r2, [r7, #2]
 80046d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	460b      	mov	r3, r1
 80046f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e267      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d075      	beq.n	800480a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800471e:	4b88      	ldr	r3, [pc, #544]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 030c 	and.w	r3, r3, #12
 8004726:	2b04      	cmp	r3, #4
 8004728:	d00c      	beq.n	8004744 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800472a:	4b85      	ldr	r3, [pc, #532]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004732:	2b08      	cmp	r3, #8
 8004734:	d112      	bne.n	800475c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004736:	4b82      	ldr	r3, [pc, #520]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800473e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004742:	d10b      	bne.n	800475c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004744:	4b7e      	ldr	r3, [pc, #504]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d05b      	beq.n	8004808 <HAL_RCC_OscConfig+0x108>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d157      	bne.n	8004808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e242      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004764:	d106      	bne.n	8004774 <HAL_RCC_OscConfig+0x74>
 8004766:	4b76      	ldr	r3, [pc, #472]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a75      	ldr	r2, [pc, #468]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800476c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004770:	6013      	str	r3, [r2, #0]
 8004772:	e01d      	b.n	80047b0 <HAL_RCC_OscConfig+0xb0>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800477c:	d10c      	bne.n	8004798 <HAL_RCC_OscConfig+0x98>
 800477e:	4b70      	ldr	r3, [pc, #448]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a6f      	ldr	r2, [pc, #444]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004788:	6013      	str	r3, [r2, #0]
 800478a:	4b6d      	ldr	r3, [pc, #436]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a6c      	ldr	r2, [pc, #432]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004794:	6013      	str	r3, [r2, #0]
 8004796:	e00b      	b.n	80047b0 <HAL_RCC_OscConfig+0xb0>
 8004798:	4b69      	ldr	r3, [pc, #420]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a68      	ldr	r2, [pc, #416]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800479e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	4b66      	ldr	r3, [pc, #408]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a65      	ldr	r2, [pc, #404]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80047aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d013      	beq.n	80047e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b8:	f7fe fa72 	bl	8002ca0 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c0:	f7fe fa6e 	bl	8002ca0 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b64      	cmp	r3, #100	@ 0x64
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e207      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0f0      	beq.n	80047c0 <HAL_RCC_OscConfig+0xc0>
 80047de:	e014      	b.n	800480a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e0:	f7fe fa5e 	bl	8002ca0 <HAL_GetTick>
 80047e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047e6:	e008      	b.n	80047fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047e8:	f7fe fa5a 	bl	8002ca0 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b64      	cmp	r3, #100	@ 0x64
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e1f3      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047fa:	4b51      	ldr	r3, [pc, #324]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1f0      	bne.n	80047e8 <HAL_RCC_OscConfig+0xe8>
 8004806:	e000      	b.n	800480a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d063      	beq.n	80048de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004816:	4b4a      	ldr	r3, [pc, #296]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00b      	beq.n	800483a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004822:	4b47      	ldr	r3, [pc, #284]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800482a:	2b08      	cmp	r3, #8
 800482c:	d11c      	bne.n	8004868 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800482e:	4b44      	ldr	r3, [pc, #272]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d116      	bne.n	8004868 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483a:	4b41      	ldr	r3, [pc, #260]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d005      	beq.n	8004852 <HAL_RCC_OscConfig+0x152>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d001      	beq.n	8004852 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e1c7      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004852:	4b3b      	ldr	r3, [pc, #236]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4937      	ldr	r1, [pc, #220]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004862:	4313      	orrs	r3, r2
 8004864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004866:	e03a      	b.n	80048de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d020      	beq.n	80048b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004870:	4b34      	ldr	r3, [pc, #208]	@ (8004944 <HAL_RCC_OscConfig+0x244>)
 8004872:	2201      	movs	r2, #1
 8004874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004876:	f7fe fa13 	bl	8002ca0 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487c:	e008      	b.n	8004890 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800487e:	f7fe fa0f 	bl	8002ca0 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d901      	bls.n	8004890 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e1a8      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004890:	4b2b      	ldr	r3, [pc, #172]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f0      	beq.n	800487e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800489c:	4b28      	ldr	r3, [pc, #160]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	4925      	ldr	r1, [pc, #148]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	600b      	str	r3, [r1, #0]
 80048b0:	e015      	b.n	80048de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048b2:	4b24      	ldr	r3, [pc, #144]	@ (8004944 <HAL_RCC_OscConfig+0x244>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b8:	f7fe f9f2 	bl	8002ca0 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048c0:	f7fe f9ee 	bl	8002ca0 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e187      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1f0      	bne.n	80048c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0308 	and.w	r3, r3, #8
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d036      	beq.n	8004958 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d016      	beq.n	8004920 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048f2:	4b15      	ldr	r3, [pc, #84]	@ (8004948 <HAL_RCC_OscConfig+0x248>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f8:	f7fe f9d2 	bl	8002ca0 <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048fe:	e008      	b.n	8004912 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004900:	f7fe f9ce 	bl	8002ca0 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e167      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004912:	4b0b      	ldr	r3, [pc, #44]	@ (8004940 <HAL_RCC_OscConfig+0x240>)
 8004914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d0f0      	beq.n	8004900 <HAL_RCC_OscConfig+0x200>
 800491e:	e01b      	b.n	8004958 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004920:	4b09      	ldr	r3, [pc, #36]	@ (8004948 <HAL_RCC_OscConfig+0x248>)
 8004922:	2200      	movs	r2, #0
 8004924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004926:	f7fe f9bb 	bl	8002ca0 <HAL_GetTick>
 800492a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800492c:	e00e      	b.n	800494c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800492e:	f7fe f9b7 	bl	8002ca0 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	2b02      	cmp	r3, #2
 800493a:	d907      	bls.n	800494c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e150      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
 8004940:	40023800 	.word	0x40023800
 8004944:	42470000 	.word	0x42470000
 8004948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800494c:	4b88      	ldr	r3, [pc, #544]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 800494e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1ea      	bne.n	800492e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0304 	and.w	r3, r3, #4
 8004960:	2b00      	cmp	r3, #0
 8004962:	f000 8097 	beq.w	8004a94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004966:	2300      	movs	r3, #0
 8004968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800496a:	4b81      	ldr	r3, [pc, #516]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 800496c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10f      	bne.n	8004996 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004976:	2300      	movs	r3, #0
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	4b7d      	ldr	r3, [pc, #500]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004984:	6413      	str	r3, [r2, #64]	@ 0x40
 8004986:	4b7a      	ldr	r3, [pc, #488]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800498e:	60bb      	str	r3, [r7, #8]
 8004990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004992:	2301      	movs	r3, #1
 8004994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004996:	4b77      	ldr	r3, [pc, #476]	@ (8004b74 <HAL_RCC_OscConfig+0x474>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d118      	bne.n	80049d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049a2:	4b74      	ldr	r3, [pc, #464]	@ (8004b74 <HAL_RCC_OscConfig+0x474>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a73      	ldr	r2, [pc, #460]	@ (8004b74 <HAL_RCC_OscConfig+0x474>)
 80049a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ae:	f7fe f977 	bl	8002ca0 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049b6:	f7fe f973 	bl	8002ca0 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e10c      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004b74 <HAL_RCC_OscConfig+0x474>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0f0      	beq.n	80049b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x2ea>
 80049dc:	4b64      	ldr	r3, [pc, #400]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 80049de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e0:	4a63      	ldr	r2, [pc, #396]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 80049e2:	f043 0301 	orr.w	r3, r3, #1
 80049e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80049e8:	e01c      	b.n	8004a24 <HAL_RCC_OscConfig+0x324>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d10c      	bne.n	8004a0c <HAL_RCC_OscConfig+0x30c>
 80049f2:	4b5f      	ldr	r3, [pc, #380]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 80049f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 80049f8:	f043 0304 	orr.w	r3, r3, #4
 80049fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80049fe:	4b5c      	ldr	r3, [pc, #368]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a02:	4a5b      	ldr	r2, [pc, #364]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a0a:	e00b      	b.n	8004a24 <HAL_RCC_OscConfig+0x324>
 8004a0c:	4b58      	ldr	r3, [pc, #352]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a10:	4a57      	ldr	r2, [pc, #348]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a12:	f023 0301 	bic.w	r3, r3, #1
 8004a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a18:	4b55      	ldr	r3, [pc, #340]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1c:	4a54      	ldr	r2, [pc, #336]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a1e:	f023 0304 	bic.w	r3, r3, #4
 8004a22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d015      	beq.n	8004a58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a2c:	f7fe f938 	bl	8002ca0 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a34:	f7fe f934 	bl	8002ca0 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e0cb      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a4a:	4b49      	ldr	r3, [pc, #292]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0ee      	beq.n	8004a34 <HAL_RCC_OscConfig+0x334>
 8004a56:	e014      	b.n	8004a82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a58:	f7fe f922 	bl	8002ca0 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a5e:	e00a      	b.n	8004a76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a60:	f7fe f91e 	bl	8002ca0 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e0b5      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a76:	4b3e      	ldr	r3, [pc, #248]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1ee      	bne.n	8004a60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a82:	7dfb      	ldrb	r3, [r7, #23]
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d105      	bne.n	8004a94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a88:	4b39      	ldr	r3, [pc, #228]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	4a38      	ldr	r2, [pc, #224]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80a1 	beq.w	8004be0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a9e:	4b34      	ldr	r3, [pc, #208]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
 8004aa6:	2b08      	cmp	r3, #8
 8004aa8:	d05c      	beq.n	8004b64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d141      	bne.n	8004b36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ab2:	4b31      	ldr	r3, [pc, #196]	@ (8004b78 <HAL_RCC_OscConfig+0x478>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab8:	f7fe f8f2 	bl	8002ca0 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac0:	f7fe f8ee 	bl	8002ca0 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e087      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ad2:	4b27      	ldr	r3, [pc, #156]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f0      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	69da      	ldr	r2, [r3, #28]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aec:	019b      	lsls	r3, r3, #6
 8004aee:	431a      	orrs	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af4:	085b      	lsrs	r3, r3, #1
 8004af6:	3b01      	subs	r3, #1
 8004af8:	041b      	lsls	r3, r3, #16
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b00:	061b      	lsls	r3, r3, #24
 8004b02:	491b      	ldr	r1, [pc, #108]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b08:	4b1b      	ldr	r3, [pc, #108]	@ (8004b78 <HAL_RCC_OscConfig+0x478>)
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0e:	f7fe f8c7 	bl	8002ca0 <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b16:	f7fe f8c3 	bl	8002ca0 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e05c      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b28:	4b11      	ldr	r3, [pc, #68]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0f0      	beq.n	8004b16 <HAL_RCC_OscConfig+0x416>
 8004b34:	e054      	b.n	8004be0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b36:	4b10      	ldr	r3, [pc, #64]	@ (8004b78 <HAL_RCC_OscConfig+0x478>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b3c:	f7fe f8b0 	bl	8002ca0 <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b44:	f7fe f8ac 	bl	8002ca0 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e045      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b56:	4b06      	ldr	r3, [pc, #24]	@ (8004b70 <HAL_RCC_OscConfig+0x470>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f0      	bne.n	8004b44 <HAL_RCC_OscConfig+0x444>
 8004b62:	e03d      	b.n	8004be0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d107      	bne.n	8004b7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e038      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
 8004b70:	40023800 	.word	0x40023800
 8004b74:	40007000 	.word	0x40007000
 8004b78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bec <HAL_RCC_OscConfig+0x4ec>)
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d028      	beq.n	8004bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d121      	bne.n	8004bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d11a      	bne.n	8004bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004bac:	4013      	ands	r3, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004bb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d111      	bne.n	8004bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc2:	085b      	lsrs	r3, r3, #1
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d107      	bne.n	8004bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d001      	beq.n	8004be0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e000      	b.n	8004be2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	40023800 	.word	0x40023800

08004bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e0cc      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c04:	4b68      	ldr	r3, [pc, #416]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	683a      	ldr	r2, [r7, #0]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d90c      	bls.n	8004c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c12:	4b65      	ldr	r3, [pc, #404]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c1a:	4b63      	ldr	r3, [pc, #396]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d001      	beq.n	8004c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0b8      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d020      	beq.n	8004c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c44:	4b59      	ldr	r3, [pc, #356]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	4a58      	ldr	r2, [pc, #352]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0308 	and.w	r3, r3, #8
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c5c:	4b53      	ldr	r3, [pc, #332]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	4a52      	ldr	r2, [pc, #328]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c68:	4b50      	ldr	r3, [pc, #320]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	494d      	ldr	r1, [pc, #308]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d044      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d107      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8e:	4b47      	ldr	r3, [pc, #284]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d119      	bne.n	8004cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e07f      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d003      	beq.n	8004cae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cae:	4b3f      	ldr	r3, [pc, #252]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e06f      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e067      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cce:	4b37      	ldr	r3, [pc, #220]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f023 0203 	bic.w	r2, r3, #3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	4934      	ldr	r1, [pc, #208]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ce0:	f7fd ffde 	bl	8002ca0 <HAL_GetTick>
 8004ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce6:	e00a      	b.n	8004cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce8:	f7fd ffda 	bl	8002ca0 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e04f      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f003 020c 	and.w	r2, r3, #12
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d1eb      	bne.n	8004ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d10:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d20c      	bcs.n	8004d38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1e:	4b22      	ldr	r3, [pc, #136]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d26:	4b20      	ldr	r3, [pc, #128]	@ (8004da8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d001      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e032      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0304 	and.w	r3, r3, #4
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d008      	beq.n	8004d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d44:	4b19      	ldr	r3, [pc, #100]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4916      	ldr	r1, [pc, #88]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d009      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d62:	4b12      	ldr	r3, [pc, #72]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	490e      	ldr	r1, [pc, #56]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d76:	f000 f821 	bl	8004dbc <HAL_RCC_GetSysClockFreq>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	091b      	lsrs	r3, r3, #4
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	490a      	ldr	r1, [pc, #40]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c0>)
 8004d88:	5ccb      	ldrb	r3, [r1, r3]
 8004d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8e:	4a09      	ldr	r2, [pc, #36]	@ (8004db4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d92:	4b09      	ldr	r3, [pc, #36]	@ (8004db8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fd ff3e 	bl	8002c18 <HAL_InitTick>

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40023c00 	.word	0x40023c00
 8004dac:	40023800 	.word	0x40023800
 8004db0:	0800d2b0 	.word	0x0800d2b0
 8004db4:	20000000 	.word	0x20000000
 8004db8:	20000004 	.word	0x20000004

08004dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dc0:	b094      	sub	sp, #80	@ 0x50
 8004dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dd4:	4b79      	ldr	r3, [pc, #484]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f003 030c 	and.w	r3, r3, #12
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d00d      	beq.n	8004dfc <HAL_RCC_GetSysClockFreq+0x40>
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	f200 80e1 	bhi.w	8004fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d002      	beq.n	8004df0 <HAL_RCC_GetSysClockFreq+0x34>
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d003      	beq.n	8004df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004dee:	e0db      	b.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004df0:	4b73      	ldr	r3, [pc, #460]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004df2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004df4:	e0db      	b.n	8004fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004df6:	4b72      	ldr	r3, [pc, #456]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004df8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004dfa:	e0d8      	b.n	8004fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dfc:	4b6f      	ldr	r3, [pc, #444]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e06:	4b6d      	ldr	r3, [pc, #436]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d063      	beq.n	8004eda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e12:	4b6a      	ldr	r3, [pc, #424]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	099b      	lsrs	r3, r3, #6
 8004e18:	2200      	movs	r2, #0
 8004e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e26:	2300      	movs	r3, #0
 8004e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004e2e:	4622      	mov	r2, r4
 8004e30:	462b      	mov	r3, r5
 8004e32:	f04f 0000 	mov.w	r0, #0
 8004e36:	f04f 0100 	mov.w	r1, #0
 8004e3a:	0159      	lsls	r1, r3, #5
 8004e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e40:	0150      	lsls	r0, r2, #5
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4621      	mov	r1, r4
 8004e48:	1a51      	subs	r1, r2, r1
 8004e4a:	6139      	str	r1, [r7, #16]
 8004e4c:	4629      	mov	r1, r5
 8004e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	f04f 0200 	mov.w	r2, #0
 8004e58:	f04f 0300 	mov.w	r3, #0
 8004e5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e60:	4659      	mov	r1, fp
 8004e62:	018b      	lsls	r3, r1, #6
 8004e64:	4651      	mov	r1, sl
 8004e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e6a:	4651      	mov	r1, sl
 8004e6c:	018a      	lsls	r2, r1, #6
 8004e6e:	4651      	mov	r1, sl
 8004e70:	ebb2 0801 	subs.w	r8, r2, r1
 8004e74:	4659      	mov	r1, fp
 8004e76:	eb63 0901 	sbc.w	r9, r3, r1
 8004e7a:	f04f 0200 	mov.w	r2, #0
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e8e:	4690      	mov	r8, r2
 8004e90:	4699      	mov	r9, r3
 8004e92:	4623      	mov	r3, r4
 8004e94:	eb18 0303 	adds.w	r3, r8, r3
 8004e98:	60bb      	str	r3, [r7, #8]
 8004e9a:	462b      	mov	r3, r5
 8004e9c:	eb49 0303 	adc.w	r3, r9, r3
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	f04f 0200 	mov.w	r2, #0
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004eae:	4629      	mov	r1, r5
 8004eb0:	028b      	lsls	r3, r1, #10
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004eb8:	4621      	mov	r1, r4
 8004eba:	028a      	lsls	r2, r1, #10
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ec8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ecc:	f7fb fe8c 	bl	8000be8 <__aeabi_uldivmod>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ed8:	e058      	b.n	8004f8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eda:	4b38      	ldr	r3, [pc, #224]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	099b      	lsrs	r3, r3, #6
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	4611      	mov	r1, r2
 8004ee6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004eea:	623b      	str	r3, [r7, #32]
 8004eec:	2300      	movs	r3, #0
 8004eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ef4:	4642      	mov	r2, r8
 8004ef6:	464b      	mov	r3, r9
 8004ef8:	f04f 0000 	mov.w	r0, #0
 8004efc:	f04f 0100 	mov.w	r1, #0
 8004f00:	0159      	lsls	r1, r3, #5
 8004f02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f06:	0150      	lsls	r0, r2, #5
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4641      	mov	r1, r8
 8004f0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f12:	4649      	mov	r1, r9
 8004f14:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f2c:	ebb2 040a 	subs.w	r4, r2, sl
 8004f30:	eb63 050b 	sbc.w	r5, r3, fp
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	00eb      	lsls	r3, r5, #3
 8004f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f42:	00e2      	lsls	r2, r4, #3
 8004f44:	4614      	mov	r4, r2
 8004f46:	461d      	mov	r5, r3
 8004f48:	4643      	mov	r3, r8
 8004f4a:	18e3      	adds	r3, r4, r3
 8004f4c:	603b      	str	r3, [r7, #0]
 8004f4e:	464b      	mov	r3, r9
 8004f50:	eb45 0303 	adc.w	r3, r5, r3
 8004f54:	607b      	str	r3, [r7, #4]
 8004f56:	f04f 0200 	mov.w	r2, #0
 8004f5a:	f04f 0300 	mov.w	r3, #0
 8004f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f62:	4629      	mov	r1, r5
 8004f64:	028b      	lsls	r3, r1, #10
 8004f66:	4621      	mov	r1, r4
 8004f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f6c:	4621      	mov	r1, r4
 8004f6e:	028a      	lsls	r2, r1, #10
 8004f70:	4610      	mov	r0, r2
 8004f72:	4619      	mov	r1, r3
 8004f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f76:	2200      	movs	r2, #0
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	61fa      	str	r2, [r7, #28]
 8004f7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f80:	f7fb fe32 	bl	8000be8 <__aeabi_uldivmod>
 8004f84:	4602      	mov	r2, r0
 8004f86:	460b      	mov	r3, r1
 8004f88:	4613      	mov	r3, r2
 8004f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	0c1b      	lsrs	r3, r3, #16
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	3301      	adds	r3, #1
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004f9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fa6:	e002      	b.n	8004fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fa8:	4b05      	ldr	r3, [pc, #20]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004faa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3750      	adds	r7, #80	@ 0x50
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fba:	bf00      	nop
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	00f42400 	.word	0x00f42400

08004fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fc8:	4b03      	ldr	r3, [pc, #12]	@ (8004fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fca:	681b      	ldr	r3, [r3, #0]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	20000000 	.word	0x20000000

08004fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fe0:	f7ff fff0 	bl	8004fc4 <HAL_RCC_GetHCLKFreq>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	4b05      	ldr	r3, [pc, #20]	@ (8004ffc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	0a9b      	lsrs	r3, r3, #10
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	4903      	ldr	r1, [pc, #12]	@ (8005000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff2:	5ccb      	ldrb	r3, [r1, r3]
 8004ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	40023800 	.word	0x40023800
 8005000:	0800d2c0 	.word	0x0800d2c0

08005004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005008:	f7ff ffdc 	bl	8004fc4 <HAL_RCC_GetHCLKFreq>
 800500c:	4602      	mov	r2, r0
 800500e:	4b05      	ldr	r3, [pc, #20]	@ (8005024 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	0b5b      	lsrs	r3, r3, #13
 8005014:	f003 0307 	and.w	r3, r3, #7
 8005018:	4903      	ldr	r1, [pc, #12]	@ (8005028 <HAL_RCC_GetPCLK2Freq+0x24>)
 800501a:	5ccb      	ldrb	r3, [r1, r3]
 800501c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005020:	4618      	mov	r0, r3
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40023800 	.word	0x40023800
 8005028:	0800d2c0 	.word	0x0800d2c0

0800502c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e042      	b.n	80050c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d106      	bne.n	8005058 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f7fd fb80 	bl	8002758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2224      	movs	r2, #36	@ 0x24
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800506e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f82b 	bl	80050cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005084:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	695a      	ldr	r2, [r3, #20]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005094:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68da      	ldr	r2, [r3, #12]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d0:	b0c0      	sub	sp, #256	@ 0x100
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e8:	68d9      	ldr	r1, [r3, #12]
 80050ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	ea40 0301 	orr.w	r3, r0, r1
 80050f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	431a      	orrs	r2, r3
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	431a      	orrs	r2, r3
 800510c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	4313      	orrs	r3, r2
 8005114:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005124:	f021 010c 	bic.w	r1, r1, #12
 8005128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005132:	430b      	orrs	r3, r1
 8005134:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005146:	6999      	ldr	r1, [r3, #24]
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	ea40 0301 	orr.w	r3, r0, r1
 8005152:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	4b8f      	ldr	r3, [pc, #572]	@ (8005398 <UART_SetConfig+0x2cc>)
 800515c:	429a      	cmp	r2, r3
 800515e:	d005      	beq.n	800516c <UART_SetConfig+0xa0>
 8005160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	4b8d      	ldr	r3, [pc, #564]	@ (800539c <UART_SetConfig+0x2d0>)
 8005168:	429a      	cmp	r2, r3
 800516a:	d104      	bne.n	8005176 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800516c:	f7ff ff4a 	bl	8005004 <HAL_RCC_GetPCLK2Freq>
 8005170:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005174:	e003      	b.n	800517e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005176:	f7ff ff31 	bl	8004fdc <HAL_RCC_GetPCLK1Freq>
 800517a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800517e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005188:	f040 810c 	bne.w	80053a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800518c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005190:	2200      	movs	r2, #0
 8005192:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005196:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800519a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800519e:	4622      	mov	r2, r4
 80051a0:	462b      	mov	r3, r5
 80051a2:	1891      	adds	r1, r2, r2
 80051a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051a6:	415b      	adcs	r3, r3
 80051a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051ae:	4621      	mov	r1, r4
 80051b0:	eb12 0801 	adds.w	r8, r2, r1
 80051b4:	4629      	mov	r1, r5
 80051b6:	eb43 0901 	adc.w	r9, r3, r1
 80051ba:	f04f 0200 	mov.w	r2, #0
 80051be:	f04f 0300 	mov.w	r3, #0
 80051c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051ce:	4690      	mov	r8, r2
 80051d0:	4699      	mov	r9, r3
 80051d2:	4623      	mov	r3, r4
 80051d4:	eb18 0303 	adds.w	r3, r8, r3
 80051d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051dc:	462b      	mov	r3, r5
 80051de:	eb49 0303 	adc.w	r3, r9, r3
 80051e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051fa:	460b      	mov	r3, r1
 80051fc:	18db      	adds	r3, r3, r3
 80051fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005200:	4613      	mov	r3, r2
 8005202:	eb42 0303 	adc.w	r3, r2, r3
 8005206:	657b      	str	r3, [r7, #84]	@ 0x54
 8005208:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800520c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005210:	f7fb fcea 	bl	8000be8 <__aeabi_uldivmod>
 8005214:	4602      	mov	r2, r0
 8005216:	460b      	mov	r3, r1
 8005218:	4b61      	ldr	r3, [pc, #388]	@ (80053a0 <UART_SetConfig+0x2d4>)
 800521a:	fba3 2302 	umull	r2, r3, r3, r2
 800521e:	095b      	lsrs	r3, r3, #5
 8005220:	011c      	lsls	r4, r3, #4
 8005222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005226:	2200      	movs	r2, #0
 8005228:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800522c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005230:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005234:	4642      	mov	r2, r8
 8005236:	464b      	mov	r3, r9
 8005238:	1891      	adds	r1, r2, r2
 800523a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800523c:	415b      	adcs	r3, r3
 800523e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005240:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005244:	4641      	mov	r1, r8
 8005246:	eb12 0a01 	adds.w	sl, r2, r1
 800524a:	4649      	mov	r1, r9
 800524c:	eb43 0b01 	adc.w	fp, r3, r1
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800525c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005260:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005264:	4692      	mov	sl, r2
 8005266:	469b      	mov	fp, r3
 8005268:	4643      	mov	r3, r8
 800526a:	eb1a 0303 	adds.w	r3, sl, r3
 800526e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005272:	464b      	mov	r3, r9
 8005274:	eb4b 0303 	adc.w	r3, fp, r3
 8005278:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800527c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005288:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800528c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005290:	460b      	mov	r3, r1
 8005292:	18db      	adds	r3, r3, r3
 8005294:	643b      	str	r3, [r7, #64]	@ 0x40
 8005296:	4613      	mov	r3, r2
 8005298:	eb42 0303 	adc.w	r3, r2, r3
 800529c:	647b      	str	r3, [r7, #68]	@ 0x44
 800529e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052a6:	f7fb fc9f 	bl	8000be8 <__aeabi_uldivmod>
 80052aa:	4602      	mov	r2, r0
 80052ac:	460b      	mov	r3, r1
 80052ae:	4611      	mov	r1, r2
 80052b0:	4b3b      	ldr	r3, [pc, #236]	@ (80053a0 <UART_SetConfig+0x2d4>)
 80052b2:	fba3 2301 	umull	r2, r3, r3, r1
 80052b6:	095b      	lsrs	r3, r3, #5
 80052b8:	2264      	movs	r2, #100	@ 0x64
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	1acb      	subs	r3, r1, r3
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052c6:	4b36      	ldr	r3, [pc, #216]	@ (80053a0 <UART_SetConfig+0x2d4>)
 80052c8:	fba3 2302 	umull	r2, r3, r3, r2
 80052cc:	095b      	lsrs	r3, r3, #5
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052d4:	441c      	add	r4, r3
 80052d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052da:	2200      	movs	r2, #0
 80052dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052e8:	4642      	mov	r2, r8
 80052ea:	464b      	mov	r3, r9
 80052ec:	1891      	adds	r1, r2, r2
 80052ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052f0:	415b      	adcs	r3, r3
 80052f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052f8:	4641      	mov	r1, r8
 80052fa:	1851      	adds	r1, r2, r1
 80052fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80052fe:	4649      	mov	r1, r9
 8005300:	414b      	adcs	r3, r1
 8005302:	637b      	str	r3, [r7, #52]	@ 0x34
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005310:	4659      	mov	r1, fp
 8005312:	00cb      	lsls	r3, r1, #3
 8005314:	4651      	mov	r1, sl
 8005316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800531a:	4651      	mov	r1, sl
 800531c:	00ca      	lsls	r2, r1, #3
 800531e:	4610      	mov	r0, r2
 8005320:	4619      	mov	r1, r3
 8005322:	4603      	mov	r3, r0
 8005324:	4642      	mov	r2, r8
 8005326:	189b      	adds	r3, r3, r2
 8005328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800532c:	464b      	mov	r3, r9
 800532e:	460a      	mov	r2, r1
 8005330:	eb42 0303 	adc.w	r3, r2, r3
 8005334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005344:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005348:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800534c:	460b      	mov	r3, r1
 800534e:	18db      	adds	r3, r3, r3
 8005350:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005352:	4613      	mov	r3, r2
 8005354:	eb42 0303 	adc.w	r3, r2, r3
 8005358:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800535a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800535e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005362:	f7fb fc41 	bl	8000be8 <__aeabi_uldivmod>
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	4b0d      	ldr	r3, [pc, #52]	@ (80053a0 <UART_SetConfig+0x2d4>)
 800536c:	fba3 1302 	umull	r1, r3, r3, r2
 8005370:	095b      	lsrs	r3, r3, #5
 8005372:	2164      	movs	r1, #100	@ 0x64
 8005374:	fb01 f303 	mul.w	r3, r1, r3
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	00db      	lsls	r3, r3, #3
 800537c:	3332      	adds	r3, #50	@ 0x32
 800537e:	4a08      	ldr	r2, [pc, #32]	@ (80053a0 <UART_SetConfig+0x2d4>)
 8005380:	fba2 2303 	umull	r2, r3, r2, r3
 8005384:	095b      	lsrs	r3, r3, #5
 8005386:	f003 0207 	and.w	r2, r3, #7
 800538a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4422      	add	r2, r4
 8005392:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005394:	e106      	b.n	80055a4 <UART_SetConfig+0x4d8>
 8005396:	bf00      	nop
 8005398:	40011000 	.word	0x40011000
 800539c:	40011400 	.word	0x40011400
 80053a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053a8:	2200      	movs	r2, #0
 80053aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053b6:	4642      	mov	r2, r8
 80053b8:	464b      	mov	r3, r9
 80053ba:	1891      	adds	r1, r2, r2
 80053bc:	6239      	str	r1, [r7, #32]
 80053be:	415b      	adcs	r3, r3
 80053c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80053c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053c6:	4641      	mov	r1, r8
 80053c8:	1854      	adds	r4, r2, r1
 80053ca:	4649      	mov	r1, r9
 80053cc:	eb43 0501 	adc.w	r5, r3, r1
 80053d0:	f04f 0200 	mov.w	r2, #0
 80053d4:	f04f 0300 	mov.w	r3, #0
 80053d8:	00eb      	lsls	r3, r5, #3
 80053da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053de:	00e2      	lsls	r2, r4, #3
 80053e0:	4614      	mov	r4, r2
 80053e2:	461d      	mov	r5, r3
 80053e4:	4643      	mov	r3, r8
 80053e6:	18e3      	adds	r3, r4, r3
 80053e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053ec:	464b      	mov	r3, r9
 80053ee:	eb45 0303 	adc.w	r3, r5, r3
 80053f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005402:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005406:	f04f 0200 	mov.w	r2, #0
 800540a:	f04f 0300 	mov.w	r3, #0
 800540e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005412:	4629      	mov	r1, r5
 8005414:	008b      	lsls	r3, r1, #2
 8005416:	4621      	mov	r1, r4
 8005418:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800541c:	4621      	mov	r1, r4
 800541e:	008a      	lsls	r2, r1, #2
 8005420:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005424:	f7fb fbe0 	bl	8000be8 <__aeabi_uldivmod>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	4b60      	ldr	r3, [pc, #384]	@ (80055b0 <UART_SetConfig+0x4e4>)
 800542e:	fba3 2302 	umull	r2, r3, r3, r2
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	011c      	lsls	r4, r3, #4
 8005436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543a:	2200      	movs	r2, #0
 800543c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005440:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005444:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005448:	4642      	mov	r2, r8
 800544a:	464b      	mov	r3, r9
 800544c:	1891      	adds	r1, r2, r2
 800544e:	61b9      	str	r1, [r7, #24]
 8005450:	415b      	adcs	r3, r3
 8005452:	61fb      	str	r3, [r7, #28]
 8005454:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005458:	4641      	mov	r1, r8
 800545a:	1851      	adds	r1, r2, r1
 800545c:	6139      	str	r1, [r7, #16]
 800545e:	4649      	mov	r1, r9
 8005460:	414b      	adcs	r3, r1
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005470:	4659      	mov	r1, fp
 8005472:	00cb      	lsls	r3, r1, #3
 8005474:	4651      	mov	r1, sl
 8005476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547a:	4651      	mov	r1, sl
 800547c:	00ca      	lsls	r2, r1, #3
 800547e:	4610      	mov	r0, r2
 8005480:	4619      	mov	r1, r3
 8005482:	4603      	mov	r3, r0
 8005484:	4642      	mov	r2, r8
 8005486:	189b      	adds	r3, r3, r2
 8005488:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800548c:	464b      	mov	r3, r9
 800548e:	460a      	mov	r2, r1
 8005490:	eb42 0303 	adc.w	r3, r2, r3
 8005494:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054a4:	f04f 0200 	mov.w	r2, #0
 80054a8:	f04f 0300 	mov.w	r3, #0
 80054ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054b0:	4649      	mov	r1, r9
 80054b2:	008b      	lsls	r3, r1, #2
 80054b4:	4641      	mov	r1, r8
 80054b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054ba:	4641      	mov	r1, r8
 80054bc:	008a      	lsls	r2, r1, #2
 80054be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054c2:	f7fb fb91 	bl	8000be8 <__aeabi_uldivmod>
 80054c6:	4602      	mov	r2, r0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4611      	mov	r1, r2
 80054cc:	4b38      	ldr	r3, [pc, #224]	@ (80055b0 <UART_SetConfig+0x4e4>)
 80054ce:	fba3 2301 	umull	r2, r3, r3, r1
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	2264      	movs	r2, #100	@ 0x64
 80054d6:	fb02 f303 	mul.w	r3, r2, r3
 80054da:	1acb      	subs	r3, r1, r3
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	3332      	adds	r3, #50	@ 0x32
 80054e0:	4a33      	ldr	r2, [pc, #204]	@ (80055b0 <UART_SetConfig+0x4e4>)
 80054e2:	fba2 2303 	umull	r2, r3, r2, r3
 80054e6:	095b      	lsrs	r3, r3, #5
 80054e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054ec:	441c      	add	r4, r3
 80054ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054f2:	2200      	movs	r2, #0
 80054f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80054f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80054f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80054fc:	4642      	mov	r2, r8
 80054fe:	464b      	mov	r3, r9
 8005500:	1891      	adds	r1, r2, r2
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	415b      	adcs	r3, r3
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800550c:	4641      	mov	r1, r8
 800550e:	1851      	adds	r1, r2, r1
 8005510:	6039      	str	r1, [r7, #0]
 8005512:	4649      	mov	r1, r9
 8005514:	414b      	adcs	r3, r1
 8005516:	607b      	str	r3, [r7, #4]
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005524:	4659      	mov	r1, fp
 8005526:	00cb      	lsls	r3, r1, #3
 8005528:	4651      	mov	r1, sl
 800552a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800552e:	4651      	mov	r1, sl
 8005530:	00ca      	lsls	r2, r1, #3
 8005532:	4610      	mov	r0, r2
 8005534:	4619      	mov	r1, r3
 8005536:	4603      	mov	r3, r0
 8005538:	4642      	mov	r2, r8
 800553a:	189b      	adds	r3, r3, r2
 800553c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800553e:	464b      	mov	r3, r9
 8005540:	460a      	mov	r2, r1
 8005542:	eb42 0303 	adc.w	r3, r2, r3
 8005546:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	663b      	str	r3, [r7, #96]	@ 0x60
 8005552:	667a      	str	r2, [r7, #100]	@ 0x64
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005560:	4649      	mov	r1, r9
 8005562:	008b      	lsls	r3, r1, #2
 8005564:	4641      	mov	r1, r8
 8005566:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800556a:	4641      	mov	r1, r8
 800556c:	008a      	lsls	r2, r1, #2
 800556e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005572:	f7fb fb39 	bl	8000be8 <__aeabi_uldivmod>
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	4b0d      	ldr	r3, [pc, #52]	@ (80055b0 <UART_SetConfig+0x4e4>)
 800557c:	fba3 1302 	umull	r1, r3, r3, r2
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	2164      	movs	r1, #100	@ 0x64
 8005584:	fb01 f303 	mul.w	r3, r1, r3
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	3332      	adds	r3, #50	@ 0x32
 800558e:	4a08      	ldr	r2, [pc, #32]	@ (80055b0 <UART_SetConfig+0x4e4>)
 8005590:	fba2 2303 	umull	r2, r3, r2, r3
 8005594:	095b      	lsrs	r3, r3, #5
 8005596:	f003 020f 	and.w	r2, r3, #15
 800559a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4422      	add	r2, r4
 80055a2:	609a      	str	r2, [r3, #8]
}
 80055a4:	bf00      	nop
 80055a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055aa:	46bd      	mov	sp, r7
 80055ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b0:	51eb851f 	.word	0x51eb851f

080055b4 <LL_GPIO_SetPinMode>:
{
 80055b4:	b480      	push	{r7}
 80055b6:	b08b      	sub	sp, #44	@ 0x2c
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	fa93 f3a3 	rbit	r3, r3
 80055ce:	613b      	str	r3, [r7, #16]
  return result;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d101      	bne.n	80055de <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80055da:	2320      	movs	r3, #32
 80055dc:	e003      	b.n	80055e6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	fab3 f383 	clz	r3, r3
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	2103      	movs	r1, #3
 80055ea:	fa01 f303 	lsl.w	r3, r1, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	401a      	ands	r2, r3
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	fa93 f3a3 	rbit	r3, r3
 80055fc:	61fb      	str	r3, [r7, #28]
  return result;
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005608:	2320      	movs	r3, #32
 800560a:	e003      	b.n	8005614 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	fab3 f383 	clz	r3, r3
 8005612:	b2db      	uxtb	r3, r3
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	fa01 f303 	lsl.w	r3, r1, r3
 800561c:	431a      	orrs	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	601a      	str	r2, [r3, #0]
}
 8005622:	bf00      	nop
 8005624:	372c      	adds	r7, #44	@ 0x2c
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <LL_GPIO_SetPinOutputType>:
{
 800562e:	b480      	push	{r7}
 8005630:	b085      	sub	sp, #20
 8005632:	af00      	add	r7, sp, #0
 8005634:	60f8      	str	r0, [r7, #12]
 8005636:	60b9      	str	r1, [r7, #8]
 8005638:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	43db      	mvns	r3, r3
 8005642:	401a      	ands	r2, r3
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	fb01 f303 	mul.w	r3, r1, r3
 800564c:	431a      	orrs	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	605a      	str	r2, [r3, #4]
}
 8005652:	bf00      	nop
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <LL_GPIO_SetPinSpeed>:
{
 800565e:	b480      	push	{r7}
 8005660:	b08b      	sub	sp, #44	@ 0x2c
 8005662:	af00      	add	r7, sp, #0
 8005664:	60f8      	str	r0, [r7, #12]
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	fa93 f3a3 	rbit	r3, r3
 8005678:	613b      	str	r3, [r7, #16]
  return result;
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005684:	2320      	movs	r3, #32
 8005686:	e003      	b.n	8005690 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	fab3 f383 	clz	r3, r3
 800568e:	b2db      	uxtb	r3, r3
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	2103      	movs	r1, #3
 8005694:	fa01 f303 	lsl.w	r3, r1, r3
 8005698:	43db      	mvns	r3, r3
 800569a:	401a      	ands	r2, r3
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	fa93 f3a3 	rbit	r3, r3
 80056a6:	61fb      	str	r3, [r7, #28]
  return result;
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80056ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80056b2:	2320      	movs	r3, #32
 80056b4:	e003      	b.n	80056be <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	fab3 f383 	clz	r3, r3
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	fa01 f303 	lsl.w	r3, r1, r3
 80056c6:	431a      	orrs	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	609a      	str	r2, [r3, #8]
}
 80056cc:	bf00      	nop
 80056ce:	372c      	adds	r7, #44	@ 0x2c
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <LL_GPIO_SetPinPull>:
{
 80056d8:	b480      	push	{r7}
 80056da:	b08b      	sub	sp, #44	@ 0x2c
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	68da      	ldr	r2, [r3, #12]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	fa93 f3a3 	rbit	r3, r3
 80056f2:	613b      	str	r3, [r7, #16]
  return result;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80056fe:	2320      	movs	r3, #32
 8005700:	e003      	b.n	800570a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	fab3 f383 	clz	r3, r3
 8005708:	b2db      	uxtb	r3, r3
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	2103      	movs	r1, #3
 800570e:	fa01 f303 	lsl.w	r3, r1, r3
 8005712:	43db      	mvns	r3, r3
 8005714:	401a      	ands	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	fa93 f3a3 	rbit	r3, r3
 8005720:	61fb      	str	r3, [r7, #28]
  return result;
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800572c:	2320      	movs	r3, #32
 800572e:	e003      	b.n	8005738 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	fab3 f383 	clz	r3, r3
 8005736:	b2db      	uxtb	r3, r3
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	fa01 f303 	lsl.w	r3, r1, r3
 8005740:	431a      	orrs	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	60da      	str	r2, [r3, #12]
}
 8005746:	bf00      	nop
 8005748:	372c      	adds	r7, #44	@ 0x2c
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <LL_GPIO_SetAFPin_0_7>:
{
 8005752:	b480      	push	{r7}
 8005754:	b08b      	sub	sp, #44	@ 0x2c
 8005756:	af00      	add	r7, sp, #0
 8005758:	60f8      	str	r0, [r7, #12]
 800575a:	60b9      	str	r1, [r7, #8]
 800575c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6a1a      	ldr	r2, [r3, #32]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	fa93 f3a3 	rbit	r3, r3
 800576c:	613b      	str	r3, [r7, #16]
  return result;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005778:	2320      	movs	r3, #32
 800577a:	e003      	b.n	8005784 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	fab3 f383 	clz	r3, r3
 8005782:	b2db      	uxtb	r3, r3
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	210f      	movs	r1, #15
 8005788:	fa01 f303 	lsl.w	r3, r1, r3
 800578c:	43db      	mvns	r3, r3
 800578e:	401a      	ands	r2, r3
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005794:	6a3b      	ldr	r3, [r7, #32]
 8005796:	fa93 f3a3 	rbit	r3, r3
 800579a:	61fb      	str	r3, [r7, #28]
  return result;
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80057a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80057a6:	2320      	movs	r3, #32
 80057a8:	e003      	b.n	80057b2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80057aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ac:	fab3 f383 	clz	r3, r3
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ba:	431a      	orrs	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	621a      	str	r2, [r3, #32]
}
 80057c0:	bf00      	nop
 80057c2:	372c      	adds	r7, #44	@ 0x2c
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <LL_GPIO_SetAFPin_8_15>:
{
 80057cc:	b480      	push	{r7}
 80057ce:	b08b      	sub	sp, #44	@ 0x2c
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	0a1b      	lsrs	r3, r3, #8
 80057e0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	fa93 f3a3 	rbit	r3, r3
 80057e8:	613b      	str	r3, [r7, #16]
  return result;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80057f4:	2320      	movs	r3, #32
 80057f6:	e003      	b.n	8005800 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	fab3 f383 	clz	r3, r3
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	210f      	movs	r1, #15
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	43db      	mvns	r3, r3
 800580a:	401a      	ands	r2, r3
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	0a1b      	lsrs	r3, r3, #8
 8005810:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	fa93 f3a3 	rbit	r3, r3
 8005818:	61fb      	str	r3, [r7, #28]
  return result;
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005824:	2320      	movs	r3, #32
 8005826:	e003      	b.n	8005830 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	fab3 f383 	clz	r3, r3
 800582e:	b2db      	uxtb	r3, r3
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	6879      	ldr	r1, [r7, #4]
 8005834:	fa01 f303 	lsl.w	r3, r1, r3
 8005838:	431a      	orrs	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800583e:	bf00      	nop
 8005840:	372c      	adds	r7, #44	@ 0x2c
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b08a      	sub	sp, #40	@ 0x28
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005854:	2300      	movs	r3, #0
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8005858:	2300      	movs	r3, #0
 800585a:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	fa93 f3a3 	rbit	r3, r3
 8005868:	617b      	str	r3, [r7, #20]
  return result;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <LL_GPIO_Init+0x2e>
    return 32U;
 8005874:	2320      	movs	r3, #32
 8005876:	e003      	b.n	8005880 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	fab3 f383 	clz	r3, r3
 800587e:	b2db      	uxtb	r3, r3
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005882:	e057      	b.n	8005934 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	2101      	movs	r1, #1
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	4013      	ands	r3, r2
 8005892:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d049      	beq.n	800592e <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d003      	beq.n	80058aa <LL_GPIO_Init+0x60>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d10d      	bne.n	80058c6 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	461a      	mov	r2, r3
 80058b0:	6a39      	ldr	r1, [r7, #32]
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff fed3 	bl	800565e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	461a      	mov	r2, r3
 80058be:	6a39      	ldr	r1, [r7, #32]
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f7ff feb4 	bl	800562e <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	461a      	mov	r2, r3
 80058cc:	6a39      	ldr	r1, [r7, #32]
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7ff ff02 	bl	80056d8 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d121      	bne.n	8005920 <LL_GPIO_Init+0xd6>
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	fa93 f3a3 	rbit	r3, r3
 80058e6:	60bb      	str	r3, [r7, #8]
  return result;
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <LL_GPIO_Init+0xac>
    return 32U;
 80058f2:	2320      	movs	r3, #32
 80058f4:	e003      	b.n	80058fe <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	fab3 f383 	clz	r3, r3
 80058fc:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80058fe:	2b07      	cmp	r3, #7
 8005900:	d807      	bhi.n	8005912 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	461a      	mov	r2, r3
 8005908:	6a39      	ldr	r1, [r7, #32]
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7ff ff21 	bl	8005752 <LL_GPIO_SetAFPin_0_7>
 8005910:	e006      	b.n	8005920 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	461a      	mov	r2, r3
 8005918:	6a39      	ldr	r1, [r7, #32]
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7ff ff56 	bl	80057cc <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	461a      	mov	r2, r3
 8005926:	6a39      	ldr	r1, [r7, #32]
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f7ff fe43 	bl	80055b4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	3301      	adds	r3, #1
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	fa22 f303 	lsr.w	r3, r2, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1a0      	bne.n	8005884 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3728      	adds	r7, #40	@ 0x28
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800594c:	b480      	push	{r7}
 800594e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005950:	4b04      	ldr	r3, [pc, #16]	@ (8005964 <LL_RCC_GetSysClkSource+0x18>)
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 030c 	and.w	r3, r3, #12
}
 8005958:	4618      	mov	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40023800 	.word	0x40023800

08005968 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800596c:	4b04      	ldr	r3, [pc, #16]	@ (8005980 <LL_RCC_GetAHBPrescaler+0x18>)
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005974:	4618      	mov	r0, r3
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40023800 	.word	0x40023800

08005984 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005988:	4b04      	ldr	r3, [pc, #16]	@ (800599c <LL_RCC_GetAPB1Prescaler+0x18>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8005990:	4618      	mov	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	40023800 	.word	0x40023800

080059a0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80059a4:	4b04      	ldr	r3, [pc, #16]	@ (80059b8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	40023800 	.word	0x40023800

080059bc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80059c0:	4b04      	ldr	r3, [pc, #16]	@ (80059d4 <LL_RCC_PLL_GetMainSource+0x18>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40023800 	.word	0x40023800

080059d8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80059dc:	4b04      	ldr	r3, [pc, #16]	@ (80059f0 <LL_RCC_PLL_GetN+0x18>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	099b      	lsrs	r3, r3, #6
 80059e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	40023800 	.word	0x40023800

080059f4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80059f8:	4b04      	ldr	r3, [pc, #16]	@ (8005a0c <LL_RCC_PLL_GetP+0x18>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40023800 	.word	0x40023800

08005a10 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005a14:	4b04      	ldr	r3, [pc, #16]	@ (8005a28 <LL_RCC_PLL_GetDivider+0x18>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	40023800 	.word	0x40023800

08005a2c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8005a34:	f000 f820 	bl	8005a78 <RCC_GetSystemClockFreq>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 f83e 	bl	8005ac4 <RCC_GetHCLKClockFreq>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 f84c 	bl	8005af0 <RCC_GetPCLK1ClockFreq>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 f858 	bl	8005b18 <RCC_GetPCLK2ClockFreq>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60da      	str	r2, [r3, #12]
}
 8005a6e:	bf00      	nop
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005a82:	f7ff ff63 	bl	800594c <LL_RCC_GetSysClkSource>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d00c      	beq.n	8005aa6 <RCC_GetSystemClockFreq+0x2e>
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d80f      	bhi.n	8005ab0 <RCC_GetSystemClockFreq+0x38>
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <RCC_GetSystemClockFreq+0x22>
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d003      	beq.n	8005aa0 <RCC_GetSystemClockFreq+0x28>
 8005a98:	e00a      	b.n	8005ab0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005a9a:	4b09      	ldr	r3, [pc, #36]	@ (8005ac0 <RCC_GetSystemClockFreq+0x48>)
 8005a9c:	607b      	str	r3, [r7, #4]
      break;
 8005a9e:	e00a      	b.n	8005ab6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005aa0:	4b07      	ldr	r3, [pc, #28]	@ (8005ac0 <RCC_GetSystemClockFreq+0x48>)
 8005aa2:	607b      	str	r3, [r7, #4]
      break;
 8005aa4:	e007      	b.n	8005ab6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8005aa6:	2008      	movs	r0, #8
 8005aa8:	f000 f84a 	bl	8005b40 <RCC_PLL_GetFreqDomain_SYS>
 8005aac:	6078      	str	r0, [r7, #4]
      break;
 8005aae:	e002      	b.n	8005ab6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005ab0:	4b03      	ldr	r3, [pc, #12]	@ (8005ac0 <RCC_GetSystemClockFreq+0x48>)
 8005ab2:	607b      	str	r3, [r7, #4]
      break;
 8005ab4:	bf00      	nop
  }

  return frequency;
 8005ab6:	687b      	ldr	r3, [r7, #4]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3708      	adds	r7, #8
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	00f42400 	.word	0x00f42400

08005ac4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005acc:	f7ff ff4c 	bl	8005968 <LL_RCC_GetAHBPrescaler>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	091b      	lsrs	r3, r3, #4
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	4a04      	ldr	r2, [pc, #16]	@ (8005aec <RCC_GetHCLKClockFreq+0x28>)
 8005ada:	5cd3      	ldrb	r3, [r2, r3]
 8005adc:	461a      	mov	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	40d3      	lsrs	r3, r2
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3708      	adds	r7, #8
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	0800d2b0 	.word	0x0800d2b0

08005af0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005af8:	f7ff ff44 	bl	8005984 <LL_RCC_GetAPB1Prescaler>
 8005afc:	4603      	mov	r3, r0
 8005afe:	0a9b      	lsrs	r3, r3, #10
 8005b00:	4a04      	ldr	r2, [pc, #16]	@ (8005b14 <RCC_GetPCLK1ClockFreq+0x24>)
 8005b02:	5cd3      	ldrb	r3, [r2, r3]
 8005b04:	461a      	mov	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	40d3      	lsrs	r3, r2
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	0800d2c0 	.word	0x0800d2c0

08005b18 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005b20:	f7ff ff3e 	bl	80059a0 <LL_RCC_GetAPB2Prescaler>
 8005b24:	4603      	mov	r3, r0
 8005b26:	0b5b      	lsrs	r3, r3, #13
 8005b28:	4a04      	ldr	r2, [pc, #16]	@ (8005b3c <RCC_GetPCLK2ClockFreq+0x24>)
 8005b2a:	5cd3      	ldrb	r3, [r2, r3]
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	40d3      	lsrs	r3, r2
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	0800d2c0 	.word	0x0800d2c0

08005b40 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8005b40:	b590      	push	{r4, r7, lr}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8005b50:	2300      	movs	r3, #0
 8005b52:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005b54:	f7ff ff32 	bl	80059bc <LL_RCC_PLL_GetMainSource>
 8005b58:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d004      	beq.n	8005b6a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b66:	d003      	beq.n	8005b70 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8005b68:	e005      	b.n	8005b76 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8005b6a:	4b12      	ldr	r3, [pc, #72]	@ (8005bb4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005b6c:	617b      	str	r3, [r7, #20]
      break;
 8005b6e:	e005      	b.n	8005b7c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005b70:	4b10      	ldr	r3, [pc, #64]	@ (8005bb4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005b72:	617b      	str	r3, [r7, #20]
      break;
 8005b74:	e002      	b.n	8005b7c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8005b76:	4b0f      	ldr	r3, [pc, #60]	@ (8005bb4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8005b78:	617b      	str	r3, [r7, #20]
      break;
 8005b7a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d113      	bne.n	8005baa <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005b82:	f7ff ff45 	bl	8005a10 <LL_RCC_PLL_GetDivider>
 8005b86:	4602      	mov	r2, r0
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	fbb3 f4f2 	udiv	r4, r3, r2
 8005b8e:	f7ff ff23 	bl	80059d8 <LL_RCC_PLL_GetN>
 8005b92:	4603      	mov	r3, r0
 8005b94:	fb03 f404 	mul.w	r4, r3, r4
 8005b98:	f7ff ff2c 	bl	80059f4 <LL_RCC_PLL_GetP>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	0c1b      	lsrs	r3, r3, #16
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	fbb4 f3f3 	udiv	r3, r4, r3
 8005ba8:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8005baa:	693b      	ldr	r3, [r7, #16]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	371c      	adds	r7, #28
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd90      	pop	{r4, r7, pc}
 8005bb4:	00f42400 	.word	0x00f42400

08005bb8 <LL_SPI_IsEnabled>:
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bc8:	2b40      	cmp	r3, #64	@ 0x40
 8005bca:	d101      	bne.n	8005bd0 <LL_SPI_IsEnabled+0x18>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e000      	b.n	8005bd2 <LL_SPI_IsEnabled+0x1a>
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <LL_SPI_SetCRCPolynomial>:
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
 8005be6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	461a      	mov	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	611a      	str	r2, [r3, #16]
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b084      	sub	sp, #16
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
 8005c06:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7ff ffd3 	bl	8005bb8 <LL_SPI_IsEnabled>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d139      	bne.n	8005c8c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c20:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	6811      	ldr	r1, [r2, #0]
 8005c28:	683a      	ldr	r2, [r7, #0]
 8005c2a:	6852      	ldr	r2, [r2, #4]
 8005c2c:	4311      	orrs	r1, r2
 8005c2e:	683a      	ldr	r2, [r7, #0]
 8005c30:	6892      	ldr	r2, [r2, #8]
 8005c32:	4311      	orrs	r1, r2
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	68d2      	ldr	r2, [r2, #12]
 8005c38:	4311      	orrs	r1, r2
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	6912      	ldr	r2, [r2, #16]
 8005c3e:	4311      	orrs	r1, r2
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	6952      	ldr	r2, [r2, #20]
 8005c44:	4311      	orrs	r1, r2
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	6992      	ldr	r2, [r2, #24]
 8005c4a:	4311      	orrs	r1, r2
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	69d2      	ldr	r2, [r2, #28]
 8005c50:	4311      	orrs	r1, r2
 8005c52:	683a      	ldr	r2, [r7, #0]
 8005c54:	6a12      	ldr	r2, [r2, #32]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f023 0204 	bic.w	r2, r3, #4
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	0c1b      	lsrs	r3, r3, #16
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c7a:	d105      	bne.n	8005c88 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	4619      	mov	r1, r3
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7ff ffab 	bl	8005bde <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	69db      	ldr	r3, [r3, #28]
 8005c90:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	61da      	str	r2, [r3, #28]
  return status;
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <LL_TIM_SetPrescaler>:
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b083      	sub	sp, #12
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
 8005caa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005cb2:	bf00      	nop
 8005cb4:	370c      	adds	r7, #12
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <LL_TIM_SetAutoReload>:
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <LL_TIM_SetRepetitionCounter>:
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b083      	sub	sp, #12
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
 8005ce2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cea:	bf00      	nop
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <LL_TIM_OC_SetCompareCH1>:
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b083      	sub	sp, #12
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	683a      	ldr	r2, [r7, #0]
 8005d04:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005d06:	bf00      	nop
 8005d08:	370c      	adds	r7, #12
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr

08005d12 <LL_TIM_OC_SetCompareCH2>:
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
 8005d1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8005d22:	bf00      	nop
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <LL_TIM_OC_SetCompareCH3>:
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b083      	sub	sp, #12
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
 8005d36:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <LL_TIM_OC_SetCompareCH4>:
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005d5a:	bf00      	nop
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8005d66:	b480      	push	{r7}
 8005d68:	b083      	sub	sp, #12
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f043 0201 	orr.w	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	615a      	str	r2, [r3, #20]
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
	...

08005d88 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a3d      	ldr	r2, [pc, #244]	@ (8005e90 <LL_TIM_Init+0x108>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d013      	beq.n	8005dc8 <LL_TIM_Init+0x40>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da6:	d00f      	beq.n	8005dc8 <LL_TIM_Init+0x40>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a3a      	ldr	r2, [pc, #232]	@ (8005e94 <LL_TIM_Init+0x10c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00b      	beq.n	8005dc8 <LL_TIM_Init+0x40>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a39      	ldr	r2, [pc, #228]	@ (8005e98 <LL_TIM_Init+0x110>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d007      	beq.n	8005dc8 <LL_TIM_Init+0x40>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a38      	ldr	r2, [pc, #224]	@ (8005e9c <LL_TIM_Init+0x114>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d003      	beq.n	8005dc8 <LL_TIM_Init+0x40>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a37      	ldr	r2, [pc, #220]	@ (8005ea0 <LL_TIM_Init+0x118>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d106      	bne.n	8005dd6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a2d      	ldr	r2, [pc, #180]	@ (8005e90 <LL_TIM_Init+0x108>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d02b      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de4:	d027      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a2a      	ldr	r2, [pc, #168]	@ (8005e94 <LL_TIM_Init+0x10c>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d023      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a29      	ldr	r2, [pc, #164]	@ (8005e98 <LL_TIM_Init+0x110>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d01f      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a28      	ldr	r2, [pc, #160]	@ (8005e9c <LL_TIM_Init+0x114>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d01b      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a27      	ldr	r2, [pc, #156]	@ (8005ea0 <LL_TIM_Init+0x118>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d017      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a26      	ldr	r2, [pc, #152]	@ (8005ea4 <LL_TIM_Init+0x11c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a25      	ldr	r2, [pc, #148]	@ (8005ea8 <LL_TIM_Init+0x120>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00f      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a24      	ldr	r2, [pc, #144]	@ (8005eac <LL_TIM_Init+0x124>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d00b      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a23      	ldr	r2, [pc, #140]	@ (8005eb0 <LL_TIM_Init+0x128>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d007      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a22      	ldr	r2, [pc, #136]	@ (8005eb4 <LL_TIM_Init+0x12c>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d003      	beq.n	8005e36 <LL_TIM_Init+0xae>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a21      	ldr	r2, [pc, #132]	@ (8005eb8 <LL_TIM_Init+0x130>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d106      	bne.n	8005e44 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	4619      	mov	r1, r3
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff ff34 	bl	8005cbe <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	881b      	ldrh	r3, [r3, #0]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ff20 	bl	8005ca2 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a0a      	ldr	r2, [pc, #40]	@ (8005e90 <LL_TIM_Init+0x108>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d003      	beq.n	8005e72 <LL_TIM_Init+0xea>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ea0 <LL_TIM_Init+0x118>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d105      	bne.n	8005e7e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	4619      	mov	r1, r3
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff ff2e 	bl	8005cda <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff ff71 	bl	8005d66 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40000400 	.word	0x40000400
 8005e98:	40000800 	.word	0x40000800
 8005e9c:	40000c00 	.word	0x40000c00
 8005ea0:	40010400 	.word	0x40010400
 8005ea4:	40014000 	.word	0x40014000
 8005ea8:	40014400 	.word	0x40014400
 8005eac:	40014800 	.word	0x40014800
 8005eb0:	40001800 	.word	0x40001800
 8005eb4:	40001c00 	.word	0x40001c00
 8005eb8:	40002000 	.word	0x40002000

08005ebc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed2:	d027      	beq.n	8005f24 <LL_TIM_OC_Init+0x68>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eda:	d82a      	bhi.n	8005f32 <LL_TIM_OC_Init+0x76>
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ee2:	d018      	beq.n	8005f16 <LL_TIM_OC_Init+0x5a>
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eea:	d822      	bhi.n	8005f32 <LL_TIM_OC_Init+0x76>
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d003      	beq.n	8005efa <LL_TIM_OC_Init+0x3e>
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2b10      	cmp	r3, #16
 8005ef6:	d007      	beq.n	8005f08 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8005ef8:	e01b      	b.n	8005f32 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 f81f 	bl	8005f40 <OC1Config>
 8005f02:	4603      	mov	r3, r0
 8005f04:	75fb      	strb	r3, [r7, #23]
      break;
 8005f06:	e015      	b.n	8005f34 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8005f08:	6879      	ldr	r1, [r7, #4]
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 f884 	bl	8006018 <OC2Config>
 8005f10:	4603      	mov	r3, r0
 8005f12:	75fb      	strb	r3, [r7, #23]
      break;
 8005f14:	e00e      	b.n	8005f34 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 f8ed 	bl	80060f8 <OC3Config>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	75fb      	strb	r3, [r7, #23]
      break;
 8005f22:	e007      	b.n	8005f34 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8005f24:	6879      	ldr	r1, [r7, #4]
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f000 f956 	bl	80061d8 <OC4Config>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f30:	e000      	b.n	8005f34 <LL_TIM_OC_Init+0x78>
      break;
 8005f32:	bf00      	nop
  }

  return result;
 8005f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
	...

08005f40 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f023 0201 	bic.w	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 0303 	bic.w	r3, r3, #3
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f023 0202 	bic.w	r2, r3, #2
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f023 0201 	bic.w	r2, r3, #1
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8006010 <OC1Config+0xd0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <OC1Config+0x6a>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8006014 <OC1Config+0xd4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d11e      	bne.n	8005fe8 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f023 0208 	bic.w	r2, r3, #8
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f023 0204 	bic.w	r2, r3, #4
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7ff fe7b 	bl	8005cf6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	40010000 	.word	0x40010000
 8006014:	40010400 	.word	0x40010400

08006018 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	f023 0210 	bic.w	r2, r3, #16
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006046:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	021b      	lsls	r3, r3, #8
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f023 0220 	bic.w	r2, r3, #32
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	4313      	orrs	r3, r2
 8006066:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f023 0210 	bic.w	r2, r3, #16
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	011b      	lsls	r3, r3, #4
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a1d      	ldr	r2, [pc, #116]	@ (80060f0 <OC2Config+0xd8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <OC2Config+0x70>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a1c      	ldr	r2, [pc, #112]	@ (80060f4 <OC2Config+0xdc>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d11f      	bne.n	80060c8 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	019b      	lsls	r3, r3, #6
 8006094:	4313      	orrs	r3, r2
 8006096:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	019b      	lsls	r3, r3, #6
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	00db      	lsls	r3, r3, #3
 80060c4:	4313      	orrs	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	4619      	mov	r1, r3
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff fe19 	bl	8005d12 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3718      	adds	r7, #24
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	40010000 	.word	0x40010000
 80060f4:	40010400 	.word	0x40010400

080060f8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0303 	bic.w	r3, r3, #3
 8006126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	021b      	lsls	r3, r3, #8
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	021b      	lsls	r3, r3, #8
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a1d      	ldr	r2, [pc, #116]	@ (80061d0 <OC3Config+0xd8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d003      	beq.n	8006166 <OC3Config+0x6e>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a1c      	ldr	r2, [pc, #112]	@ (80061d4 <OC3Config+0xdc>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d11f      	bne.n	80061a6 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	029b      	lsls	r3, r3, #10
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	029b      	lsls	r3, r3, #10
 8006182:	4313      	orrs	r3, r2
 8006184:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	015b      	lsls	r3, r3, #5
 80061a2:	4313      	orrs	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	4619      	mov	r1, r3
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f7ff fdb8 	bl	8005d2e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	40010000 	.word	0x40010000
 80061d4:	40010400 	.word	0x40010400

080061d8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006206:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	031b      	lsls	r3, r3, #12
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	031b      	lsls	r3, r3, #12
 8006234:	4313      	orrs	r3, r2
 8006236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a11      	ldr	r2, [pc, #68]	@ (8006280 <OC4Config+0xa8>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d003      	beq.n	8006248 <OC4Config+0x70>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a10      	ldr	r2, [pc, #64]	@ (8006284 <OC4Config+0xac>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d107      	bne.n	8006258 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	019b      	lsls	r3, r3, #6
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7ff fd6d 	bl	8005d4a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	40010000 	.word	0x40010000
 8006284:	40010400 	.word	0x40010400

08006288 <LL_USART_IsEnabled>:
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800629c:	bf0c      	ite	eq
 800629e:	2301      	moveq	r3, #1
 80062a0:	2300      	movne	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <LL_USART_SetStopBitsLength>:
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	611a      	str	r2, [r3, #16]
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <LL_USART_SetHWFlowCtrl>:
{
 80062d6:	b480      	push	{r7}
 80062d8:	b083      	sub	sp, #12
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
 80062de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	615a      	str	r2, [r3, #20]
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <LL_USART_SetBaudRate>:
{
 80062fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006300:	b0c0      	sub	sp, #256	@ 0x100
 8006302:	af00      	add	r7, sp, #0
 8006304:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006308:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 800630c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8006310:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006318:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800631c:	f040 810c 	bne.w	8006538 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006320:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006324:	2200      	movs	r2, #0
 8006326:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800632a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800632e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006332:	4622      	mov	r2, r4
 8006334:	462b      	mov	r3, r5
 8006336:	1891      	adds	r1, r2, r2
 8006338:	6639      	str	r1, [r7, #96]	@ 0x60
 800633a:	415b      	adcs	r3, r3
 800633c:	667b      	str	r3, [r7, #100]	@ 0x64
 800633e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8006342:	4621      	mov	r1, r4
 8006344:	eb12 0801 	adds.w	r8, r2, r1
 8006348:	4629      	mov	r1, r5
 800634a:	eb43 0901 	adc.w	r9, r3, r1
 800634e:	f04f 0200 	mov.w	r2, #0
 8006352:	f04f 0300 	mov.w	r3, #0
 8006356:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800635a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800635e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006362:	4690      	mov	r8, r2
 8006364:	4699      	mov	r9, r3
 8006366:	4623      	mov	r3, r4
 8006368:	eb18 0303 	adds.w	r3, r8, r3
 800636c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006370:	462b      	mov	r3, r5
 8006372:	eb49 0303 	adc.w	r3, r9, r3
 8006376:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800637a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800637e:	2200      	movs	r2, #0
 8006380:	469a      	mov	sl, r3
 8006382:	4693      	mov	fp, r2
 8006384:	eb1a 030a 	adds.w	r3, sl, sl
 8006388:	65bb      	str	r3, [r7, #88]	@ 0x58
 800638a:	eb4b 030b 	adc.w	r3, fp, fp
 800638e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006390:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006394:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006398:	f7fa fc26 	bl	8000be8 <__aeabi_uldivmod>
 800639c:	4602      	mov	r2, r0
 800639e:	460b      	mov	r3, r1
 80063a0:	4b64      	ldr	r3, [pc, #400]	@ (8006534 <LL_USART_SetBaudRate+0x238>)
 80063a2:	fba3 2302 	umull	r2, r3, r3, r2
 80063a6:	095b      	lsrs	r3, r3, #5
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	011b      	lsls	r3, r3, #4
 80063ac:	b29c      	uxth	r4, r3
 80063ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80063b2:	2200      	movs	r2, #0
 80063b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063b8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80063bc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80063c0:	4642      	mov	r2, r8
 80063c2:	464b      	mov	r3, r9
 80063c4:	1891      	adds	r1, r2, r2
 80063c6:	6539      	str	r1, [r7, #80]	@ 0x50
 80063c8:	415b      	adcs	r3, r3
 80063ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80063cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80063d0:	4641      	mov	r1, r8
 80063d2:	1851      	adds	r1, r2, r1
 80063d4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80063d6:	4649      	mov	r1, r9
 80063d8:	414b      	adcs	r3, r1
 80063da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80063e8:	4659      	mov	r1, fp
 80063ea:	00cb      	lsls	r3, r1, #3
 80063ec:	4651      	mov	r1, sl
 80063ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063f2:	4651      	mov	r1, sl
 80063f4:	00ca      	lsls	r2, r1, #3
 80063f6:	4610      	mov	r0, r2
 80063f8:	4619      	mov	r1, r3
 80063fa:	4603      	mov	r3, r0
 80063fc:	4642      	mov	r2, r8
 80063fe:	189b      	adds	r3, r3, r2
 8006400:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006404:	464b      	mov	r3, r9
 8006406:	460a      	mov	r2, r1
 8006408:	eb42 0303 	adc.w	r3, r2, r3
 800640c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006410:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006414:	2200      	movs	r2, #0
 8006416:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800641a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800641e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006422:	460b      	mov	r3, r1
 8006424:	18db      	adds	r3, r3, r3
 8006426:	643b      	str	r3, [r7, #64]	@ 0x40
 8006428:	4613      	mov	r3, r2
 800642a:	eb42 0303 	adc.w	r3, r2, r3
 800642e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006430:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006434:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8006438:	f7fa fbd6 	bl	8000be8 <__aeabi_uldivmod>
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	4611      	mov	r1, r2
 8006442:	4b3c      	ldr	r3, [pc, #240]	@ (8006534 <LL_USART_SetBaudRate+0x238>)
 8006444:	fba3 2301 	umull	r2, r3, r3, r1
 8006448:	095b      	lsrs	r3, r3, #5
 800644a:	2264      	movs	r2, #100	@ 0x64
 800644c:	fb02 f303 	mul.w	r3, r2, r3
 8006450:	1acb      	subs	r3, r1, r3
 8006452:	00db      	lsls	r3, r3, #3
 8006454:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006458:	4b36      	ldr	r3, [pc, #216]	@ (8006534 <LL_USART_SetBaudRate+0x238>)
 800645a:	fba3 2302 	umull	r2, r3, r3, r2
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	b29b      	uxth	r3, r3
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	b29b      	uxth	r3, r3
 8006466:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800646a:	b29b      	uxth	r3, r3
 800646c:	4423      	add	r3, r4
 800646e:	b29c      	uxth	r4, r3
 8006470:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006474:	2200      	movs	r2, #0
 8006476:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800647a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800647e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8006482:	4642      	mov	r2, r8
 8006484:	464b      	mov	r3, r9
 8006486:	1891      	adds	r1, r2, r2
 8006488:	63b9      	str	r1, [r7, #56]	@ 0x38
 800648a:	415b      	adcs	r3, r3
 800648c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800648e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006492:	4641      	mov	r1, r8
 8006494:	1851      	adds	r1, r2, r1
 8006496:	6339      	str	r1, [r7, #48]	@ 0x30
 8006498:	4649      	mov	r1, r9
 800649a:	414b      	adcs	r3, r1
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
 800649e:	f04f 0200 	mov.w	r2, #0
 80064a2:	f04f 0300 	mov.w	r3, #0
 80064a6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80064aa:	4659      	mov	r1, fp
 80064ac:	00cb      	lsls	r3, r1, #3
 80064ae:	4651      	mov	r1, sl
 80064b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064b4:	4651      	mov	r1, sl
 80064b6:	00ca      	lsls	r2, r1, #3
 80064b8:	4610      	mov	r0, r2
 80064ba:	4619      	mov	r1, r3
 80064bc:	4603      	mov	r3, r0
 80064be:	4642      	mov	r2, r8
 80064c0:	189b      	adds	r3, r3, r2
 80064c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064c6:	464b      	mov	r3, r9
 80064c8:	460a      	mov	r2, r1
 80064ca:	eb42 0303 	adc.w	r3, r2, r3
 80064ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80064d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80064d6:	2200      	movs	r2, #0
 80064d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064dc:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80064e0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80064e4:	460b      	mov	r3, r1
 80064e6:	18db      	adds	r3, r3, r3
 80064e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064ea:	4613      	mov	r3, r2
 80064ec:	eb42 0303 	adc.w	r3, r2, r3
 80064f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064f6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80064fa:	f7fa fb75 	bl	8000be8 <__aeabi_uldivmod>
 80064fe:	4602      	mov	r2, r0
 8006500:	460b      	mov	r3, r1
 8006502:	4b0c      	ldr	r3, [pc, #48]	@ (8006534 <LL_USART_SetBaudRate+0x238>)
 8006504:	fba3 1302 	umull	r1, r3, r3, r2
 8006508:	095b      	lsrs	r3, r3, #5
 800650a:	2164      	movs	r1, #100	@ 0x64
 800650c:	fb01 f303 	mul.w	r3, r1, r3
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	00db      	lsls	r3, r3, #3
 8006514:	3332      	adds	r3, #50	@ 0x32
 8006516:	4a07      	ldr	r2, [pc, #28]	@ (8006534 <LL_USART_SetBaudRate+0x238>)
 8006518:	fba2 2303 	umull	r2, r3, r2, r3
 800651c:	095b      	lsrs	r3, r3, #5
 800651e:	b29b      	uxth	r3, r3
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	b29b      	uxth	r3, r3
 8006526:	4423      	add	r3, r4
 8006528:	b29b      	uxth	r3, r3
 800652a:	461a      	mov	r2, r3
 800652c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006530:	609a      	str	r2, [r3, #8]
}
 8006532:	e108      	b.n	8006746 <LL_USART_SetBaudRate+0x44a>
 8006534:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006538:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800653c:	2200      	movs	r2, #0
 800653e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006542:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006546:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800654a:	4642      	mov	r2, r8
 800654c:	464b      	mov	r3, r9
 800654e:	1891      	adds	r1, r2, r2
 8006550:	6239      	str	r1, [r7, #32]
 8006552:	415b      	adcs	r3, r3
 8006554:	627b      	str	r3, [r7, #36]	@ 0x24
 8006556:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800655a:	4641      	mov	r1, r8
 800655c:	1854      	adds	r4, r2, r1
 800655e:	4649      	mov	r1, r9
 8006560:	eb43 0501 	adc.w	r5, r3, r1
 8006564:	f04f 0200 	mov.w	r2, #0
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	00eb      	lsls	r3, r5, #3
 800656e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006572:	00e2      	lsls	r2, r4, #3
 8006574:	4614      	mov	r4, r2
 8006576:	461d      	mov	r5, r3
 8006578:	4643      	mov	r3, r8
 800657a:	18e3      	adds	r3, r4, r3
 800657c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006580:	464b      	mov	r3, r9
 8006582:	eb45 0303 	adc.w	r3, r5, r3
 8006586:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800658a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800658e:	2200      	movs	r2, #0
 8006590:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006594:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f04f 0300 	mov.w	r3, #0
 80065a0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80065a4:	4629      	mov	r1, r5
 80065a6:	008b      	lsls	r3, r1, #2
 80065a8:	4621      	mov	r1, r4
 80065aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ae:	4621      	mov	r1, r4
 80065b0:	008a      	lsls	r2, r1, #2
 80065b2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80065b6:	f7fa fb17 	bl	8000be8 <__aeabi_uldivmod>
 80065ba:	4602      	mov	r2, r0
 80065bc:	460b      	mov	r3, r1
 80065be:	4b65      	ldr	r3, [pc, #404]	@ (8006754 <LL_USART_SetBaudRate+0x458>)
 80065c0:	fba3 2302 	umull	r2, r3, r3, r2
 80065c4:	095b      	lsrs	r3, r3, #5
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	b29c      	uxth	r4, r3
 80065cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80065d0:	2200      	movs	r2, #0
 80065d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80065d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065da:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80065de:	4642      	mov	r2, r8
 80065e0:	464b      	mov	r3, r9
 80065e2:	1891      	adds	r1, r2, r2
 80065e4:	61b9      	str	r1, [r7, #24]
 80065e6:	415b      	adcs	r3, r3
 80065e8:	61fb      	str	r3, [r7, #28]
 80065ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065ee:	4641      	mov	r1, r8
 80065f0:	1851      	adds	r1, r2, r1
 80065f2:	6139      	str	r1, [r7, #16]
 80065f4:	4649      	mov	r1, r9
 80065f6:	414b      	adcs	r3, r1
 80065f8:	617b      	str	r3, [r7, #20]
 80065fa:	f04f 0200 	mov.w	r2, #0
 80065fe:	f04f 0300 	mov.w	r3, #0
 8006602:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006606:	4659      	mov	r1, fp
 8006608:	00cb      	lsls	r3, r1, #3
 800660a:	4651      	mov	r1, sl
 800660c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006610:	4651      	mov	r1, sl
 8006612:	00ca      	lsls	r2, r1, #3
 8006614:	4610      	mov	r0, r2
 8006616:	4619      	mov	r1, r3
 8006618:	4603      	mov	r3, r0
 800661a:	4642      	mov	r2, r8
 800661c:	189b      	adds	r3, r3, r2
 800661e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006622:	464b      	mov	r3, r9
 8006624:	460a      	mov	r2, r1
 8006626:	eb42 0303 	adc.w	r3, r2, r3
 800662a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800662e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006632:	2200      	movs	r2, #0
 8006634:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006638:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800663c:	f04f 0200 	mov.w	r2, #0
 8006640:	f04f 0300 	mov.w	r3, #0
 8006644:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8006648:	4649      	mov	r1, r9
 800664a:	008b      	lsls	r3, r1, #2
 800664c:	4641      	mov	r1, r8
 800664e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006652:	4641      	mov	r1, r8
 8006654:	008a      	lsls	r2, r1, #2
 8006656:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800665a:	f7fa fac5 	bl	8000be8 <__aeabi_uldivmod>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4611      	mov	r1, r2
 8006664:	4b3b      	ldr	r3, [pc, #236]	@ (8006754 <LL_USART_SetBaudRate+0x458>)
 8006666:	fba3 2301 	umull	r2, r3, r3, r1
 800666a:	095b      	lsrs	r3, r3, #5
 800666c:	2264      	movs	r2, #100	@ 0x64
 800666e:	fb02 f303 	mul.w	r3, r2, r3
 8006672:	1acb      	subs	r3, r1, r3
 8006674:	011b      	lsls	r3, r3, #4
 8006676:	3332      	adds	r3, #50	@ 0x32
 8006678:	4a36      	ldr	r2, [pc, #216]	@ (8006754 <LL_USART_SetBaudRate+0x458>)
 800667a:	fba2 2303 	umull	r2, r3, r2, r3
 800667e:	095b      	lsrs	r3, r3, #5
 8006680:	b29b      	uxth	r3, r3
 8006682:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006686:	b29b      	uxth	r3, r3
 8006688:	4423      	add	r3, r4
 800668a:	b29c      	uxth	r4, r3
 800668c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006690:	2200      	movs	r2, #0
 8006692:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006694:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006696:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800669a:	4642      	mov	r2, r8
 800669c:	464b      	mov	r3, r9
 800669e:	1891      	adds	r1, r2, r2
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	415b      	adcs	r3, r3
 80066a4:	60fb      	str	r3, [r7, #12]
 80066a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80066aa:	4641      	mov	r1, r8
 80066ac:	1851      	adds	r1, r2, r1
 80066ae:	6039      	str	r1, [r7, #0]
 80066b0:	4649      	mov	r1, r9
 80066b2:	414b      	adcs	r3, r1
 80066b4:	607b      	str	r3, [r7, #4]
 80066b6:	f04f 0200 	mov.w	r2, #0
 80066ba:	f04f 0300 	mov.w	r3, #0
 80066be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066c2:	4659      	mov	r1, fp
 80066c4:	00cb      	lsls	r3, r1, #3
 80066c6:	4651      	mov	r1, sl
 80066c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066cc:	4651      	mov	r1, sl
 80066ce:	00ca      	lsls	r2, r1, #3
 80066d0:	4610      	mov	r0, r2
 80066d2:	4619      	mov	r1, r3
 80066d4:	4603      	mov	r3, r0
 80066d6:	4642      	mov	r2, r8
 80066d8:	189b      	adds	r3, r3, r2
 80066da:	673b      	str	r3, [r7, #112]	@ 0x70
 80066dc:	464b      	mov	r3, r9
 80066de:	460a      	mov	r2, r1
 80066e0:	eb42 0303 	adc.w	r3, r2, r3
 80066e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80066e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80066ea:	2200      	movs	r2, #0
 80066ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80066fc:	4649      	mov	r1, r9
 80066fe:	008b      	lsls	r3, r1, #2
 8006700:	4641      	mov	r1, r8
 8006702:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006706:	4641      	mov	r1, r8
 8006708:	008a      	lsls	r2, r1, #2
 800670a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800670e:	f7fa fa6b 	bl	8000be8 <__aeabi_uldivmod>
 8006712:	4602      	mov	r2, r0
 8006714:	460b      	mov	r3, r1
 8006716:	4b0f      	ldr	r3, [pc, #60]	@ (8006754 <LL_USART_SetBaudRate+0x458>)
 8006718:	fba3 1302 	umull	r1, r3, r3, r2
 800671c:	095b      	lsrs	r3, r3, #5
 800671e:	2164      	movs	r1, #100	@ 0x64
 8006720:	fb01 f303 	mul.w	r3, r1, r3
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	011b      	lsls	r3, r3, #4
 8006728:	3332      	adds	r3, #50	@ 0x32
 800672a:	4a0a      	ldr	r2, [pc, #40]	@ (8006754 <LL_USART_SetBaudRate+0x458>)
 800672c:	fba2 2303 	umull	r2, r3, r2, r3
 8006730:	095b      	lsrs	r3, r3, #5
 8006732:	b29b      	uxth	r3, r3
 8006734:	f003 030f 	and.w	r3, r3, #15
 8006738:	b29b      	uxth	r3, r3
 800673a:	4423      	add	r3, r4
 800673c:	b29b      	uxth	r3, r3
 800673e:	461a      	mov	r2, r3
 8006740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006744:	609a      	str	r2, [r3, #8]
}
 8006746:	bf00      	nop
 8006748:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800674c:	46bd      	mov	sp, r7
 800674e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006752:	bf00      	nop
 8006754:	51eb851f 	.word	0x51eb851f

08006758 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b088      	sub	sp, #32
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006766:	2300      	movs	r3, #0
 8006768:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fd8c 	bl	8006288 <LL_USART_IsEnabled>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d15e      	bne.n	8006834 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800677e:	f023 030c 	bic.w	r3, r3, #12
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	6851      	ldr	r1, [r2, #4]
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	68d2      	ldr	r2, [r2, #12]
 800678a:	4311      	orrs	r1, r2
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	6912      	ldr	r2, [r2, #16]
 8006790:	4311      	orrs	r1, r2
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	6992      	ldr	r2, [r2, #24]
 8006796:	430a      	orrs	r2, r1
 8006798:	431a      	orrs	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	4619      	mov	r1, r3
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f7ff fd83 	bl	80062b0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	4619      	mov	r1, r3
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f7ff fd90 	bl	80062d6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80067b6:	f107 0308 	add.w	r3, r7, #8
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7ff f936 	bl	8005a2c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006840 <LL_USART_Init+0xe8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d102      	bne.n	80067ce <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	61bb      	str	r3, [r7, #24]
 80067cc:	e021      	b.n	8006812 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006844 <LL_USART_Init+0xec>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d102      	bne.n	80067dc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	61bb      	str	r3, [r7, #24]
 80067da:	e01a      	b.n	8006812 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a1a      	ldr	r2, [pc, #104]	@ (8006848 <LL_USART_Init+0xf0>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d102      	bne.n	80067ea <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	61bb      	str	r3, [r7, #24]
 80067e8:	e013      	b.n	8006812 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a17      	ldr	r2, [pc, #92]	@ (800684c <LL_USART_Init+0xf4>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d102      	bne.n	80067f8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	61bb      	str	r3, [r7, #24]
 80067f6:	e00c      	b.n	8006812 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a15      	ldr	r2, [pc, #84]	@ (8006850 <LL_USART_Init+0xf8>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d102      	bne.n	8006806 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	61bb      	str	r3, [r7, #24]
 8006804:	e005      	b.n	8006812 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a12      	ldr	r2, [pc, #72]	@ (8006854 <LL_USART_Init+0xfc>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d101      	bne.n	8006812 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00d      	beq.n	8006834 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d009      	beq.n	8006834 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006820:	2300      	movs	r3, #0
 8006822:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800682c:	69b9      	ldr	r1, [r7, #24]
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7ff fd64 	bl	80062fc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006834:	7ffb      	ldrb	r3, [r7, #31]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3720      	adds	r7, #32
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40011000 	.word	0x40011000
 8006844:	40004400 	.word	0x40004400
 8006848:	40004800 	.word	0x40004800
 800684c:	40011400 	.word	0x40011400
 8006850:	40004c00 	.word	0x40004c00
 8006854:	40005000 	.word	0x40005000

08006858 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006858:	b084      	sub	sp, #16
 800685a:	b580      	push	{r7, lr}
 800685c:	b084      	sub	sp, #16
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
 8006862:	f107 001c 	add.w	r0, r7, #28
 8006866:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800686a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800686e:	2b01      	cmp	r3, #1
 8006870:	d123      	bne.n	80068ba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006876:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006886:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800689a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d105      	bne.n	80068ae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f001 fae8 	bl	8007e84 <USB_CoreReset>
 80068b4:	4603      	mov	r3, r0
 80068b6:	73fb      	strb	r3, [r7, #15]
 80068b8:	e01b      	b.n	80068f2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f001 fadc 	bl	8007e84 <USB_CoreReset>
 80068cc:	4603      	mov	r3, r0
 80068ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80068d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d106      	bne.n	80068e6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80068e4:	e005      	b.n	80068f2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80068f2:	7fbb      	ldrb	r3, [r7, #30]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d10b      	bne.n	8006910 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f043 0206 	orr.w	r2, r3, #6
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	f043 0220 	orr.w	r2, r3, #32
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006910:	7bfb      	ldrb	r3, [r7, #15]
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800691c:	b004      	add	sp, #16
 800691e:	4770      	bx	lr

08006920 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006920:	b480      	push	{r7}
 8006922:	b087      	sub	sp, #28
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	4613      	mov	r3, r2
 800692c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800692e:	79fb      	ldrb	r3, [r7, #7]
 8006930:	2b02      	cmp	r3, #2
 8006932:	d165      	bne.n	8006a00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	4a41      	ldr	r2, [pc, #260]	@ (8006a3c <USB_SetTurnaroundTime+0x11c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d906      	bls.n	800694a <USB_SetTurnaroundTime+0x2a>
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	4a40      	ldr	r2, [pc, #256]	@ (8006a40 <USB_SetTurnaroundTime+0x120>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d202      	bcs.n	800694a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006944:	230f      	movs	r3, #15
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	e062      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	4a3c      	ldr	r2, [pc, #240]	@ (8006a40 <USB_SetTurnaroundTime+0x120>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d306      	bcc.n	8006960 <USB_SetTurnaroundTime+0x40>
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	4a3b      	ldr	r2, [pc, #236]	@ (8006a44 <USB_SetTurnaroundTime+0x124>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d202      	bcs.n	8006960 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800695a:	230e      	movs	r3, #14
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	e057      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	4a38      	ldr	r2, [pc, #224]	@ (8006a44 <USB_SetTurnaroundTime+0x124>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d306      	bcc.n	8006976 <USB_SetTurnaroundTime+0x56>
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	4a37      	ldr	r2, [pc, #220]	@ (8006a48 <USB_SetTurnaroundTime+0x128>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d202      	bcs.n	8006976 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006970:	230d      	movs	r3, #13
 8006972:	617b      	str	r3, [r7, #20]
 8006974:	e04c      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	4a33      	ldr	r2, [pc, #204]	@ (8006a48 <USB_SetTurnaroundTime+0x128>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d306      	bcc.n	800698c <USB_SetTurnaroundTime+0x6c>
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	4a32      	ldr	r2, [pc, #200]	@ (8006a4c <USB_SetTurnaroundTime+0x12c>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d802      	bhi.n	800698c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006986:	230c      	movs	r3, #12
 8006988:	617b      	str	r3, [r7, #20]
 800698a:	e041      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4a2f      	ldr	r2, [pc, #188]	@ (8006a4c <USB_SetTurnaroundTime+0x12c>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d906      	bls.n	80069a2 <USB_SetTurnaroundTime+0x82>
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	4a2e      	ldr	r2, [pc, #184]	@ (8006a50 <USB_SetTurnaroundTime+0x130>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d802      	bhi.n	80069a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800699c:	230b      	movs	r3, #11
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	e036      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006a50 <USB_SetTurnaroundTime+0x130>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d906      	bls.n	80069b8 <USB_SetTurnaroundTime+0x98>
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	4a29      	ldr	r2, [pc, #164]	@ (8006a54 <USB_SetTurnaroundTime+0x134>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d802      	bhi.n	80069b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80069b2:	230a      	movs	r3, #10
 80069b4:	617b      	str	r3, [r7, #20]
 80069b6:	e02b      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	4a26      	ldr	r2, [pc, #152]	@ (8006a54 <USB_SetTurnaroundTime+0x134>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d906      	bls.n	80069ce <USB_SetTurnaroundTime+0xae>
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	4a25      	ldr	r2, [pc, #148]	@ (8006a58 <USB_SetTurnaroundTime+0x138>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d202      	bcs.n	80069ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80069c8:	2309      	movs	r3, #9
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	e020      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	4a21      	ldr	r2, [pc, #132]	@ (8006a58 <USB_SetTurnaroundTime+0x138>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d306      	bcc.n	80069e4 <USB_SetTurnaroundTime+0xc4>
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	4a20      	ldr	r2, [pc, #128]	@ (8006a5c <USB_SetTurnaroundTime+0x13c>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d802      	bhi.n	80069e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80069de:	2308      	movs	r3, #8
 80069e0:	617b      	str	r3, [r7, #20]
 80069e2:	e015      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4a1d      	ldr	r2, [pc, #116]	@ (8006a5c <USB_SetTurnaroundTime+0x13c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d906      	bls.n	80069fa <USB_SetTurnaroundTime+0xda>
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006a60 <USB_SetTurnaroundTime+0x140>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d202      	bcs.n	80069fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80069f4:	2307      	movs	r3, #7
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	e00a      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80069fa:	2306      	movs	r3, #6
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	e007      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006a00:	79fb      	ldrb	r3, [r7, #7]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d102      	bne.n	8006a0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006a06:	2309      	movs	r3, #9
 8006a08:	617b      	str	r3, [r7, #20]
 8006a0a:	e001      	b.n	8006a10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006a0c:	2309      	movs	r3, #9
 8006a0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	68da      	ldr	r2, [r3, #12]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	029b      	lsls	r3, r3, #10
 8006a24:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	00d8acbf 	.word	0x00d8acbf
 8006a40:	00e4e1c0 	.word	0x00e4e1c0
 8006a44:	00f42400 	.word	0x00f42400
 8006a48:	01067380 	.word	0x01067380
 8006a4c:	011a499f 	.word	0x011a499f
 8006a50:	01312cff 	.word	0x01312cff
 8006a54:	014ca43f 	.word	0x014ca43f
 8006a58:	016e3600 	.word	0x016e3600
 8006a5c:	01a6ab1f 	.word	0x01a6ab1f
 8006a60:	01e84800 	.word	0x01e84800

08006a64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f043 0201 	orr.w	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f023 0201 	bic.w	r2, r3, #1
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d115      	bne.n	8006af6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ad6:	200a      	movs	r0, #10
 8006ad8:	f7fc f8ee 	bl	8002cb8 <HAL_Delay>
      ms += 10U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	330a      	adds	r3, #10
 8006ae0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f001 f93f 	bl	8007d66 <USB_GetMode>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d01e      	beq.n	8006b2c <USB_SetCurrentMode+0x84>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006af2:	d9f0      	bls.n	8006ad6 <USB_SetCurrentMode+0x2e>
 8006af4:	e01a      	b.n	8006b2c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006af6:	78fb      	ldrb	r3, [r7, #3]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d115      	bne.n	8006b28 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b08:	200a      	movs	r0, #10
 8006b0a:	f7fc f8d5 	bl	8002cb8 <HAL_Delay>
      ms += 10U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	330a      	adds	r3, #10
 8006b12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f001 f926 	bl	8007d66 <USB_GetMode>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <USB_SetCurrentMode+0x84>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b24:	d9f0      	bls.n	8006b08 <USB_SetCurrentMode+0x60>
 8006b26:	e001      	b.n	8006b2c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e005      	b.n	8006b38 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b30:	d101      	bne.n	8006b36 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e000      	b.n	8006b38 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b40:	b084      	sub	sp, #16
 8006b42:	b580      	push	{r7, lr}
 8006b44:	b086      	sub	sp, #24
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006b4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	613b      	str	r3, [r7, #16]
 8006b5e:	e009      	b.n	8006b74 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	3340      	adds	r3, #64	@ 0x40
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	3301      	adds	r3, #1
 8006b72:	613b      	str	r3, [r7, #16]
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	2b0e      	cmp	r3, #14
 8006b78:	d9f2      	bls.n	8006b60 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d11c      	bne.n	8006bbc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b90:	f043 0302 	orr.w	r3, r3, #2
 8006b94:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	639a      	str	r2, [r3, #56]	@ 0x38
 8006bba:	e00b      	b.n	8006bd4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bcc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006bda:	461a      	mov	r2, r3
 8006bdc:	2300      	movs	r3, #0
 8006bde:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006be0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d10d      	bne.n	8006c04 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006be8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d104      	bne.n	8006bfa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f968 	bl	8006ec8 <USB_SetDevSpeed>
 8006bf8:	e008      	b.n	8006c0c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f963 	bl	8006ec8 <USB_SetDevSpeed>
 8006c02:	e003      	b.n	8006c0c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c04:	2103      	movs	r1, #3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f95e 	bl	8006ec8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c0c:	2110      	movs	r1, #16
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f8fa 	bl	8006e08 <USB_FlushTxFifo>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d001      	beq.n	8006c1e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f924 	bl	8006e6c <USB_FlushRxFifo>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c34:	461a      	mov	r2, r3
 8006c36:	2300      	movs	r3, #0
 8006c38:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c40:	461a      	mov	r2, r3
 8006c42:	2300      	movs	r3, #0
 8006c44:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	2300      	movs	r3, #0
 8006c50:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c52:	2300      	movs	r3, #0
 8006c54:	613b      	str	r3, [r7, #16]
 8006c56:	e043      	b.n	8006ce0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	015a      	lsls	r2, r3, #5
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	4413      	add	r3, r2
 8006c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c6e:	d118      	bne.n	8006ca2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d10a      	bne.n	8006c8c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	015a      	lsls	r2, r3, #5
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c82:	461a      	mov	r2, r3
 8006c84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c88:	6013      	str	r3, [r2, #0]
 8006c8a:	e013      	b.n	8006cb4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006c9e:	6013      	str	r3, [r2, #0]
 8006ca0:	e008      	b.n	8006cb4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	015a      	lsls	r2, r3, #5
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cae:	461a      	mov	r2, r3
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	015a      	lsls	r2, r3, #5
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	4413      	add	r3, r2
 8006cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006cd8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	613b      	str	r3, [r7, #16]
 8006ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d3b5      	bcc.n	8006c58 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cec:	2300      	movs	r3, #0
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	e043      	b.n	8006d7a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	015a      	lsls	r2, r3, #5
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d08:	d118      	bne.n	8006d3c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10a      	bne.n	8006d26 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006d22:	6013      	str	r3, [r2, #0]
 8006d24:	e013      	b.n	8006d4e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	015a      	lsls	r2, r3, #5
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d32:	461a      	mov	r2, r3
 8006d34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	e008      	b.n	8006d4e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	015a      	lsls	r2, r3, #5
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	4413      	add	r3, r2
 8006d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d48:	461a      	mov	r2, r3
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	015a      	lsls	r2, r3, #5
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	4413      	add	r3, r2
 8006d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	3301      	adds	r3, #1
 8006d78:	613b      	str	r3, [r7, #16]
 8006d7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d7e:	461a      	mov	r2, r3
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d3b5      	bcc.n	8006cf2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d98:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006da6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006da8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d105      	bne.n	8006dbc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	f043 0210 	orr.w	r2, r3, #16
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	699a      	ldr	r2, [r3, #24]
 8006dc0:	4b10      	ldr	r3, [pc, #64]	@ (8006e04 <USB_DevInit+0x2c4>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006dc8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	f043 0208 	orr.w	r2, r3, #8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ddc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d107      	bne.n	8006df4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006dec:	f043 0304 	orr.w	r3, r3, #4
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3718      	adds	r7, #24
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e00:	b004      	add	sp, #16
 8006e02:	4770      	bx	lr
 8006e04:	803c3800 	.word	0x803c3800

08006e08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e12:	2300      	movs	r3, #0
 8006e14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e22:	d901      	bls.n	8006e28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e01b      	b.n	8006e60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	daf2      	bge.n	8006e16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	019b      	lsls	r3, r3, #6
 8006e38:	f043 0220 	orr.w	r2, r3, #32
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	3301      	adds	r3, #1
 8006e44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e4c:	d901      	bls.n	8006e52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e006      	b.n	8006e60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	f003 0320 	and.w	r3, r3, #32
 8006e5a:	2b20      	cmp	r3, #32
 8006e5c:	d0f0      	beq.n	8006e40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e84:	d901      	bls.n	8006e8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e018      	b.n	8006ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	daf2      	bge.n	8006e78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e92:	2300      	movs	r3, #0
 8006e94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2210      	movs	r2, #16
 8006e9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ea8:	d901      	bls.n	8006eae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e006      	b.n	8006ebc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	f003 0310 	and.w	r3, r3, #16
 8006eb6:	2b10      	cmp	r3, #16
 8006eb8:	d0f0      	beq.n	8006e9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3714      	adds	r7, #20
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	68f9      	ldr	r1, [r7, #12]
 8006ee4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3714      	adds	r7, #20
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b087      	sub	sp, #28
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f003 0306 	and.w	r3, r3, #6
 8006f12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d102      	bne.n	8006f20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	75fb      	strb	r3, [r7, #23]
 8006f1e:	e00a      	b.n	8006f36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d002      	beq.n	8006f2c <USB_GetDevSpeed+0x32>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2b06      	cmp	r3, #6
 8006f2a:	d102      	bne.n	8006f32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	75fb      	strb	r3, [r7, #23]
 8006f30:	e001      	b.n	8006f36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006f32:	230f      	movs	r3, #15
 8006f34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	371c      	adds	r7, #28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	785b      	ldrb	r3, [r3, #1]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d13a      	bne.n	8006fd6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f66:	69da      	ldr	r2, [r3, #28]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	f003 030f 	and.w	r3, r3, #15
 8006f70:	2101      	movs	r1, #1
 8006f72:	fa01 f303 	lsl.w	r3, r1, r3
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	68f9      	ldr	r1, [r7, #12]
 8006f7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	015a      	lsls	r2, r3, #5
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	4413      	add	r3, r2
 8006f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d155      	bne.n	8007044 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	791b      	ldrb	r3, [r3, #4]
 8006fb2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fb4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	059b      	lsls	r3, r3, #22
 8006fba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	0151      	lsls	r1, r2, #5
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	440a      	add	r2, r1
 8006fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	e036      	b.n	8007044 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fdc:	69da      	ldr	r2, [r3, #28]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	f003 030f 	and.w	r3, r3, #15
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fec:	041b      	lsls	r3, r3, #16
 8006fee:	68f9      	ldr	r1, [r7, #12]
 8006ff0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d11a      	bne.n	8007044 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4413      	add	r3, r2
 8007016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	791b      	ldrb	r3, [r3, #4]
 8007028:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800702a:	430b      	orrs	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	440a      	add	r2, r1
 8007036:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800703a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800703e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007042:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007044:	2300      	movs	r3, #0
}
 8007046:	4618      	mov	r0, r3
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
	...

08007054 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007054:	b480      	push	{r7}
 8007056:	b085      	sub	sp, #20
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	785b      	ldrb	r3, [r3, #1]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d161      	bne.n	8007134 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	015a      	lsls	r2, r3, #5
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	4413      	add	r3, r2
 8007078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007082:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007086:	d11f      	bne.n	80070c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	015a      	lsls	r2, r3, #5
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	0151      	lsls	r1, r2, #5
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	440a      	add	r2, r1
 800709e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80070a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	0151      	lsls	r1, r2, #5
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	440a      	add	r2, r1
 80070be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	f003 030f 	and.w	r3, r3, #15
 80070d8:	2101      	movs	r1, #1
 80070da:	fa01 f303 	lsl.w	r3, r1, r3
 80070de:	b29b      	uxth	r3, r3
 80070e0:	43db      	mvns	r3, r3
 80070e2:	68f9      	ldr	r1, [r7, #12]
 80070e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070e8:	4013      	ands	r3, r2
 80070ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070f2:	69da      	ldr	r2, [r3, #28]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	f003 030f 	and.w	r3, r3, #15
 80070fc:	2101      	movs	r1, #1
 80070fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007102:	b29b      	uxth	r3, r3
 8007104:	43db      	mvns	r3, r3
 8007106:	68f9      	ldr	r1, [r7, #12]
 8007108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800710c:	4013      	ands	r3, r2
 800710e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	015a      	lsls	r2, r3, #5
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4413      	add	r3, r2
 8007118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	0159      	lsls	r1, r3, #5
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	440b      	add	r3, r1
 8007126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800712a:	4619      	mov	r1, r3
 800712c:	4b35      	ldr	r3, [pc, #212]	@ (8007204 <USB_DeactivateEndpoint+0x1b0>)
 800712e:	4013      	ands	r3, r2
 8007130:	600b      	str	r3, [r1, #0]
 8007132:	e060      	b.n	80071f6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4413      	add	r3, r2
 800713c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800714a:	d11f      	bne.n	800718c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	0151      	lsls	r1, r2, #5
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	440a      	add	r2, r1
 8007162:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007166:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800716a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	0151      	lsls	r1, r2, #5
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	440a      	add	r2, r1
 8007182:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007186:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800718a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	2101      	movs	r1, #1
 800719e:	fa01 f303 	lsl.w	r3, r1, r3
 80071a2:	041b      	lsls	r3, r3, #16
 80071a4:	43db      	mvns	r3, r3
 80071a6:	68f9      	ldr	r1, [r7, #12]
 80071a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071ac:	4013      	ands	r3, r2
 80071ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f303 	lsl.w	r3, r1, r3
 80071c6:	041b      	lsls	r3, r3, #16
 80071c8:	43db      	mvns	r3, r3
 80071ca:	68f9      	ldr	r1, [r7, #12]
 80071cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071d0:	4013      	ands	r3, r2
 80071d2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	0159      	lsls	r1, r3, #5
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	440b      	add	r3, r1
 80071ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ee:	4619      	mov	r1, r3
 80071f0:	4b05      	ldr	r3, [pc, #20]	@ (8007208 <USB_DeactivateEndpoint+0x1b4>)
 80071f2:	4013      	ands	r3, r2
 80071f4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	ec337800 	.word	0xec337800
 8007208:	eff37800 	.word	0xeff37800

0800720c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	@ 0x28
 8007210:	af02      	add	r7, sp, #8
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	4613      	mov	r3, r2
 8007218:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	785b      	ldrb	r3, [r3, #1]
 8007228:	2b01      	cmp	r3, #1
 800722a:	f040 817f 	bne.w	800752c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d132      	bne.n	800729c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	4413      	add	r3, r2
 800723e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007242:	691b      	ldr	r3, [r3, #16]
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	0151      	lsls	r1, r2, #5
 8007248:	69fa      	ldr	r2, [r7, #28]
 800724a:	440a      	add	r2, r1
 800724c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007250:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007254:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007258:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	0151      	lsls	r1, r2, #5
 800726c:	69fa      	ldr	r2, [r7, #28]
 800726e:	440a      	add	r2, r1
 8007270:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007274:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007278:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	4413      	add	r3, r2
 8007282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	0151      	lsls	r1, r2, #5
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	440a      	add	r2, r1
 8007290:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007294:	0cdb      	lsrs	r3, r3, #19
 8007296:	04db      	lsls	r3, r3, #19
 8007298:	6113      	str	r3, [r2, #16]
 800729a:	e097      	b.n	80073cc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	0151      	lsls	r1, r2, #5
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	440a      	add	r2, r1
 80072b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072b6:	0cdb      	lsrs	r3, r3, #19
 80072b8:	04db      	lsls	r3, r3, #19
 80072ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	015a      	lsls	r2, r3, #5
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	69ba      	ldr	r2, [r7, #24]
 80072cc:	0151      	lsls	r1, r2, #5
 80072ce:	69fa      	ldr	r2, [r7, #28]
 80072d0:	440a      	add	r2, r1
 80072d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80072da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80072de:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d11a      	bne.n	800731c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	691a      	ldr	r2, [r3, #16]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d903      	bls.n	80072fa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	015a      	lsls	r2, r3, #5
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	4413      	add	r3, r2
 8007302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	0151      	lsls	r1, r2, #5
 800730c:	69fa      	ldr	r2, [r7, #28]
 800730e:	440a      	add	r2, r1
 8007310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007314:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007318:	6113      	str	r3, [r2, #16]
 800731a:	e044      	b.n	80073a6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	691a      	ldr	r2, [r3, #16]
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	4413      	add	r3, r2
 8007326:	1e5a      	subs	r2, r3, #1
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007330:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	015a      	lsls	r2, r3, #5
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	4413      	add	r3, r2
 800733a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800733e:	691a      	ldr	r2, [r3, #16]
 8007340:	8afb      	ldrh	r3, [r7, #22]
 8007342:	04d9      	lsls	r1, r3, #19
 8007344:	4ba4      	ldr	r3, [pc, #656]	@ (80075d8 <USB_EPStartXfer+0x3cc>)
 8007346:	400b      	ands	r3, r1
 8007348:	69b9      	ldr	r1, [r7, #24]
 800734a:	0148      	lsls	r0, r1, #5
 800734c:	69f9      	ldr	r1, [r7, #28]
 800734e:	4401      	add	r1, r0
 8007350:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007354:	4313      	orrs	r3, r2
 8007356:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	791b      	ldrb	r3, [r3, #4]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d122      	bne.n	80073a6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	4413      	add	r3, r2
 8007368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	69ba      	ldr	r2, [r7, #24]
 8007370:	0151      	lsls	r1, r2, #5
 8007372:	69fa      	ldr	r2, [r7, #28]
 8007374:	440a      	add	r2, r1
 8007376:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800737a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800737e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738c:	691a      	ldr	r2, [r3, #16]
 800738e:	8afb      	ldrh	r3, [r7, #22]
 8007390:	075b      	lsls	r3, r3, #29
 8007392:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007396:	69b9      	ldr	r1, [r7, #24]
 8007398:	0148      	lsls	r0, r1, #5
 800739a:	69f9      	ldr	r1, [r7, #28]
 800739c:	4401      	add	r1, r0
 800739e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80073a2:	4313      	orrs	r3, r2
 80073a4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	015a      	lsls	r2, r3, #5
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	4413      	add	r3, r2
 80073ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b2:	691a      	ldr	r2, [r3, #16]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073bc:	69b9      	ldr	r1, [r7, #24]
 80073be:	0148      	lsls	r0, r1, #5
 80073c0:	69f9      	ldr	r1, [r7, #28]
 80073c2:	4401      	add	r1, r0
 80073c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80073c8:	4313      	orrs	r3, r2
 80073ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80073cc:	79fb      	ldrb	r3, [r7, #7]
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d14b      	bne.n	800746a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	69db      	ldr	r3, [r3, #28]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d009      	beq.n	80073ee <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073e6:	461a      	mov	r2, r3
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	69db      	ldr	r3, [r3, #28]
 80073ec:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	791b      	ldrb	r3, [r3, #4]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d128      	bne.n	8007448 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007402:	2b00      	cmp	r3, #0
 8007404:	d110      	bne.n	8007428 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	4413      	add	r3, r2
 800740e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	69ba      	ldr	r2, [r7, #24]
 8007416:	0151      	lsls	r1, r2, #5
 8007418:	69fa      	ldr	r2, [r7, #28]
 800741a:	440a      	add	r2, r1
 800741c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007420:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007424:	6013      	str	r3, [r2, #0]
 8007426:	e00f      	b.n	8007448 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	015a      	lsls	r2, r3, #5
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	4413      	add	r3, r2
 8007430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	69ba      	ldr	r2, [r7, #24]
 8007438:	0151      	lsls	r1, r2, #5
 800743a:	69fa      	ldr	r2, [r7, #28]
 800743c:	440a      	add	r2, r1
 800743e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007446:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007448:	69bb      	ldr	r3, [r7, #24]
 800744a:	015a      	lsls	r2, r3, #5
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	4413      	add	r3, r2
 8007450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69ba      	ldr	r2, [r7, #24]
 8007458:	0151      	lsls	r1, r2, #5
 800745a:	69fa      	ldr	r2, [r7, #28]
 800745c:	440a      	add	r2, r1
 800745e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007462:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	e166      	b.n	8007738 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	015a      	lsls	r2, r3, #5
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	4413      	add	r3, r2
 8007472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69ba      	ldr	r2, [r7, #24]
 800747a:	0151      	lsls	r1, r2, #5
 800747c:	69fa      	ldr	r2, [r7, #28]
 800747e:	440a      	add	r2, r1
 8007480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007484:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007488:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	791b      	ldrb	r3, [r3, #4]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d015      	beq.n	80074be <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	2b00      	cmp	r3, #0
 8007498:	f000 814e 	beq.w	8007738 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	2101      	movs	r1, #1
 80074ae:	fa01 f303 	lsl.w	r3, r1, r3
 80074b2:	69f9      	ldr	r1, [r7, #28]
 80074b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074b8:	4313      	orrs	r3, r2
 80074ba:	634b      	str	r3, [r1, #52]	@ 0x34
 80074bc:	e13c      	b.n	8007738 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d110      	bne.n	80074f0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	015a      	lsls	r2, r3, #5
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	4413      	add	r3, r2
 80074d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	0151      	lsls	r1, r2, #5
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	440a      	add	r2, r1
 80074e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	e00f      	b.n	8007510 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	015a      	lsls	r2, r3, #5
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	0151      	lsls	r1, r2, #5
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	440a      	add	r2, r1
 8007506:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800750a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800750e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	68d9      	ldr	r1, [r3, #12]
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	781a      	ldrb	r2, [r3, #0]
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	b298      	uxth	r0, r3
 800751e:	79fb      	ldrb	r3, [r7, #7]
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	4603      	mov	r3, r0
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f000 f9b9 	bl	800789c <USB_WritePacket>
 800752a:	e105      	b.n	8007738 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	69ba      	ldr	r2, [r7, #24]
 800753c:	0151      	lsls	r1, r2, #5
 800753e:	69fa      	ldr	r2, [r7, #28]
 8007540:	440a      	add	r2, r1
 8007542:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007546:	0cdb      	lsrs	r3, r3, #19
 8007548:	04db      	lsls	r3, r3, #19
 800754a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	69ba      	ldr	r2, [r7, #24]
 800755c:	0151      	lsls	r1, r2, #5
 800755e:	69fa      	ldr	r2, [r7, #28]
 8007560:	440a      	add	r2, r1
 8007562:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007566:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800756a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800756e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d132      	bne.n	80075dc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	6a1b      	ldr	r3, [r3, #32]
 80075a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075a4:	69b9      	ldr	r1, [r7, #24]
 80075a6:	0148      	lsls	r0, r1, #5
 80075a8:	69f9      	ldr	r1, [r7, #28]
 80075aa:	4401      	add	r1, r0
 80075ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80075b0:	4313      	orrs	r3, r2
 80075b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	015a      	lsls	r2, r3, #5
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	0151      	lsls	r1, r2, #5
 80075c6:	69fa      	ldr	r2, [r7, #28]
 80075c8:	440a      	add	r2, r1
 80075ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075d2:	6113      	str	r3, [r2, #16]
 80075d4:	e062      	b.n	800769c <USB_EPStartXfer+0x490>
 80075d6:	bf00      	nop
 80075d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d123      	bne.n	800762c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	015a      	lsls	r2, r3, #5
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	4413      	add	r3, r2
 80075ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075f0:	691a      	ldr	r2, [r3, #16]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075fa:	69b9      	ldr	r1, [r7, #24]
 80075fc:	0148      	lsls	r0, r1, #5
 80075fe:	69f9      	ldr	r1, [r7, #28]
 8007600:	4401      	add	r1, r0
 8007602:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007606:	4313      	orrs	r3, r2
 8007608:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	015a      	lsls	r2, r3, #5
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	4413      	add	r3, r2
 8007612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	69ba      	ldr	r2, [r7, #24]
 800761a:	0151      	lsls	r1, r2, #5
 800761c:	69fa      	ldr	r2, [r7, #28]
 800761e:	440a      	add	r2, r1
 8007620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007624:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007628:	6113      	str	r3, [r2, #16]
 800762a:	e037      	b.n	800769c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	4413      	add	r3, r2
 8007636:	1e5a      	subs	r2, r3, #1
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007640:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	8afa      	ldrh	r2, [r7, #22]
 8007648:	fb03 f202 	mul.w	r2, r3, r2
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800765c:	691a      	ldr	r2, [r3, #16]
 800765e:	8afb      	ldrh	r3, [r7, #22]
 8007660:	04d9      	lsls	r1, r3, #19
 8007662:	4b38      	ldr	r3, [pc, #224]	@ (8007744 <USB_EPStartXfer+0x538>)
 8007664:	400b      	ands	r3, r1
 8007666:	69b9      	ldr	r1, [r7, #24]
 8007668:	0148      	lsls	r0, r1, #5
 800766a:	69f9      	ldr	r1, [r7, #28]
 800766c:	4401      	add	r1, r0
 800766e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007672:	4313      	orrs	r3, r2
 8007674:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	4413      	add	r3, r2
 800767e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007682:	691a      	ldr	r2, [r3, #16]
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800768c:	69b9      	ldr	r1, [r7, #24]
 800768e:	0148      	lsls	r0, r1, #5
 8007690:	69f9      	ldr	r1, [r7, #28]
 8007692:	4401      	add	r1, r0
 8007694:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007698:	4313      	orrs	r3, r2
 800769a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800769c:	79fb      	ldrb	r3, [r7, #7]
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d10d      	bne.n	80076be <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d009      	beq.n	80076be <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	68d9      	ldr	r1, [r3, #12]
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	015a      	lsls	r2, r3, #5
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	4413      	add	r3, r2
 80076b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076ba:	460a      	mov	r2, r1
 80076bc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	791b      	ldrb	r3, [r3, #4]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d128      	bne.n	8007718 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d110      	bne.n	80076f8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	015a      	lsls	r2, r3, #5
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	4413      	add	r3, r2
 80076de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	0151      	lsls	r1, r2, #5
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	440a      	add	r2, r1
 80076ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	e00f      	b.n	8007718 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	69ba      	ldr	r2, [r7, #24]
 8007708:	0151      	lsls	r1, r2, #5
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	440a      	add	r2, r1
 800770e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007716:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	0151      	lsls	r1, r2, #5
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	440a      	add	r2, r1
 800772e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007732:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007736:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	1ff80000 	.word	0x1ff80000

08007748 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007748:	b480      	push	{r7}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007752:	2300      	movs	r3, #0
 8007754:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	785b      	ldrb	r3, [r3, #1]
 8007762:	2b01      	cmp	r3, #1
 8007764:	d14a      	bne.n	80077fc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	015a      	lsls	r2, r3, #5
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	4413      	add	r3, r2
 8007770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800777a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800777e:	f040 8086 	bne.w	800788e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	781b      	ldrb	r3, [r3, #0]
 8007786:	015a      	lsls	r2, r3, #5
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	4413      	add	r3, r2
 800778c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	7812      	ldrb	r2, [r2, #0]
 8007796:	0151      	lsls	r1, r2, #5
 8007798:	693a      	ldr	r2, [r7, #16]
 800779a:	440a      	add	r2, r1
 800779c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80077a4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	7812      	ldrb	r2, [r2, #0]
 80077ba:	0151      	lsls	r1, r2, #5
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	440a      	add	r2, r1
 80077c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	3301      	adds	r3, #1
 80077ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d902      	bls.n	80077e0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	75fb      	strb	r3, [r7, #23]
          break;
 80077de:	e056      	b.n	800788e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077f8:	d0e7      	beq.n	80077ca <USB_EPStopXfer+0x82>
 80077fa:	e048      	b.n	800788e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	4413      	add	r3, r2
 8007806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007814:	d13b      	bne.n	800788e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	7812      	ldrb	r2, [r2, #0]
 800782a:	0151      	lsls	r1, r2, #5
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	440a      	add	r2, r1
 8007830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007834:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007838:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	683a      	ldr	r2, [r7, #0]
 800784c:	7812      	ldrb	r2, [r2, #0]
 800784e:	0151      	lsls	r1, r2, #5
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	440a      	add	r2, r1
 8007854:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007858:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800785c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	3301      	adds	r3, #1
 8007862:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f242 7210 	movw	r2, #10000	@ 0x2710
 800786a:	4293      	cmp	r3, r2
 800786c:	d902      	bls.n	8007874 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	75fb      	strb	r3, [r7, #23]
          break;
 8007872:	e00c      	b.n	800788e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	015a      	lsls	r2, r3, #5
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	4413      	add	r3, r2
 800787e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007888:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800788c:	d0e7      	beq.n	800785e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800788e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007890:	4618      	mov	r0, r3
 8007892:	371c      	adds	r7, #28
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800789c:	b480      	push	{r7}
 800789e:	b089      	sub	sp, #36	@ 0x24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	4611      	mov	r1, r2
 80078a8:	461a      	mov	r2, r3
 80078aa:	460b      	mov	r3, r1
 80078ac:	71fb      	strb	r3, [r7, #7]
 80078ae:	4613      	mov	r3, r2
 80078b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80078ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d123      	bne.n	800790a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80078c2:	88bb      	ldrh	r3, [r7, #4]
 80078c4:	3303      	adds	r3, #3
 80078c6:	089b      	lsrs	r3, r3, #2
 80078c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80078ca:	2300      	movs	r3, #0
 80078cc:	61bb      	str	r3, [r7, #24]
 80078ce:	e018      	b.n	8007902 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80078d0:	79fb      	ldrb	r3, [r7, #7]
 80078d2:	031a      	lsls	r2, r3, #12
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	4413      	add	r3, r2
 80078d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078dc:	461a      	mov	r2, r3
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	3301      	adds	r3, #1
 80078e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	3301      	adds	r3, #1
 80078ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	3301      	adds	r3, #1
 80078f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	3301      	adds	r3, #1
 80078fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	3301      	adds	r3, #1
 8007900:	61bb      	str	r3, [r7, #24]
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	429a      	cmp	r2, r3
 8007908:	d3e2      	bcc.n	80078d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3724      	adds	r7, #36	@ 0x24
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007918:	b480      	push	{r7}
 800791a:	b08b      	sub	sp, #44	@ 0x2c
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	4613      	mov	r3, r2
 8007924:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800792e:	88fb      	ldrh	r3, [r7, #6]
 8007930:	089b      	lsrs	r3, r3, #2
 8007932:	b29b      	uxth	r3, r3
 8007934:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007936:	88fb      	ldrh	r3, [r7, #6]
 8007938:	f003 0303 	and.w	r3, r3, #3
 800793c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800793e:	2300      	movs	r3, #0
 8007940:	623b      	str	r3, [r7, #32]
 8007942:	e014      	b.n	800796e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007944:	69bb      	ldr	r3, [r7, #24]
 8007946:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800794e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007952:	3301      	adds	r3, #1
 8007954:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	3301      	adds	r3, #1
 800795a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800795c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795e:	3301      	adds	r3, #1
 8007960:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007964:	3301      	adds	r3, #1
 8007966:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	3301      	adds	r3, #1
 800796c:	623b      	str	r3, [r7, #32]
 800796e:	6a3a      	ldr	r2, [r7, #32]
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	429a      	cmp	r2, r3
 8007974:	d3e6      	bcc.n	8007944 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007976:	8bfb      	ldrh	r3, [r7, #30]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d01e      	beq.n	80079ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800797c:	2300      	movs	r3, #0
 800797e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007986:	461a      	mov	r2, r3
 8007988:	f107 0310 	add.w	r3, r7, #16
 800798c:	6812      	ldr	r2, [r2, #0]
 800798e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	b2db      	uxtb	r3, r3
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	fa22 f303 	lsr.w	r3, r2, r3
 800799c:	b2da      	uxtb	r2, r3
 800799e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a0:	701a      	strb	r2, [r3, #0]
      i++;
 80079a2:	6a3b      	ldr	r3, [r7, #32]
 80079a4:	3301      	adds	r3, #1
 80079a6:	623b      	str	r3, [r7, #32]
      pDest++;
 80079a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079aa:	3301      	adds	r3, #1
 80079ac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80079ae:	8bfb      	ldrh	r3, [r7, #30]
 80079b0:	3b01      	subs	r3, #1
 80079b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80079b4:	8bfb      	ldrh	r3, [r7, #30]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1ea      	bne.n	8007990 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80079ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80079bc:	4618      	mov	r0, r3
 80079be:	372c      	adds	r7, #44	@ 0x2c
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b085      	sub	sp, #20
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	785b      	ldrb	r3, [r3, #1]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d12c      	bne.n	8007a3e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	015a      	lsls	r2, r3, #5
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4413      	add	r3, r2
 80079ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	db12      	blt.n	8007a1c <USB_EPSetStall+0x54>
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00f      	beq.n	8007a1c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	68ba      	ldr	r2, [r7, #8]
 8007a0c:	0151      	lsls	r1, r2, #5
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	440a      	add	r2, r1
 8007a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007a1a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	0151      	lsls	r1, r2, #5
 8007a2e:	68fa      	ldr	r2, [r7, #12]
 8007a30:	440a      	add	r2, r1
 8007a32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	e02b      	b.n	8007a96 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db12      	blt.n	8007a76 <USB_EPSetStall+0xae>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00f      	beq.n	8007a76 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	015a      	lsls	r2, r3, #5
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68ba      	ldr	r2, [r7, #8]
 8007a66:	0151      	lsls	r1, r2, #5
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	440a      	add	r2, r1
 8007a6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007a74:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	0151      	lsls	r1, r2, #5
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	440a      	add	r2, r1
 8007a8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3714      	adds	r7, #20
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	785b      	ldrb	r3, [r3, #1]
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d128      	bne.n	8007b12 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	015a      	lsls	r2, r3, #5
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	0151      	lsls	r1, r2, #5
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	440a      	add	r2, r1
 8007ad6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ada:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ade:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	791b      	ldrb	r3, [r3, #4]
 8007ae4:	2b03      	cmp	r3, #3
 8007ae6:	d003      	beq.n	8007af0 <USB_EPClearStall+0x4c>
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	791b      	ldrb	r3, [r3, #4]
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	d138      	bne.n	8007b62 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68ba      	ldr	r2, [r7, #8]
 8007b00:	0151      	lsls	r1, r2, #5
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	440a      	add	r2, r1
 8007b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	e027      	b.n	8007b62 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	0151      	lsls	r1, r2, #5
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	440a      	add	r2, r1
 8007b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b2c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	791b      	ldrb	r3, [r3, #4]
 8007b36:	2b03      	cmp	r3, #3
 8007b38:	d003      	beq.n	8007b42 <USB_EPClearStall+0x9e>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	791b      	ldrb	r3, [r3, #4]
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d10f      	bne.n	8007b62 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	015a      	lsls	r2, r3, #5
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	4413      	add	r3, r2
 8007b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	0151      	lsls	r1, r2, #5
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	440a      	add	r2, r1
 8007b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b60:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007b62:	2300      	movs	r3, #0
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b085      	sub	sp, #20
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	460b      	mov	r3, r1
 8007b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b8e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007b92:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	78fb      	ldrb	r3, [r7, #3]
 8007b9e:	011b      	lsls	r3, r3, #4
 8007ba0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007ba4:	68f9      	ldr	r1, [r7, #12]
 8007ba6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007baa:	4313      	orrs	r3, r2
 8007bac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3714      	adds	r7, #20
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007bd6:	f023 0303 	bic.w	r3, r3, #3
 8007bda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bea:	f023 0302 	bic.w	r3, r3, #2
 8007bee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3714      	adds	r7, #20
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b085      	sub	sp, #20
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007c18:	f023 0303 	bic.w	r3, r3, #3
 8007c1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c2c:	f043 0302 	orr.w	r3, r3, #2
 8007c30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	695b      	ldr	r3, [r3, #20]
 8007c4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4013      	ands	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007c58:	68fb      	ldr	r3, [r7, #12]
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr

08007c66 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b085      	sub	sp, #20
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	4013      	ands	r3, r2
 8007c88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	0c1b      	lsrs	r3, r3, #16
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b085      	sub	sp, #20
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cac:	699b      	ldr	r3, [r3, #24]
 8007cae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb6:	69db      	ldr	r3, [r3, #28]
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	4013      	ands	r3, r2
 8007cbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	b29b      	uxth	r3, r3
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	b085      	sub	sp, #20
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007cde:	78fb      	ldrb	r3, [r7, #3]
 8007ce0:	015a      	lsls	r2, r3, #5
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	68ba      	ldr	r2, [r7, #8]
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007cfc:	68bb      	ldr	r3, [r7, #8]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3714      	adds	r7, #20
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr

08007d0a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007d0a:	b480      	push	{r7}
 8007d0c:	b087      	sub	sp, #28
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	460b      	mov	r3, r1
 8007d14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d2c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007d2e:	78fb      	ldrb	r3, [r7, #3]
 8007d30:	f003 030f 	and.w	r3, r3, #15
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	fa22 f303 	lsr.w	r3, r2, r3
 8007d3a:	01db      	lsls	r3, r3, #7
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007d44:	78fb      	ldrb	r3, [r7, #3]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	4013      	ands	r3, r2
 8007d56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007d58:	68bb      	ldr	r3, [r7, #8]
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	371c      	adds	r7, #28
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b083      	sub	sp, #12
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	f003 0301 	and.w	r3, r3, #1
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b085      	sub	sp, #20
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007da0:	f023 0307 	bic.w	r3, r3, #7
 8007da4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007db8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007dba:	2300      	movs	r3, #0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3714      	adds	r7, #20
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	607a      	str	r2, [r7, #4]
 8007dd4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	333c      	adds	r3, #60	@ 0x3c
 8007dde:	3304      	adds	r3, #4
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	4a26      	ldr	r2, [pc, #152]	@ (8007e80 <USB_EP0_OutStart+0xb8>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d90a      	bls.n	8007e02 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007df8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dfc:	d101      	bne.n	8007e02 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e037      	b.n	8007e72 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e08:	461a      	mov	r2, r3
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e28:	691b      	ldr	r3, [r3, #16]
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e30:	f043 0318 	orr.w	r3, r3, #24
 8007e34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e44:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007e48:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007e4a:	7afb      	ldrb	r3, [r7, #11]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d10f      	bne.n	8007e70 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e56:	461a      	mov	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e6a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007e6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	371c      	adds	r7, #28
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	4f54300a 	.word	0x4f54300a

08007e84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	3301      	adds	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e9c:	d901      	bls.n	8007ea2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e01b      	b.n	8007eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	daf2      	bge.n	8007e90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f043 0201 	orr.w	r2, r3, #1
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ec6:	d901      	bls.n	8007ecc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e006      	b.n	8007eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	f003 0301 	and.w	r3, r3, #1
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d0f0      	beq.n	8007eba <USB_CoreReset+0x36>

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3714      	adds	r7, #20
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
	...

08007ee8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b084      	sub	sp, #16
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007ef4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007ef8:	f002 fc9e 	bl	800a838 <USBD_static_malloc>
 8007efc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d109      	bne.n	8007f18 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	32b0      	adds	r2, #176	@ 0xb0
 8007f0e:	2100      	movs	r1, #0
 8007f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007f14:	2302      	movs	r3, #2
 8007f16:	e0d4      	b.n	80080c2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007f18:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f003 fb0f 	bl	800b542 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	32b0      	adds	r2, #176	@ 0xb0
 8007f2e:	68f9      	ldr	r1, [r7, #12]
 8007f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	32b0      	adds	r2, #176	@ 0xb0
 8007f3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	7c1b      	ldrb	r3, [r3, #16]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d138      	bne.n	8007fc2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007f50:	4b5e      	ldr	r3, [pc, #376]	@ (80080cc <USBD_CDC_Init+0x1e4>)
 8007f52:	7819      	ldrb	r1, [r3, #0]
 8007f54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f58:	2202      	movs	r2, #2
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f002 fb49 	bl	800a5f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007f60:	4b5a      	ldr	r3, [pc, #360]	@ (80080cc <USBD_CDC_Init+0x1e4>)
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	f003 020f 	and.w	r2, r3, #15
 8007f68:	6879      	ldr	r1, [r7, #4]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	440b      	add	r3, r1
 8007f74:	3324      	adds	r3, #36	@ 0x24
 8007f76:	2201      	movs	r2, #1
 8007f78:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007f7a:	4b55      	ldr	r3, [pc, #340]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 8007f7c:	7819      	ldrb	r1, [r3, #0]
 8007f7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f82:	2202      	movs	r2, #2
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f002 fb34 	bl	800a5f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007f8a:	4b51      	ldr	r3, [pc, #324]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	f003 020f 	and.w	r2, r3, #15
 8007f92:	6879      	ldr	r1, [r7, #4]
 8007f94:	4613      	mov	r3, r2
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	440b      	add	r3, r1
 8007f9e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007fa6:	4b4b      	ldr	r3, [pc, #300]	@ (80080d4 <USBD_CDC_Init+0x1ec>)
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	f003 020f 	and.w	r2, r3, #15
 8007fae:	6879      	ldr	r1, [r7, #4]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4413      	add	r3, r2
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	440b      	add	r3, r1
 8007fba:	3326      	adds	r3, #38	@ 0x26
 8007fbc:	2210      	movs	r2, #16
 8007fbe:	801a      	strh	r2, [r3, #0]
 8007fc0:	e035      	b.n	800802e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007fc2:	4b42      	ldr	r3, [pc, #264]	@ (80080cc <USBD_CDC_Init+0x1e4>)
 8007fc4:	7819      	ldrb	r1, [r3, #0]
 8007fc6:	2340      	movs	r3, #64	@ 0x40
 8007fc8:	2202      	movs	r2, #2
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f002 fb11 	bl	800a5f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007fd0:	4b3e      	ldr	r3, [pc, #248]	@ (80080cc <USBD_CDC_Init+0x1e4>)
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	f003 020f 	and.w	r2, r3, #15
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	440b      	add	r3, r1
 8007fe4:	3324      	adds	r3, #36	@ 0x24
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007fea:	4b39      	ldr	r3, [pc, #228]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 8007fec:	7819      	ldrb	r1, [r3, #0]
 8007fee:	2340      	movs	r3, #64	@ 0x40
 8007ff0:	2202      	movs	r2, #2
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f002 fafd 	bl	800a5f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007ff8:	4b35      	ldr	r3, [pc, #212]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	f003 020f 	and.w	r2, r3, #15
 8008000:	6879      	ldr	r1, [r7, #4]
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	440b      	add	r3, r1
 800800c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008010:	2201      	movs	r2, #1
 8008012:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008014:	4b2f      	ldr	r3, [pc, #188]	@ (80080d4 <USBD_CDC_Init+0x1ec>)
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	f003 020f 	and.w	r2, r3, #15
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	4613      	mov	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4413      	add	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	440b      	add	r3, r1
 8008028:	3326      	adds	r3, #38	@ 0x26
 800802a:	2210      	movs	r2, #16
 800802c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800802e:	4b29      	ldr	r3, [pc, #164]	@ (80080d4 <USBD_CDC_Init+0x1ec>)
 8008030:	7819      	ldrb	r1, [r3, #0]
 8008032:	2308      	movs	r3, #8
 8008034:	2203      	movs	r2, #3
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f002 fadb 	bl	800a5f2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800803c:	4b25      	ldr	r3, [pc, #148]	@ (80080d4 <USBD_CDC_Init+0x1ec>)
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	f003 020f 	and.w	r2, r3, #15
 8008044:	6879      	ldr	r1, [r7, #4]
 8008046:	4613      	mov	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4413      	add	r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	440b      	add	r3, r1
 8008050:	3324      	adds	r3, #36	@ 0x24
 8008052:	2201      	movs	r2, #1
 8008054:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	33b0      	adds	r3, #176	@ 0xb0
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800808c:	2302      	movs	r3, #2
 800808e:	e018      	b.n	80080c2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	7c1b      	ldrb	r3, [r3, #16]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10a      	bne.n	80080ae <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008098:	4b0d      	ldr	r3, [pc, #52]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 800809a:	7819      	ldrb	r1, [r3, #0]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f002 fb92 	bl	800a7d0 <USBD_LL_PrepareReceive>
 80080ac:	e008      	b.n	80080c0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080ae:	4b08      	ldr	r3, [pc, #32]	@ (80080d0 <USBD_CDC_Init+0x1e8>)
 80080b0:	7819      	ldrb	r1, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080b8:	2340      	movs	r3, #64	@ 0x40
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f002 fb88 	bl	800a7d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	20000093 	.word	0x20000093
 80080d0:	20000094 	.word	0x20000094
 80080d4:	20000095 	.word	0x20000095

080080d8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	460b      	mov	r3, r1
 80080e2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80080e4:	4b3a      	ldr	r3, [pc, #232]	@ (80081d0 <USBD_CDC_DeInit+0xf8>)
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f002 faa7 	bl	800a63e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80080f0:	4b37      	ldr	r3, [pc, #220]	@ (80081d0 <USBD_CDC_DeInit+0xf8>)
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	f003 020f 	and.w	r2, r3, #15
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	4613      	mov	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	3324      	adds	r3, #36	@ 0x24
 8008106:	2200      	movs	r2, #0
 8008108:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800810a:	4b32      	ldr	r3, [pc, #200]	@ (80081d4 <USBD_CDC_DeInit+0xfc>)
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f002 fa94 	bl	800a63e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008116:	4b2f      	ldr	r3, [pc, #188]	@ (80081d4 <USBD_CDC_DeInit+0xfc>)
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	f003 020f 	and.w	r2, r3, #15
 800811e:	6879      	ldr	r1, [r7, #4]
 8008120:	4613      	mov	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	440b      	add	r3, r1
 800812a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800812e:	2200      	movs	r2, #0
 8008130:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008132:	4b29      	ldr	r3, [pc, #164]	@ (80081d8 <USBD_CDC_DeInit+0x100>)
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	4619      	mov	r1, r3
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f002 fa80 	bl	800a63e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800813e:	4b26      	ldr	r3, [pc, #152]	@ (80081d8 <USBD_CDC_DeInit+0x100>)
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	f003 020f 	and.w	r2, r3, #15
 8008146:	6879      	ldr	r1, [r7, #4]
 8008148:	4613      	mov	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	440b      	add	r3, r1
 8008152:	3324      	adds	r3, #36	@ 0x24
 8008154:	2200      	movs	r2, #0
 8008156:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008158:	4b1f      	ldr	r3, [pc, #124]	@ (80081d8 <USBD_CDC_DeInit+0x100>)
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	f003 020f 	and.w	r2, r3, #15
 8008160:	6879      	ldr	r1, [r7, #4]
 8008162:	4613      	mov	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	440b      	add	r3, r1
 800816c:	3326      	adds	r3, #38	@ 0x26
 800816e:	2200      	movs	r2, #0
 8008170:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	32b0      	adds	r2, #176	@ 0xb0
 800817c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01f      	beq.n	80081c4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	33b0      	adds	r3, #176	@ 0xb0
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	32b0      	adds	r2, #176	@ 0xb0
 80081a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f002 fb54 	bl	800a854 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	32b0      	adds	r2, #176	@ 0xb0
 80081b6:	2100      	movs	r1, #0
 80081b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3708      	adds	r7, #8
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	20000093 	.word	0x20000093
 80081d4:	20000094 	.word	0x20000094
 80081d8:	20000095 	.word	0x20000095

080081dc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b086      	sub	sp, #24
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	32b0      	adds	r2, #176	@ 0xb0
 80081f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80081fa:	2300      	movs	r3, #0
 80081fc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d101      	bne.n	800820c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008208:	2303      	movs	r3, #3
 800820a:	e0bf      	b.n	800838c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008214:	2b00      	cmp	r3, #0
 8008216:	d050      	beq.n	80082ba <USBD_CDC_Setup+0xde>
 8008218:	2b20      	cmp	r3, #32
 800821a:	f040 80af 	bne.w	800837c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	88db      	ldrh	r3, [r3, #6]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d03a      	beq.n	800829c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	b25b      	sxtb	r3, r3
 800822c:	2b00      	cmp	r3, #0
 800822e:	da1b      	bge.n	8008268 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	33b0      	adds	r3, #176	@ 0xb0
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	4413      	add	r3, r2
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	683a      	ldr	r2, [r7, #0]
 8008244:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008246:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	88d2      	ldrh	r2, [r2, #6]
 800824c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	88db      	ldrh	r3, [r3, #6]
 8008252:	2b07      	cmp	r3, #7
 8008254:	bf28      	it	cs
 8008256:	2307      	movcs	r3, #7
 8008258:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	89fa      	ldrh	r2, [r7, #14]
 800825e:	4619      	mov	r1, r3
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 fd93 	bl	8009d8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008266:	e090      	b.n	800838a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	785a      	ldrb	r2, [r3, #1]
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	88db      	ldrh	r3, [r3, #6]
 8008276:	2b3f      	cmp	r3, #63	@ 0x3f
 8008278:	d803      	bhi.n	8008282 <USBD_CDC_Setup+0xa6>
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	88db      	ldrh	r3, [r3, #6]
 800827e:	b2da      	uxtb	r2, r3
 8008280:	e000      	b.n	8008284 <USBD_CDC_Setup+0xa8>
 8008282:	2240      	movs	r2, #64	@ 0x40
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800828a:	6939      	ldr	r1, [r7, #16]
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008292:	461a      	mov	r2, r3
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f001 fda5 	bl	8009de4 <USBD_CtlPrepareRx>
      break;
 800829a:	e076      	b.n	800838a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	33b0      	adds	r3, #176	@ 0xb0
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4413      	add	r3, r2
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	7850      	ldrb	r0, [r2, #1]
 80082b2:	2200      	movs	r2, #0
 80082b4:	6839      	ldr	r1, [r7, #0]
 80082b6:	4798      	blx	r3
      break;
 80082b8:	e067      	b.n	800838a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	785b      	ldrb	r3, [r3, #1]
 80082be:	2b0b      	cmp	r3, #11
 80082c0:	d851      	bhi.n	8008366 <USBD_CDC_Setup+0x18a>
 80082c2:	a201      	add	r2, pc, #4	@ (adr r2, 80082c8 <USBD_CDC_Setup+0xec>)
 80082c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c8:	080082f9 	.word	0x080082f9
 80082cc:	08008375 	.word	0x08008375
 80082d0:	08008367 	.word	0x08008367
 80082d4:	08008367 	.word	0x08008367
 80082d8:	08008367 	.word	0x08008367
 80082dc:	08008367 	.word	0x08008367
 80082e0:	08008367 	.word	0x08008367
 80082e4:	08008367 	.word	0x08008367
 80082e8:	08008367 	.word	0x08008367
 80082ec:	08008367 	.word	0x08008367
 80082f0:	08008323 	.word	0x08008323
 80082f4:	0800834d 	.word	0x0800834d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b03      	cmp	r3, #3
 8008302:	d107      	bne.n	8008314 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008304:	f107 030a 	add.w	r3, r7, #10
 8008308:	2202      	movs	r2, #2
 800830a:	4619      	mov	r1, r3
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f001 fd3d 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008312:	e032      	b.n	800837a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008314:	6839      	ldr	r1, [r7, #0]
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f001 fcbb 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 800831c:	2303      	movs	r3, #3
 800831e:	75fb      	strb	r3, [r7, #23]
          break;
 8008320:	e02b      	b.n	800837a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008328:	b2db      	uxtb	r3, r3
 800832a:	2b03      	cmp	r3, #3
 800832c:	d107      	bne.n	800833e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800832e:	f107 030d 	add.w	r3, r7, #13
 8008332:	2201      	movs	r2, #1
 8008334:	4619      	mov	r1, r3
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f001 fd28 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800833c:	e01d      	b.n	800837a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800833e:	6839      	ldr	r1, [r7, #0]
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f001 fca6 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 8008346:	2303      	movs	r3, #3
 8008348:	75fb      	strb	r3, [r7, #23]
          break;
 800834a:	e016      	b.n	800837a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008352:	b2db      	uxtb	r3, r3
 8008354:	2b03      	cmp	r3, #3
 8008356:	d00f      	beq.n	8008378 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008358:	6839      	ldr	r1, [r7, #0]
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f001 fc99 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 8008360:	2303      	movs	r3, #3
 8008362:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008364:	e008      	b.n	8008378 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f001 fc92 	bl	8009c92 <USBD_CtlError>
          ret = USBD_FAIL;
 800836e:	2303      	movs	r3, #3
 8008370:	75fb      	strb	r3, [r7, #23]
          break;
 8008372:	e002      	b.n	800837a <USBD_CDC_Setup+0x19e>
          break;
 8008374:	bf00      	nop
 8008376:	e008      	b.n	800838a <USBD_CDC_Setup+0x1ae>
          break;
 8008378:	bf00      	nop
      }
      break;
 800837a:	e006      	b.n	800838a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f001 fc87 	bl	8009c92 <USBD_CtlError>
      ret = USBD_FAIL;
 8008384:	2303      	movs	r3, #3
 8008386:	75fb      	strb	r3, [r7, #23]
      break;
 8008388:	bf00      	nop
  }

  return (uint8_t)ret;
 800838a:	7dfb      	ldrb	r3, [r7, #23]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3718      	adds	r7, #24
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80083a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	32b0      	adds	r2, #176	@ 0xb0
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e065      	b.n	800848a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	32b0      	adds	r2, #176	@ 0xb0
 80083c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083cc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80083ce:	78fb      	ldrb	r3, [r7, #3]
 80083d0:	f003 020f 	and.w	r2, r3, #15
 80083d4:	6879      	ldr	r1, [r7, #4]
 80083d6:	4613      	mov	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	4413      	add	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	440b      	add	r3, r1
 80083e0:	3318      	adds	r3, #24
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d02f      	beq.n	8008448 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80083e8:	78fb      	ldrb	r3, [r7, #3]
 80083ea:	f003 020f 	and.w	r2, r3, #15
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	4613      	mov	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	440b      	add	r3, r1
 80083fa:	3318      	adds	r3, #24
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	f003 010f 	and.w	r1, r3, #15
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	460b      	mov	r3, r1
 8008408:	00db      	lsls	r3, r3, #3
 800840a:	440b      	add	r3, r1
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	4403      	add	r3, r0
 8008410:	331c      	adds	r3, #28
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	fbb2 f1f3 	udiv	r1, r2, r3
 8008418:	fb01 f303 	mul.w	r3, r1, r3
 800841c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800841e:	2b00      	cmp	r3, #0
 8008420:	d112      	bne.n	8008448 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008422:	78fb      	ldrb	r3, [r7, #3]
 8008424:	f003 020f 	and.w	r2, r3, #15
 8008428:	6879      	ldr	r1, [r7, #4]
 800842a:	4613      	mov	r3, r2
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4413      	add	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	440b      	add	r3, r1
 8008434:	3318      	adds	r3, #24
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800843a:	78f9      	ldrb	r1, [r7, #3]
 800843c:	2300      	movs	r3, #0
 800843e:	2200      	movs	r2, #0
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f002 f9a4 	bl	800a78e <USBD_LL_Transmit>
 8008446:	e01f      	b.n	8008488 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	2200      	movs	r2, #0
 800844c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	33b0      	adds	r3, #176	@ 0xb0
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4413      	add	r3, r2
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d010      	beq.n	8008488 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	33b0      	adds	r3, #176	@ 0xb0
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800847e:	68ba      	ldr	r2, [r7, #8]
 8008480:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008484:	78fa      	ldrb	r2, [r7, #3]
 8008486:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3710      	adds	r7, #16
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b084      	sub	sp, #16
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	460b      	mov	r3, r1
 800849c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	32b0      	adds	r2, #176	@ 0xb0
 80084a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	32b0      	adds	r2, #176	@ 0xb0
 80084b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d101      	bne.n	80084c4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80084c0:	2303      	movs	r3, #3
 80084c2:	e01a      	b.n	80084fa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80084c4:	78fb      	ldrb	r3, [r7, #3]
 80084c6:	4619      	mov	r1, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f002 f9a2 	bl	800a812 <USBD_LL_GetRxDataSize>
 80084ce:	4602      	mov	r2, r0
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	33b0      	adds	r3, #176	@ 0xb0
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80084f4:	4611      	mov	r1, r2
 80084f6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b084      	sub	sp, #16
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	32b0      	adds	r2, #176	@ 0xb0
 8008514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008518:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d101      	bne.n	8008524 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008520:	2303      	movs	r3, #3
 8008522:	e024      	b.n	800856e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	33b0      	adds	r3, #176	@ 0xb0
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	4413      	add	r3, r2
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d019      	beq.n	800856c <USBD_CDC_EP0_RxReady+0x6a>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800853e:	2bff      	cmp	r3, #255	@ 0xff
 8008540:	d014      	beq.n	800856c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	33b0      	adds	r3, #176	@ 0xb0
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	4413      	add	r3, r2
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800855a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800855c:	68fa      	ldr	r2, [r7, #12]
 800855e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008562:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	22ff      	movs	r2, #255	@ 0xff
 8008568:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
	...

08008578 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008580:	2182      	movs	r1, #130	@ 0x82
 8008582:	4818      	ldr	r0, [pc, #96]	@ (80085e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008584:	f000 fd4f 	bl	8009026 <USBD_GetEpDesc>
 8008588:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800858a:	2101      	movs	r1, #1
 800858c:	4815      	ldr	r0, [pc, #84]	@ (80085e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800858e:	f000 fd4a 	bl	8009026 <USBD_GetEpDesc>
 8008592:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008594:	2181      	movs	r1, #129	@ 0x81
 8008596:	4813      	ldr	r0, [pc, #76]	@ (80085e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008598:	f000 fd45 	bl	8009026 <USBD_GetEpDesc>
 800859c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d002      	beq.n	80085aa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	2210      	movs	r2, #16
 80085a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d006      	beq.n	80085be <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085b8:	711a      	strb	r2, [r3, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d006      	beq.n	80085d2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085cc:	711a      	strb	r2, [r3, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2243      	movs	r2, #67	@ 0x43
 80085d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80085d8:	4b02      	ldr	r3, [pc, #8]	@ (80085e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3718      	adds	r7, #24
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	20000050 	.word	0x20000050

080085e8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b086      	sub	sp, #24
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80085f0:	2182      	movs	r1, #130	@ 0x82
 80085f2:	4818      	ldr	r0, [pc, #96]	@ (8008654 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80085f4:	f000 fd17 	bl	8009026 <USBD_GetEpDesc>
 80085f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80085fa:	2101      	movs	r1, #1
 80085fc:	4815      	ldr	r0, [pc, #84]	@ (8008654 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80085fe:	f000 fd12 	bl	8009026 <USBD_GetEpDesc>
 8008602:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008604:	2181      	movs	r1, #129	@ 0x81
 8008606:	4813      	ldr	r0, [pc, #76]	@ (8008654 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008608:	f000 fd0d 	bl	8009026 <USBD_GetEpDesc>
 800860c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2210      	movs	r2, #16
 8008618:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d006      	beq.n	800862e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	2200      	movs	r2, #0
 8008624:	711a      	strb	r2, [r3, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	f042 0202 	orr.w	r2, r2, #2
 800862c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d006      	beq.n	8008642 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	711a      	strb	r2, [r3, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f042 0202 	orr.w	r2, r2, #2
 8008640:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2243      	movs	r2, #67	@ 0x43
 8008646:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008648:	4b02      	ldr	r3, [pc, #8]	@ (8008654 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800864a:	4618      	mov	r0, r3
 800864c:	3718      	adds	r7, #24
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	20000050 	.word	0x20000050

08008658 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008660:	2182      	movs	r1, #130	@ 0x82
 8008662:	4818      	ldr	r0, [pc, #96]	@ (80086c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008664:	f000 fcdf 	bl	8009026 <USBD_GetEpDesc>
 8008668:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800866a:	2101      	movs	r1, #1
 800866c:	4815      	ldr	r0, [pc, #84]	@ (80086c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800866e:	f000 fcda 	bl	8009026 <USBD_GetEpDesc>
 8008672:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008674:	2181      	movs	r1, #129	@ 0x81
 8008676:	4813      	ldr	r0, [pc, #76]	@ (80086c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008678:	f000 fcd5 	bl	8009026 <USBD_GetEpDesc>
 800867c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d002      	beq.n	800868a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	2210      	movs	r2, #16
 8008688:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d006      	beq.n	800869e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	2200      	movs	r2, #0
 8008694:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008698:	711a      	strb	r2, [r3, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d006      	beq.n	80086b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086ac:	711a      	strb	r2, [r3, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2243      	movs	r2, #67	@ 0x43
 80086b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80086b8:	4b02      	ldr	r3, [pc, #8]	@ (80086c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3718      	adds	r7, #24
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	20000050 	.word	0x20000050

080086c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	220a      	movs	r2, #10
 80086d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80086d6:	4b03      	ldr	r3, [pc, #12]	@ (80086e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80086d8:	4618      	mov	r0, r3
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	2000000c 	.word	0x2000000c

080086e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d101      	bne.n	80086fc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80086f8:	2303      	movs	r3, #3
 80086fa:	e009      	b.n	8008710 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	33b0      	adds	r3, #176	@ 0xb0
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4413      	add	r3, r2
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800871c:	b480      	push	{r7}
 800871e:	b087      	sub	sp, #28
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	32b0      	adds	r2, #176	@ 0xb0
 8008732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008736:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d101      	bne.n	8008742 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800873e:	2303      	movs	r3, #3
 8008740:	e008      	b.n	8008754 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	68ba      	ldr	r2, [r7, #8]
 8008746:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008752:	2300      	movs	r3, #0
}
 8008754:	4618      	mov	r0, r3
 8008756:	371c      	adds	r7, #28
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008760:	b480      	push	{r7}
 8008762:	b085      	sub	sp, #20
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	32b0      	adds	r2, #176	@ 0xb0
 8008774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008778:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008780:	2303      	movs	r3, #3
 8008782:	e004      	b.n	800878e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	683a      	ldr	r2, [r7, #0]
 8008788:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3714      	adds	r7, #20
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
	...

0800879c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	32b0      	adds	r2, #176	@ 0xb0
 80087ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80087b4:	2301      	movs	r3, #1
 80087b6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80087be:	2303      	movs	r3, #3
 80087c0:	e025      	b.n	800880e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d11f      	bne.n	800880c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80087d4:	4b10      	ldr	r3, [pc, #64]	@ (8008818 <USBD_CDC_TransmitPacket+0x7c>)
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	f003 020f 	and.w	r2, r3, #15
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	4613      	mov	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4413      	add	r3, r2
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	4403      	add	r3, r0
 80087ee:	3318      	adds	r3, #24
 80087f0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80087f2:	4b09      	ldr	r3, [pc, #36]	@ (8008818 <USBD_CDC_TransmitPacket+0x7c>)
 80087f4:	7819      	ldrb	r1, [r3, #0]
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f001 ffc3 	bl	800a78e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008808:	2300      	movs	r3, #0
 800880a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800880c:	7bfb      	ldrb	r3, [r7, #15]
}
 800880e:	4618      	mov	r0, r3
 8008810:	3710      	adds	r7, #16
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	20000093 	.word	0x20000093

0800881c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	32b0      	adds	r2, #176	@ 0xb0
 800882e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008832:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	32b0      	adds	r2, #176	@ 0xb0
 800883e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008846:	2303      	movs	r3, #3
 8008848:	e018      	b.n	800887c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	7c1b      	ldrb	r3, [r3, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10a      	bne.n	8008868 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008852:	4b0c      	ldr	r3, [pc, #48]	@ (8008884 <USBD_CDC_ReceivePacket+0x68>)
 8008854:	7819      	ldrb	r1, [r3, #0]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800885c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 ffb5 	bl	800a7d0 <USBD_LL_PrepareReceive>
 8008866:	e008      	b.n	800887a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008868:	4b06      	ldr	r3, [pc, #24]	@ (8008884 <USBD_CDC_ReceivePacket+0x68>)
 800886a:	7819      	ldrb	r1, [r3, #0]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008872:	2340      	movs	r3, #64	@ 0x40
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f001 ffab 	bl	800a7d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3710      	adds	r7, #16
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}
 8008884:	20000094 	.word	0x20000094

08008888 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	4613      	mov	r3, r2
 8008894:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800889c:	2303      	movs	r3, #3
 800889e:	e01f      	b.n	80088e0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	79fa      	ldrb	r2, [r7, #7]
 80088d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f001 fe25 	bl	800a524 <USBD_LL_Init>
 80088da:	4603      	mov	r3, r0
 80088dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80088de:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3718      	adds	r7, #24
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b084      	sub	sp, #16
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80088f2:	2300      	movs	r3, #0
 80088f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d101      	bne.n	8008900 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e025      	b.n	800894c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	683a      	ldr	r2, [r7, #0]
 8008904:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	32ae      	adds	r2, #174	@ 0xae
 8008912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00f      	beq.n	800893c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	32ae      	adds	r2, #174	@ 0xae
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892c:	f107 020e 	add.w	r2, r7, #14
 8008930:	4610      	mov	r0, r2
 8008932:	4798      	blx	r3
 8008934:	4602      	mov	r2, r0
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3710      	adds	r7, #16
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f001 fe2d 	bl	800a5bc <USBD_LL_Start>
 8008962:	4603      	mov	r3, r0
}
 8008964:	4618      	mov	r0, r3
 8008966:	3708      	adds	r7, #8
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008974:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008976:	4618      	mov	r0, r3
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b084      	sub	sp, #16
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
 800898a:	460b      	mov	r3, r1
 800898c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800898e:	2300      	movs	r3, #0
 8008990:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008998:	2b00      	cmp	r3, #0
 800899a:	d009      	beq.n	80089b0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	78fa      	ldrb	r2, [r7, #3]
 80089a6:	4611      	mov	r1, r2
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	4798      	blx	r3
 80089ac:	4603      	mov	r3, r0
 80089ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80089b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b084      	sub	sp, #16
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
 80089c2:	460b      	mov	r3, r1
 80089c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80089c6:	2300      	movs	r3, #0
 80089c8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	78fa      	ldrb	r2, [r7, #3]
 80089d4:	4611      	mov	r1, r2
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	4798      	blx	r3
 80089da:	4603      	mov	r3, r0
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d001      	beq.n	80089e4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80089e0:	2303      	movs	r3, #3
 80089e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b084      	sub	sp, #16
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
 80089f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80089fe:	6839      	ldr	r1, [r7, #0]
 8008a00:	4618      	mov	r0, r3
 8008a02:	f001 f90c 	bl	8009c1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008a14:	461a      	mov	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008a22:	f003 031f 	and.w	r3, r3, #31
 8008a26:	2b02      	cmp	r3, #2
 8008a28:	d01a      	beq.n	8008a60 <USBD_LL_SetupStage+0x72>
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d822      	bhi.n	8008a74 <USBD_LL_SetupStage+0x86>
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d002      	beq.n	8008a38 <USBD_LL_SetupStage+0x4a>
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d00a      	beq.n	8008a4c <USBD_LL_SetupStage+0x5e>
 8008a36:	e01d      	b.n	8008a74 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 fb63 	bl	800910c <USBD_StdDevReq>
 8008a46:	4603      	mov	r3, r0
 8008a48:	73fb      	strb	r3, [r7, #15]
      break;
 8008a4a:	e020      	b.n	8008a8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a52:	4619      	mov	r1, r3
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fbcb 	bl	80091f0 <USBD_StdItfReq>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	73fb      	strb	r3, [r7, #15]
      break;
 8008a5e:	e016      	b.n	8008a8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a66:	4619      	mov	r1, r3
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fc2d 	bl	80092c8 <USBD_StdEPReq>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	73fb      	strb	r3, [r7, #15]
      break;
 8008a72:	e00c      	b.n	8008a8e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008a7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	4619      	mov	r1, r3
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f001 fdfa 	bl	800a67c <USBD_LL_StallEP>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8008a8c:	bf00      	nop
  }

  return ret;
 8008a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	607a      	str	r2, [r7, #4]
 8008aa4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008aaa:	7afb      	ldrb	r3, [r7, #11]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d16e      	bne.n	8008b8e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008ab6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008abe:	2b03      	cmp	r3, #3
 8008ac0:	f040 8098 	bne.w	8008bf4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	689a      	ldr	r2, [r3, #8]
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d913      	bls.n	8008af8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	689a      	ldr	r2, [r3, #8]
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	1ad2      	subs	r2, r2, r3
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	68da      	ldr	r2, [r3, #12]
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	bf28      	it	cs
 8008aea:	4613      	movcs	r3, r2
 8008aec:	461a      	mov	r2, r3
 8008aee:	6879      	ldr	r1, [r7, #4]
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f001 f994 	bl	8009e1e <USBD_CtlContinueRx>
 8008af6:	e07d      	b.n	8008bf4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008afe:	f003 031f 	and.w	r3, r3, #31
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	d014      	beq.n	8008b30 <USBD_LL_DataOutStage+0x98>
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	d81d      	bhi.n	8008b46 <USBD_LL_DataOutStage+0xae>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d002      	beq.n	8008b14 <USBD_LL_DataOutStage+0x7c>
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d003      	beq.n	8008b1a <USBD_LL_DataOutStage+0x82>
 8008b12:	e018      	b.n	8008b46 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008b14:	2300      	movs	r3, #0
 8008b16:	75bb      	strb	r3, [r7, #22]
            break;
 8008b18:	e018      	b.n	8008b4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	4619      	mov	r1, r3
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 fa64 	bl	8008ff2 <USBD_CoreFindIF>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	75bb      	strb	r3, [r7, #22]
            break;
 8008b2e:	e00d      	b.n	8008b4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	4619      	mov	r1, r3
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f000 fa66 	bl	800900c <USBD_CoreFindEP>
 8008b40:	4603      	mov	r3, r0
 8008b42:	75bb      	strb	r3, [r7, #22]
            break;
 8008b44:	e002      	b.n	8008b4c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008b46:	2300      	movs	r3, #0
 8008b48:	75bb      	strb	r3, [r7, #22]
            break;
 8008b4a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008b4c:	7dbb      	ldrb	r3, [r7, #22]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d119      	bne.n	8008b86 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b58:	b2db      	uxtb	r3, r3
 8008b5a:	2b03      	cmp	r3, #3
 8008b5c:	d113      	bne.n	8008b86 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008b5e:	7dba      	ldrb	r2, [r7, #22]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	32ae      	adds	r2, #174	@ 0xae
 8008b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00b      	beq.n	8008b86 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008b6e:	7dba      	ldrb	r2, [r7, #22]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008b76:	7dba      	ldrb	r2, [r7, #22]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	32ae      	adds	r2, #174	@ 0xae
 8008b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f001 f95a 	bl	8009e40 <USBD_CtlSendStatus>
 8008b8c:	e032      	b.n	8008bf4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008b8e:	7afb      	ldrb	r3, [r7, #11]
 8008b90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	4619      	mov	r1, r3
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f000 fa37 	bl	800900c <USBD_CoreFindEP>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ba2:	7dbb      	ldrb	r3, [r7, #22]
 8008ba4:	2bff      	cmp	r3, #255	@ 0xff
 8008ba6:	d025      	beq.n	8008bf4 <USBD_LL_DataOutStage+0x15c>
 8008ba8:	7dbb      	ldrb	r3, [r7, #22]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d122      	bne.n	8008bf4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	2b03      	cmp	r3, #3
 8008bb8:	d117      	bne.n	8008bea <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008bba:	7dba      	ldrb	r2, [r7, #22]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	32ae      	adds	r2, #174	@ 0xae
 8008bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc4:	699b      	ldr	r3, [r3, #24]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00f      	beq.n	8008bea <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008bca:	7dba      	ldrb	r2, [r7, #22]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008bd2:	7dba      	ldrb	r2, [r7, #22]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	32ae      	adds	r2, #174	@ 0xae
 8008bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bdc:	699b      	ldr	r3, [r3, #24]
 8008bde:	7afa      	ldrb	r2, [r7, #11]
 8008be0:	4611      	mov	r1, r2
 8008be2:	68f8      	ldr	r0, [r7, #12]
 8008be4:	4798      	blx	r3
 8008be6:	4603      	mov	r3, r0
 8008be8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008bea:	7dfb      	ldrb	r3, [r7, #23]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d001      	beq.n	8008bf4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008bf0:	7dfb      	ldrb	r3, [r7, #23]
 8008bf2:	e000      	b.n	8008bf6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3718      	adds	r7, #24
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b086      	sub	sp, #24
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	60f8      	str	r0, [r7, #12]
 8008c06:	460b      	mov	r3, r1
 8008c08:	607a      	str	r2, [r7, #4]
 8008c0a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008c0c:	7afb      	ldrb	r3, [r7, #11]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d16f      	bne.n	8008cf2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	3314      	adds	r3, #20
 8008c16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d15a      	bne.n	8008cd8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	689a      	ldr	r2, [r3, #8]
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d914      	bls.n	8008c58 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	689a      	ldr	r2, [r3, #8]
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	1ad2      	subs	r2, r2, r3
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	461a      	mov	r2, r3
 8008c42:	6879      	ldr	r1, [r7, #4]
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f001 f8bc 	bl	8009dc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	2100      	movs	r1, #0
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f001 fdbd 	bl	800a7d0 <USBD_LL_PrepareReceive>
 8008c56:	e03f      	b.n	8008cd8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	68da      	ldr	r2, [r3, #12]
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d11c      	bne.n	8008c9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d316      	bcc.n	8008c9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d20f      	bcs.n	8008c9e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2100      	movs	r1, #0
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f001 f89d 	bl	8009dc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c90:	2300      	movs	r3, #0
 8008c92:	2200      	movs	r2, #0
 8008c94:	2100      	movs	r1, #0
 8008c96:	68f8      	ldr	r0, [r7, #12]
 8008c98:	f001 fd9a 	bl	800a7d0 <USBD_LL_PrepareReceive>
 8008c9c:	e01c      	b.n	8008cd8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	2b03      	cmp	r3, #3
 8008ca8:	d10f      	bne.n	8008cca <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d009      	beq.n	8008cca <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cca:	2180      	movs	r1, #128	@ 0x80
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f001 fcd5 	bl	800a67c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008cd2:	68f8      	ldr	r0, [r7, #12]
 8008cd4:	f001 f8c7 	bl	8009e66 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d03a      	beq.n	8008d58 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008ce2:	68f8      	ldr	r0, [r7, #12]
 8008ce4:	f7ff fe42 	bl	800896c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008cf0:	e032      	b.n	8008d58 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008cf2:	7afb      	ldrb	r3, [r7, #11]
 8008cf4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f000 f985 	bl	800900c <USBD_CoreFindEP>
 8008d02:	4603      	mov	r3, r0
 8008d04:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d06:	7dfb      	ldrb	r3, [r7, #23]
 8008d08:	2bff      	cmp	r3, #255	@ 0xff
 8008d0a:	d025      	beq.n	8008d58 <USBD_LL_DataInStage+0x15a>
 8008d0c:	7dfb      	ldrb	r3, [r7, #23]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d122      	bne.n	8008d58 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	2b03      	cmp	r3, #3
 8008d1c:	d11c      	bne.n	8008d58 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008d1e:	7dfa      	ldrb	r2, [r7, #23]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	32ae      	adds	r2, #174	@ 0xae
 8008d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d014      	beq.n	8008d58 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008d2e:	7dfa      	ldrb	r2, [r7, #23]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008d36:	7dfa      	ldrb	r2, [r7, #23]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	32ae      	adds	r2, #174	@ 0xae
 8008d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	7afa      	ldrb	r2, [r7, #11]
 8008d44:	4611      	mov	r1, r2
 8008d46:	68f8      	ldr	r0, [r7, #12]
 8008d48:	4798      	blx	r3
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008d4e:	7dbb      	ldrb	r3, [r7, #22]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d001      	beq.n	8008d58 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008d54:	7dbb      	ldrb	r3, [r7, #22]
 8008d56:	e000      	b.n	8008d5a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008d58:	2300      	movs	r3, #0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3718      	adds	r7, #24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b084      	sub	sp, #16
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d014      	beq.n	8008dc8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d00e      	beq.n	8008dc8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	6852      	ldr	r2, [r2, #4]
 8008db6:	b2d2      	uxtb	r2, r2
 8008db8:	4611      	mov	r1, r2
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	4798      	blx	r3
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008dc4:	2303      	movs	r3, #3
 8008dc6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008dc8:	2340      	movs	r3, #64	@ 0x40
 8008dca:	2200      	movs	r2, #0
 8008dcc:	2100      	movs	r1, #0
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f001 fc0f 	bl	800a5f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2240      	movs	r2, #64	@ 0x40
 8008de0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008de4:	2340      	movs	r3, #64	@ 0x40
 8008de6:	2200      	movs	r2, #0
 8008de8:	2180      	movs	r1, #128	@ 0x80
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f001 fc01 	bl	800a5f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2240      	movs	r2, #64	@ 0x40
 8008dfa:	621a      	str	r2, [r3, #32]

  return ret;
 8008dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008e06:	b480      	push	{r7}
 8008e08:	b083      	sub	sp, #12
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
 8008e0e:	460b      	mov	r3, r1
 8008e10:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	78fa      	ldrb	r2, [r7, #3]
 8008e16:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b083      	sub	sp, #12
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b04      	cmp	r3, #4
 8008e38:	d006      	beq.n	8008e48 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2204      	movs	r2, #4
 8008e4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b083      	sub	sp, #12
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b04      	cmp	r3, #4
 8008e70:	d106      	bne.n	8008e80 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b082      	sub	sp, #8
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	2b03      	cmp	r3, #3
 8008ea0:	d110      	bne.n	8008ec4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00b      	beq.n	8008ec4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d005      	beq.n	8008ec4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3708      	adds	r7, #8
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008ece:	b580      	push	{r7, lr}
 8008ed0:	b082      	sub	sp, #8
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	32ae      	adds	r2, #174	@ 0xae
 8008ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d101      	bne.n	8008ef0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008eec:	2303      	movs	r3, #3
 8008eee:	e01c      	b.n	8008f2a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	2b03      	cmp	r3, #3
 8008efa:	d115      	bne.n	8008f28 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	32ae      	adds	r2, #174	@ 0xae
 8008f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f0a:	6a1b      	ldr	r3, [r3, #32]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00b      	beq.n	8008f28 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	32ae      	adds	r2, #174	@ 0xae
 8008f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f1e:	6a1b      	ldr	r3, [r3, #32]
 8008f20:	78fa      	ldrb	r2, [r7, #3]
 8008f22:	4611      	mov	r1, r2
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3708      	adds	r7, #8
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}

08008f32 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008f32:	b580      	push	{r7, lr}
 8008f34:	b082      	sub	sp, #8
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	32ae      	adds	r2, #174	@ 0xae
 8008f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d101      	bne.n	8008f54 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008f50:	2303      	movs	r3, #3
 8008f52:	e01c      	b.n	8008f8e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	2b03      	cmp	r3, #3
 8008f5e:	d115      	bne.n	8008f8c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	32ae      	adds	r2, #174	@ 0xae
 8008f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	32ae      	adds	r2, #174	@ 0xae
 8008f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f84:	78fa      	ldrb	r2, [r7, #3]
 8008f86:	4611      	mov	r1, r2
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3708      	adds	r7, #8
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008f96:	b480      	push	{r7}
 8008f98:	b083      	sub	sp, #12
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00e      	beq.n	8008fe8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	6852      	ldr	r2, [r2, #4]
 8008fd6:	b2d2      	uxtb	r2, r2
 8008fd8:	4611      	mov	r1, r2
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	4798      	blx	r3
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008fe4:	2303      	movs	r3, #3
 8008fe6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3710      	adds	r7, #16
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008ffe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009000:	4618      	mov	r0, r3
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	460b      	mov	r3, r1
 8009016:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009018:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800901a:	4618      	mov	r0, r3
 800901c:	370c      	adds	r7, #12
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b086      	sub	sp, #24
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
 800902e:	460b      	mov	r3, r1
 8009030:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800903a:	2300      	movs	r3, #0
 800903c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	885b      	ldrh	r3, [r3, #2]
 8009042:	b29b      	uxth	r3, r3
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	7812      	ldrb	r2, [r2, #0]
 8009048:	4293      	cmp	r3, r2
 800904a:	d91f      	bls.n	800908c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009052:	e013      	b.n	800907c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009054:	f107 030a 	add.w	r3, r7, #10
 8009058:	4619      	mov	r1, r3
 800905a:	6978      	ldr	r0, [r7, #20]
 800905c:	f000 f81b 	bl	8009096 <USBD_GetNextDesc>
 8009060:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	785b      	ldrb	r3, [r3, #1]
 8009066:	2b05      	cmp	r3, #5
 8009068:	d108      	bne.n	800907c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	789b      	ldrb	r3, [r3, #2]
 8009072:	78fa      	ldrb	r2, [r7, #3]
 8009074:	429a      	cmp	r2, r3
 8009076:	d008      	beq.n	800908a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009078:	2300      	movs	r3, #0
 800907a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	885b      	ldrh	r3, [r3, #2]
 8009080:	b29a      	uxth	r2, r3
 8009082:	897b      	ldrh	r3, [r7, #10]
 8009084:	429a      	cmp	r2, r3
 8009086:	d8e5      	bhi.n	8009054 <USBD_GetEpDesc+0x2e>
 8009088:	e000      	b.n	800908c <USBD_GetEpDesc+0x66>
          break;
 800908a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800908c:	693b      	ldr	r3, [r7, #16]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3718      	adds	r7, #24
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009096:	b480      	push	{r7}
 8009098:	b085      	sub	sp, #20
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
 800909e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	881b      	ldrh	r3, [r3, #0]
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	7812      	ldrb	r2, [r2, #0]
 80090ac:	4413      	add	r3, r2
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	461a      	mov	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4413      	add	r3, r2
 80090be:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80090c0:	68fb      	ldr	r3, [r7, #12]
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3714      	adds	r7, #20
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b087      	sub	sp, #28
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	3301      	adds	r3, #1
 80090e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80090ec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80090f0:	021b      	lsls	r3, r3, #8
 80090f2:	b21a      	sxth	r2, r3
 80090f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	b21b      	sxth	r3, r3
 80090fc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80090fe:	89fb      	ldrh	r3, [r7, #14]
}
 8009100:	4618      	mov	r0, r3
 8009102:	371c      	adds	r7, #28
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009116:	2300      	movs	r3, #0
 8009118:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009122:	2b40      	cmp	r3, #64	@ 0x40
 8009124:	d005      	beq.n	8009132 <USBD_StdDevReq+0x26>
 8009126:	2b40      	cmp	r3, #64	@ 0x40
 8009128:	d857      	bhi.n	80091da <USBD_StdDevReq+0xce>
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00f      	beq.n	800914e <USBD_StdDevReq+0x42>
 800912e:	2b20      	cmp	r3, #32
 8009130:	d153      	bne.n	80091da <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	32ae      	adds	r2, #174	@ 0xae
 800913c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	4798      	blx	r3
 8009148:	4603      	mov	r3, r0
 800914a:	73fb      	strb	r3, [r7, #15]
      break;
 800914c:	e04a      	b.n	80091e4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	785b      	ldrb	r3, [r3, #1]
 8009152:	2b09      	cmp	r3, #9
 8009154:	d83b      	bhi.n	80091ce <USBD_StdDevReq+0xc2>
 8009156:	a201      	add	r2, pc, #4	@ (adr r2, 800915c <USBD_StdDevReq+0x50>)
 8009158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800915c:	080091b1 	.word	0x080091b1
 8009160:	080091c5 	.word	0x080091c5
 8009164:	080091cf 	.word	0x080091cf
 8009168:	080091bb 	.word	0x080091bb
 800916c:	080091cf 	.word	0x080091cf
 8009170:	0800918f 	.word	0x0800918f
 8009174:	08009185 	.word	0x08009185
 8009178:	080091cf 	.word	0x080091cf
 800917c:	080091a7 	.word	0x080091a7
 8009180:	08009199 	.word	0x08009199
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009184:	6839      	ldr	r1, [r7, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 fa3c 	bl	8009604 <USBD_GetDescriptor>
          break;
 800918c:	e024      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800918e:	6839      	ldr	r1, [r7, #0]
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 fba1 	bl	80098d8 <USBD_SetAddress>
          break;
 8009196:	e01f      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009198:	6839      	ldr	r1, [r7, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fbe0 	bl	8009960 <USBD_SetConfig>
 80091a0:	4603      	mov	r3, r0
 80091a2:	73fb      	strb	r3, [r7, #15]
          break;
 80091a4:	e018      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80091a6:	6839      	ldr	r1, [r7, #0]
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 fc83 	bl	8009ab4 <USBD_GetConfig>
          break;
 80091ae:	e013      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80091b0:	6839      	ldr	r1, [r7, #0]
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fcb4 	bl	8009b20 <USBD_GetStatus>
          break;
 80091b8:	e00e      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80091ba:	6839      	ldr	r1, [r7, #0]
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 fce3 	bl	8009b88 <USBD_SetFeature>
          break;
 80091c2:	e009      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80091c4:	6839      	ldr	r1, [r7, #0]
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 fd07 	bl	8009bda <USBD_ClrFeature>
          break;
 80091cc:	e004      	b.n	80091d8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80091ce:	6839      	ldr	r1, [r7, #0]
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 fd5e 	bl	8009c92 <USBD_CtlError>
          break;
 80091d6:	bf00      	nop
      }
      break;
 80091d8:	e004      	b.n	80091e4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80091da:	6839      	ldr	r1, [r7, #0]
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fd58 	bl	8009c92 <USBD_CtlError>
      break;
 80091e2:	bf00      	nop
  }

  return ret;
 80091e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop

080091f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009206:	2b40      	cmp	r3, #64	@ 0x40
 8009208:	d005      	beq.n	8009216 <USBD_StdItfReq+0x26>
 800920a:	2b40      	cmp	r3, #64	@ 0x40
 800920c:	d852      	bhi.n	80092b4 <USBD_StdItfReq+0xc4>
 800920e:	2b00      	cmp	r3, #0
 8009210:	d001      	beq.n	8009216 <USBD_StdItfReq+0x26>
 8009212:	2b20      	cmp	r3, #32
 8009214:	d14e      	bne.n	80092b4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921c:	b2db      	uxtb	r3, r3
 800921e:	3b01      	subs	r3, #1
 8009220:	2b02      	cmp	r3, #2
 8009222:	d840      	bhi.n	80092a6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	889b      	ldrh	r3, [r3, #4]
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b01      	cmp	r3, #1
 800922c:	d836      	bhi.n	800929c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	889b      	ldrh	r3, [r3, #4]
 8009232:	b2db      	uxtb	r3, r3
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7ff fedb 	bl	8008ff2 <USBD_CoreFindIF>
 800923c:	4603      	mov	r3, r0
 800923e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009240:	7bbb      	ldrb	r3, [r7, #14]
 8009242:	2bff      	cmp	r3, #255	@ 0xff
 8009244:	d01d      	beq.n	8009282 <USBD_StdItfReq+0x92>
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d11a      	bne.n	8009282 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800924c:	7bba      	ldrb	r2, [r7, #14]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	32ae      	adds	r2, #174	@ 0xae
 8009252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d00f      	beq.n	800927c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800925c:	7bba      	ldrb	r2, [r7, #14]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009264:	7bba      	ldrb	r2, [r7, #14]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	32ae      	adds	r2, #174	@ 0xae
 800926a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	6839      	ldr	r1, [r7, #0]
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	4798      	blx	r3
 8009276:	4603      	mov	r3, r0
 8009278:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800927a:	e004      	b.n	8009286 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800927c:	2303      	movs	r3, #3
 800927e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009280:	e001      	b.n	8009286 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009282:	2303      	movs	r3, #3
 8009284:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	88db      	ldrh	r3, [r3, #6]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d110      	bne.n	80092b0 <USBD_StdItfReq+0xc0>
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10d      	bne.n	80092b0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f000 fdd3 	bl	8009e40 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800929a:	e009      	b.n	80092b0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800929c:	6839      	ldr	r1, [r7, #0]
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 fcf7 	bl	8009c92 <USBD_CtlError>
          break;
 80092a4:	e004      	b.n	80092b0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 fcf2 	bl	8009c92 <USBD_CtlError>
          break;
 80092ae:	e000      	b.n	80092b2 <USBD_StdItfReq+0xc2>
          break;
 80092b0:	bf00      	nop
      }
      break;
 80092b2:	e004      	b.n	80092be <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80092b4:	6839      	ldr	r1, [r7, #0]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fceb 	bl	8009c92 <USBD_CtlError>
      break;
 80092bc:	bf00      	nop
  }

  return ret;
 80092be:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3710      	adds	r7, #16
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80092d2:	2300      	movs	r3, #0
 80092d4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	889b      	ldrh	r3, [r3, #4]
 80092da:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092e4:	2b40      	cmp	r3, #64	@ 0x40
 80092e6:	d007      	beq.n	80092f8 <USBD_StdEPReq+0x30>
 80092e8:	2b40      	cmp	r3, #64	@ 0x40
 80092ea:	f200 817f 	bhi.w	80095ec <USBD_StdEPReq+0x324>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d02a      	beq.n	8009348 <USBD_StdEPReq+0x80>
 80092f2:	2b20      	cmp	r3, #32
 80092f4:	f040 817a 	bne.w	80095ec <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80092f8:	7bbb      	ldrb	r3, [r7, #14]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7ff fe85 	bl	800900c <USBD_CoreFindEP>
 8009302:	4603      	mov	r3, r0
 8009304:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009306:	7b7b      	ldrb	r3, [r7, #13]
 8009308:	2bff      	cmp	r3, #255	@ 0xff
 800930a:	f000 8174 	beq.w	80095f6 <USBD_StdEPReq+0x32e>
 800930e:	7b7b      	ldrb	r3, [r7, #13]
 8009310:	2b00      	cmp	r3, #0
 8009312:	f040 8170 	bne.w	80095f6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009316:	7b7a      	ldrb	r2, [r7, #13]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800931e:	7b7a      	ldrb	r2, [r7, #13]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	32ae      	adds	r2, #174	@ 0xae
 8009324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	2b00      	cmp	r3, #0
 800932c:	f000 8163 	beq.w	80095f6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009330:	7b7a      	ldrb	r2, [r7, #13]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	32ae      	adds	r2, #174	@ 0xae
 8009336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	6839      	ldr	r1, [r7, #0]
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	4798      	blx	r3
 8009342:	4603      	mov	r3, r0
 8009344:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009346:	e156      	b.n	80095f6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	785b      	ldrb	r3, [r3, #1]
 800934c:	2b03      	cmp	r3, #3
 800934e:	d008      	beq.n	8009362 <USBD_StdEPReq+0x9a>
 8009350:	2b03      	cmp	r3, #3
 8009352:	f300 8145 	bgt.w	80095e0 <USBD_StdEPReq+0x318>
 8009356:	2b00      	cmp	r3, #0
 8009358:	f000 809b 	beq.w	8009492 <USBD_StdEPReq+0x1ca>
 800935c:	2b01      	cmp	r3, #1
 800935e:	d03c      	beq.n	80093da <USBD_StdEPReq+0x112>
 8009360:	e13e      	b.n	80095e0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009368:	b2db      	uxtb	r3, r3
 800936a:	2b02      	cmp	r3, #2
 800936c:	d002      	beq.n	8009374 <USBD_StdEPReq+0xac>
 800936e:	2b03      	cmp	r3, #3
 8009370:	d016      	beq.n	80093a0 <USBD_StdEPReq+0xd8>
 8009372:	e02c      	b.n	80093ce <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009374:	7bbb      	ldrb	r3, [r7, #14]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00d      	beq.n	8009396 <USBD_StdEPReq+0xce>
 800937a:	7bbb      	ldrb	r3, [r7, #14]
 800937c:	2b80      	cmp	r3, #128	@ 0x80
 800937e:	d00a      	beq.n	8009396 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009380:	7bbb      	ldrb	r3, [r7, #14]
 8009382:	4619      	mov	r1, r3
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f001 f979 	bl	800a67c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800938a:	2180      	movs	r1, #128	@ 0x80
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f001 f975 	bl	800a67c <USBD_LL_StallEP>
 8009392:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009394:	e020      	b.n	80093d8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fc7a 	bl	8009c92 <USBD_CtlError>
              break;
 800939e:	e01b      	b.n	80093d8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	885b      	ldrh	r3, [r3, #2]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d10e      	bne.n	80093c6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80093a8:	7bbb      	ldrb	r3, [r7, #14]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00b      	beq.n	80093c6 <USBD_StdEPReq+0xfe>
 80093ae:	7bbb      	ldrb	r3, [r7, #14]
 80093b0:	2b80      	cmp	r3, #128	@ 0x80
 80093b2:	d008      	beq.n	80093c6 <USBD_StdEPReq+0xfe>
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	88db      	ldrh	r3, [r3, #6]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d104      	bne.n	80093c6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80093bc:	7bbb      	ldrb	r3, [r7, #14]
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f001 f95b 	bl	800a67c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fd3a 	bl	8009e40 <USBD_CtlSendStatus>

              break;
 80093cc:	e004      	b.n	80093d8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80093ce:	6839      	ldr	r1, [r7, #0]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fc5e 	bl	8009c92 <USBD_CtlError>
              break;
 80093d6:	bf00      	nop
          }
          break;
 80093d8:	e107      	b.n	80095ea <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	d002      	beq.n	80093ec <USBD_StdEPReq+0x124>
 80093e6:	2b03      	cmp	r3, #3
 80093e8:	d016      	beq.n	8009418 <USBD_StdEPReq+0x150>
 80093ea:	e04b      	b.n	8009484 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80093ec:	7bbb      	ldrb	r3, [r7, #14]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00d      	beq.n	800940e <USBD_StdEPReq+0x146>
 80093f2:	7bbb      	ldrb	r3, [r7, #14]
 80093f4:	2b80      	cmp	r3, #128	@ 0x80
 80093f6:	d00a      	beq.n	800940e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80093f8:	7bbb      	ldrb	r3, [r7, #14]
 80093fa:	4619      	mov	r1, r3
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 f93d 	bl	800a67c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009402:	2180      	movs	r1, #128	@ 0x80
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f001 f939 	bl	800a67c <USBD_LL_StallEP>
 800940a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800940c:	e040      	b.n	8009490 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fc3e 	bl	8009c92 <USBD_CtlError>
              break;
 8009416:	e03b      	b.n	8009490 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	885b      	ldrh	r3, [r3, #2]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d136      	bne.n	800948e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009420:	7bbb      	ldrb	r3, [r7, #14]
 8009422:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009426:	2b00      	cmp	r3, #0
 8009428:	d004      	beq.n	8009434 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800942a:	7bbb      	ldrb	r3, [r7, #14]
 800942c:	4619      	mov	r1, r3
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f001 f943 	bl	800a6ba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 fd03 	bl	8009e40 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800943a:	7bbb      	ldrb	r3, [r7, #14]
 800943c:	4619      	mov	r1, r3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7ff fde4 	bl	800900c <USBD_CoreFindEP>
 8009444:	4603      	mov	r3, r0
 8009446:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009448:	7b7b      	ldrb	r3, [r7, #13]
 800944a:	2bff      	cmp	r3, #255	@ 0xff
 800944c:	d01f      	beq.n	800948e <USBD_StdEPReq+0x1c6>
 800944e:	7b7b      	ldrb	r3, [r7, #13]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d11c      	bne.n	800948e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009454:	7b7a      	ldrb	r2, [r7, #13]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800945c:	7b7a      	ldrb	r2, [r7, #13]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	32ae      	adds	r2, #174	@ 0xae
 8009462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d010      	beq.n	800948e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800946c:	7b7a      	ldrb	r2, [r7, #13]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	32ae      	adds	r2, #174	@ 0xae
 8009472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	6839      	ldr	r1, [r7, #0]
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	4798      	blx	r3
 800947e:	4603      	mov	r3, r0
 8009480:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009482:	e004      	b.n	800948e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009484:	6839      	ldr	r1, [r7, #0]
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f000 fc03 	bl	8009c92 <USBD_CtlError>
              break;
 800948c:	e000      	b.n	8009490 <USBD_StdEPReq+0x1c8>
              break;
 800948e:	bf00      	nop
          }
          break;
 8009490:	e0ab      	b.n	80095ea <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b02      	cmp	r3, #2
 800949c:	d002      	beq.n	80094a4 <USBD_StdEPReq+0x1dc>
 800949e:	2b03      	cmp	r3, #3
 80094a0:	d032      	beq.n	8009508 <USBD_StdEPReq+0x240>
 80094a2:	e097      	b.n	80095d4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094a4:	7bbb      	ldrb	r3, [r7, #14]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d007      	beq.n	80094ba <USBD_StdEPReq+0x1f2>
 80094aa:	7bbb      	ldrb	r3, [r7, #14]
 80094ac:	2b80      	cmp	r3, #128	@ 0x80
 80094ae:	d004      	beq.n	80094ba <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80094b0:	6839      	ldr	r1, [r7, #0]
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fbed 	bl	8009c92 <USBD_CtlError>
                break;
 80094b8:	e091      	b.n	80095de <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	da0b      	bge.n	80094da <USBD_StdEPReq+0x212>
 80094c2:	7bbb      	ldrb	r3, [r7, #14]
 80094c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094c8:	4613      	mov	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	3310      	adds	r3, #16
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	4413      	add	r3, r2
 80094d6:	3304      	adds	r3, #4
 80094d8:	e00b      	b.n	80094f2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094e0:	4613      	mov	r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4413      	add	r3, r2
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80094ec:	687a      	ldr	r2, [r7, #4]
 80094ee:	4413      	add	r3, r2
 80094f0:	3304      	adds	r3, #4
 80094f2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	2200      	movs	r2, #0
 80094f8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	2202      	movs	r2, #2
 80094fe:	4619      	mov	r1, r3
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 fc43 	bl	8009d8c <USBD_CtlSendData>
              break;
 8009506:	e06a      	b.n	80095de <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009508:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800950c:	2b00      	cmp	r3, #0
 800950e:	da11      	bge.n	8009534 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009510:	7bbb      	ldrb	r3, [r7, #14]
 8009512:	f003 020f 	and.w	r2, r3, #15
 8009516:	6879      	ldr	r1, [r7, #4]
 8009518:	4613      	mov	r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	4413      	add	r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	440b      	add	r3, r1
 8009522:	3324      	adds	r3, #36	@ 0x24
 8009524:	881b      	ldrh	r3, [r3, #0]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d117      	bne.n	800955a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800952a:	6839      	ldr	r1, [r7, #0]
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 fbb0 	bl	8009c92 <USBD_CtlError>
                  break;
 8009532:	e054      	b.n	80095de <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009534:	7bbb      	ldrb	r3, [r7, #14]
 8009536:	f003 020f 	and.w	r2, r3, #15
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	4613      	mov	r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	4413      	add	r3, r2
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	440b      	add	r3, r1
 8009546:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800954a:	881b      	ldrh	r3, [r3, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d104      	bne.n	800955a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009550:	6839      	ldr	r1, [r7, #0]
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 fb9d 	bl	8009c92 <USBD_CtlError>
                  break;
 8009558:	e041      	b.n	80095de <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800955a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800955e:	2b00      	cmp	r3, #0
 8009560:	da0b      	bge.n	800957a <USBD_StdEPReq+0x2b2>
 8009562:	7bbb      	ldrb	r3, [r7, #14]
 8009564:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009568:	4613      	mov	r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	4413      	add	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	3310      	adds	r3, #16
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	4413      	add	r3, r2
 8009576:	3304      	adds	r3, #4
 8009578:	e00b      	b.n	8009592 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800957a:	7bbb      	ldrb	r3, [r7, #14]
 800957c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009580:	4613      	mov	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	4413      	add	r3, r2
 8009590:	3304      	adds	r3, #4
 8009592:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009594:	7bbb      	ldrb	r3, [r7, #14]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d002      	beq.n	80095a0 <USBD_StdEPReq+0x2d8>
 800959a:	7bbb      	ldrb	r3, [r7, #14]
 800959c:	2b80      	cmp	r3, #128	@ 0x80
 800959e:	d103      	bne.n	80095a8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	2200      	movs	r2, #0
 80095a4:	601a      	str	r2, [r3, #0]
 80095a6:	e00e      	b.n	80095c6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	4619      	mov	r1, r3
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 f8a3 	bl	800a6f8 <USBD_LL_IsStallEP>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d003      	beq.n	80095c0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	2201      	movs	r2, #1
 80095bc:	601a      	str	r2, [r3, #0]
 80095be:	e002      	b.n	80095c6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	2200      	movs	r2, #0
 80095c4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	2202      	movs	r2, #2
 80095ca:	4619      	mov	r1, r3
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fbdd 	bl	8009d8c <USBD_CtlSendData>
              break;
 80095d2:	e004      	b.n	80095de <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80095d4:	6839      	ldr	r1, [r7, #0]
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 fb5b 	bl	8009c92 <USBD_CtlError>
              break;
 80095dc:	bf00      	nop
          }
          break;
 80095de:	e004      	b.n	80095ea <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 fb55 	bl	8009c92 <USBD_CtlError>
          break;
 80095e8:	bf00      	nop
      }
      break;
 80095ea:	e005      	b.n	80095f8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80095ec:	6839      	ldr	r1, [r7, #0]
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 fb4f 	bl	8009c92 <USBD_CtlError>
      break;
 80095f4:	e000      	b.n	80095f8 <USBD_StdEPReq+0x330>
      break;
 80095f6:	bf00      	nop
  }

  return ret;
 80095f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3710      	adds	r7, #16
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}
	...

08009604 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800960e:	2300      	movs	r3, #0
 8009610:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009612:	2300      	movs	r3, #0
 8009614:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009616:	2300      	movs	r3, #0
 8009618:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	885b      	ldrh	r3, [r3, #2]
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	b29b      	uxth	r3, r3
 8009622:	3b01      	subs	r3, #1
 8009624:	2b06      	cmp	r3, #6
 8009626:	f200 8128 	bhi.w	800987a <USBD_GetDescriptor+0x276>
 800962a:	a201      	add	r2, pc, #4	@ (adr r2, 8009630 <USBD_GetDescriptor+0x2c>)
 800962c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009630:	0800964d 	.word	0x0800964d
 8009634:	08009665 	.word	0x08009665
 8009638:	080096a5 	.word	0x080096a5
 800963c:	0800987b 	.word	0x0800987b
 8009640:	0800987b 	.word	0x0800987b
 8009644:	0800981b 	.word	0x0800981b
 8009648:	08009847 	.word	0x08009847
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	7c12      	ldrb	r2, [r2, #16]
 8009658:	f107 0108 	add.w	r1, r7, #8
 800965c:	4610      	mov	r0, r2
 800965e:	4798      	blx	r3
 8009660:	60f8      	str	r0, [r7, #12]
      break;
 8009662:	e112      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	7c1b      	ldrb	r3, [r3, #16]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10d      	bne.n	8009688 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009674:	f107 0208 	add.w	r2, r7, #8
 8009678:	4610      	mov	r0, r2
 800967a:	4798      	blx	r3
 800967c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	3301      	adds	r3, #1
 8009682:	2202      	movs	r2, #2
 8009684:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009686:	e100      	b.n	800988a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	f107 0208 	add.w	r2, r7, #8
 8009694:	4610      	mov	r0, r2
 8009696:	4798      	blx	r3
 8009698:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	3301      	adds	r3, #1
 800969e:	2202      	movs	r2, #2
 80096a0:	701a      	strb	r2, [r3, #0]
      break;
 80096a2:	e0f2      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	885b      	ldrh	r3, [r3, #2]
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b05      	cmp	r3, #5
 80096ac:	f200 80ac 	bhi.w	8009808 <USBD_GetDescriptor+0x204>
 80096b0:	a201      	add	r2, pc, #4	@ (adr r2, 80096b8 <USBD_GetDescriptor+0xb4>)
 80096b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b6:	bf00      	nop
 80096b8:	080096d1 	.word	0x080096d1
 80096bc:	08009705 	.word	0x08009705
 80096c0:	08009739 	.word	0x08009739
 80096c4:	0800976d 	.word	0x0800976d
 80096c8:	080097a1 	.word	0x080097a1
 80096cc:	080097d5 	.word	0x080097d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00b      	beq.n	80096f4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	7c12      	ldrb	r2, [r2, #16]
 80096e8:	f107 0108 	add.w	r1, r7, #8
 80096ec:	4610      	mov	r0, r2
 80096ee:	4798      	blx	r3
 80096f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096f2:	e091      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80096f4:	6839      	ldr	r1, [r7, #0]
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 facb 	bl	8009c92 <USBD_CtlError>
            err++;
 80096fc:	7afb      	ldrb	r3, [r7, #11]
 80096fe:	3301      	adds	r3, #1
 8009700:	72fb      	strb	r3, [r7, #11]
          break;
 8009702:	e089      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00b      	beq.n	8009728 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	7c12      	ldrb	r2, [r2, #16]
 800971c:	f107 0108 	add.w	r1, r7, #8
 8009720:	4610      	mov	r0, r2
 8009722:	4798      	blx	r3
 8009724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009726:	e077      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fab1 	bl	8009c92 <USBD_CtlError>
            err++;
 8009730:	7afb      	ldrb	r3, [r7, #11]
 8009732:	3301      	adds	r3, #1
 8009734:	72fb      	strb	r3, [r7, #11]
          break;
 8009736:	e06f      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00b      	beq.n	800975c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800974a:	68db      	ldr	r3, [r3, #12]
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	7c12      	ldrb	r2, [r2, #16]
 8009750:	f107 0108 	add.w	r1, r7, #8
 8009754:	4610      	mov	r0, r2
 8009756:	4798      	blx	r3
 8009758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800975a:	e05d      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 fa97 	bl	8009c92 <USBD_CtlError>
            err++;
 8009764:	7afb      	ldrb	r3, [r7, #11]
 8009766:	3301      	adds	r3, #1
 8009768:	72fb      	strb	r3, [r7, #11]
          break;
 800976a:	e055      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00b      	beq.n	8009790 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800977e:	691b      	ldr	r3, [r3, #16]
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	7c12      	ldrb	r2, [r2, #16]
 8009784:	f107 0108 	add.w	r1, r7, #8
 8009788:	4610      	mov	r0, r2
 800978a:	4798      	blx	r3
 800978c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800978e:	e043      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fa7d 	bl	8009c92 <USBD_CtlError>
            err++;
 8009798:	7afb      	ldrb	r3, [r7, #11]
 800979a:	3301      	adds	r3, #1
 800979c:	72fb      	strb	r3, [r7, #11]
          break;
 800979e:	e03b      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00b      	beq.n	80097c4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	7c12      	ldrb	r2, [r2, #16]
 80097b8:	f107 0108 	add.w	r1, r7, #8
 80097bc:	4610      	mov	r0, r2
 80097be:	4798      	blx	r3
 80097c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097c2:	e029      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fa63 	bl	8009c92 <USBD_CtlError>
            err++;
 80097cc:	7afb      	ldrb	r3, [r7, #11]
 80097ce:	3301      	adds	r3, #1
 80097d0:	72fb      	strb	r3, [r7, #11]
          break;
 80097d2:	e021      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097da:	699b      	ldr	r3, [r3, #24]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00b      	beq.n	80097f8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	7c12      	ldrb	r2, [r2, #16]
 80097ec:	f107 0108 	add.w	r1, r7, #8
 80097f0:	4610      	mov	r0, r2
 80097f2:	4798      	blx	r3
 80097f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097f6:	e00f      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fa49 	bl	8009c92 <USBD_CtlError>
            err++;
 8009800:	7afb      	ldrb	r3, [r7, #11]
 8009802:	3301      	adds	r3, #1
 8009804:	72fb      	strb	r3, [r7, #11]
          break;
 8009806:	e007      	b.n	8009818 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009808:	6839      	ldr	r1, [r7, #0]
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 fa41 	bl	8009c92 <USBD_CtlError>
          err++;
 8009810:	7afb      	ldrb	r3, [r7, #11]
 8009812:	3301      	adds	r3, #1
 8009814:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009816:	bf00      	nop
      }
      break;
 8009818:	e037      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	7c1b      	ldrb	r3, [r3, #16]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d109      	bne.n	8009836 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982a:	f107 0208 	add.w	r2, r7, #8
 800982e:	4610      	mov	r0, r2
 8009830:	4798      	blx	r3
 8009832:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009834:	e029      	b.n	800988a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009836:	6839      	ldr	r1, [r7, #0]
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 fa2a 	bl	8009c92 <USBD_CtlError>
        err++;
 800983e:	7afb      	ldrb	r3, [r7, #11]
 8009840:	3301      	adds	r3, #1
 8009842:	72fb      	strb	r3, [r7, #11]
      break;
 8009844:	e021      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	7c1b      	ldrb	r3, [r3, #16]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10d      	bne.n	800986a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009856:	f107 0208 	add.w	r2, r7, #8
 800985a:	4610      	mov	r0, r2
 800985c:	4798      	blx	r3
 800985e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	3301      	adds	r3, #1
 8009864:	2207      	movs	r2, #7
 8009866:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009868:	e00f      	b.n	800988a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fa10 	bl	8009c92 <USBD_CtlError>
        err++;
 8009872:	7afb      	ldrb	r3, [r7, #11]
 8009874:	3301      	adds	r3, #1
 8009876:	72fb      	strb	r3, [r7, #11]
      break;
 8009878:	e007      	b.n	800988a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800987a:	6839      	ldr	r1, [r7, #0]
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 fa08 	bl	8009c92 <USBD_CtlError>
      err++;
 8009882:	7afb      	ldrb	r3, [r7, #11]
 8009884:	3301      	adds	r3, #1
 8009886:	72fb      	strb	r3, [r7, #11]
      break;
 8009888:	bf00      	nop
  }

  if (err != 0U)
 800988a:	7afb      	ldrb	r3, [r7, #11]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d11e      	bne.n	80098ce <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	88db      	ldrh	r3, [r3, #6]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d016      	beq.n	80098c6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009898:	893b      	ldrh	r3, [r7, #8]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00e      	beq.n	80098bc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	88da      	ldrh	r2, [r3, #6]
 80098a2:	893b      	ldrh	r3, [r7, #8]
 80098a4:	4293      	cmp	r3, r2
 80098a6:	bf28      	it	cs
 80098a8:	4613      	movcs	r3, r2
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80098ae:	893b      	ldrh	r3, [r7, #8]
 80098b0:	461a      	mov	r2, r3
 80098b2:	68f9      	ldr	r1, [r7, #12]
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 fa69 	bl	8009d8c <USBD_CtlSendData>
 80098ba:	e009      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f9e7 	bl	8009c92 <USBD_CtlError>
 80098c4:	e004      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 faba 	bl	8009e40 <USBD_CtlSendStatus>
 80098cc:	e000      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    return;
 80098ce:	bf00      	nop
  }
}
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop

080098d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	889b      	ldrh	r3, [r3, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d131      	bne.n	800994e <USBD_SetAddress+0x76>
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	88db      	ldrh	r3, [r3, #6]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d12d      	bne.n	800994e <USBD_SetAddress+0x76>
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	885b      	ldrh	r3, [r3, #2]
 80098f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80098f8:	d829      	bhi.n	800994e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	885b      	ldrh	r3, [r3, #2]
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009904:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b03      	cmp	r3, #3
 8009910:	d104      	bne.n	800991c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009912:	6839      	ldr	r1, [r7, #0]
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f9bc 	bl	8009c92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800991a:	e01d      	b.n	8009958 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	7bfa      	ldrb	r2, [r7, #15]
 8009920:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009924:	7bfb      	ldrb	r3, [r7, #15]
 8009926:	4619      	mov	r1, r3
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 ff11 	bl	800a750 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fa86 	bl	8009e40 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009934:	7bfb      	ldrb	r3, [r7, #15]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d004      	beq.n	8009944 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2202      	movs	r2, #2
 800993e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009942:	e009      	b.n	8009958 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800994c:	e004      	b.n	8009958 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 f99e 	bl	8009c92 <USBD_CtlError>
  }
}
 8009956:	bf00      	nop
 8009958:	bf00      	nop
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	885b      	ldrh	r3, [r3, #2]
 8009972:	b2da      	uxtb	r2, r3
 8009974:	4b4e      	ldr	r3, [pc, #312]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009976:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009978:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab0 <USBD_SetConfig+0x150>)
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d905      	bls.n	800998c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f985 	bl	8009c92 <USBD_CtlError>
    return USBD_FAIL;
 8009988:	2303      	movs	r3, #3
 800998a:	e08c      	b.n	8009aa6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b02      	cmp	r3, #2
 8009996:	d002      	beq.n	800999e <USBD_SetConfig+0x3e>
 8009998:	2b03      	cmp	r3, #3
 800999a:	d029      	beq.n	80099f0 <USBD_SetConfig+0x90>
 800999c:	e075      	b.n	8009a8a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800999e:	4b44      	ldr	r3, [pc, #272]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d020      	beq.n	80099e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80099a6:	4b42      	ldr	r3, [pc, #264]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	461a      	mov	r2, r3
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80099b0:	4b3f      	ldr	r3, [pc, #252]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	4619      	mov	r1, r3
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7fe ffe3 	bl	8008982 <USBD_SetClassConfig>
 80099bc:	4603      	mov	r3, r0
 80099be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80099c0:	7bfb      	ldrb	r3, [r7, #15]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d008      	beq.n	80099d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f962 	bl	8009c92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2202      	movs	r2, #2
 80099d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80099d6:	e065      	b.n	8009aa4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 fa31 	bl	8009e40 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2203      	movs	r2, #3
 80099e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80099e6:	e05d      	b.n	8009aa4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fa29 	bl	8009e40 <USBD_CtlSendStatus>
      break;
 80099ee:	e059      	b.n	8009aa4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80099f0:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d112      	bne.n	8009a1e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2202      	movs	r2, #2
 80099fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009a00:	4b2b      	ldr	r3, [pc, #172]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	461a      	mov	r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009a0a:	4b29      	ldr	r3, [pc, #164]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f7fe ffd2 	bl	80089ba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 fa12 	bl	8009e40 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009a1c:	e042      	b.n	8009aa4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009a1e:	4b24      	ldr	r3, [pc, #144]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	461a      	mov	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d02a      	beq.n	8009a82 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	4619      	mov	r1, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7fe ffc0 	bl	80089ba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009a44:	4b1a      	ldr	r3, [pc, #104]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7fe ff99 	bl	8008982 <USBD_SetClassConfig>
 8009a50:	4603      	mov	r3, r0
 8009a52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00f      	beq.n	8009a7a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009a5a:	6839      	ldr	r1, [r7, #0]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f918 	bl	8009c92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	4619      	mov	r1, r3
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fe ffa5 	bl	80089ba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2202      	movs	r2, #2
 8009a74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009a78:	e014      	b.n	8009aa4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 f9e0 	bl	8009e40 <USBD_CtlSendStatus>
      break;
 8009a80:	e010      	b.n	8009aa4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 f9dc 	bl	8009e40 <USBD_CtlSendStatus>
      break;
 8009a88:	e00c      	b.n	8009aa4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009a8a:	6839      	ldr	r1, [r7, #0]
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 f900 	bl	8009c92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009a92:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	4619      	mov	r1, r3
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f7fe ff8e 	bl	80089ba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8009aa2:	bf00      	nop
  }

  return ret;
 8009aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	200003c8 	.word	0x200003c8

08009ab4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	88db      	ldrh	r3, [r3, #6]
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d004      	beq.n	8009ad0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009ac6:	6839      	ldr	r1, [r7, #0]
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 f8e2 	bl	8009c92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009ace:	e023      	b.n	8009b18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b02      	cmp	r3, #2
 8009ada:	dc02      	bgt.n	8009ae2 <USBD_GetConfig+0x2e>
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	dc03      	bgt.n	8009ae8 <USBD_GetConfig+0x34>
 8009ae0:	e015      	b.n	8009b0e <USBD_GetConfig+0x5a>
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d00b      	beq.n	8009afe <USBD_GetConfig+0x4a>
 8009ae6:	e012      	b.n	8009b0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	3308      	adds	r3, #8
 8009af2:	2201      	movs	r2, #1
 8009af4:	4619      	mov	r1, r3
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 f948 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009afc:	e00c      	b.n	8009b18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	3304      	adds	r3, #4
 8009b02:	2201      	movs	r2, #1
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f940 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009b0c:	e004      	b.n	8009b18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009b0e:	6839      	ldr	r1, [r7, #0]
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f8be 	bl	8009c92 <USBD_CtlError>
        break;
 8009b16:	bf00      	nop
}
 8009b18:	bf00      	nop
 8009b1a:	3708      	adds	r7, #8
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	3b01      	subs	r3, #1
 8009b34:	2b02      	cmp	r3, #2
 8009b36:	d81e      	bhi.n	8009b76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	88db      	ldrh	r3, [r3, #6]
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d004      	beq.n	8009b4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009b40:	6839      	ldr	r1, [r7, #0]
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 f8a5 	bl	8009c92 <USBD_CtlError>
        break;
 8009b48:	e01a      	b.n	8009b80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d005      	beq.n	8009b66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	f043 0202 	orr.w	r2, r3, #2
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	330c      	adds	r3, #12
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 f90c 	bl	8009d8c <USBD_CtlSendData>
      break;
 8009b74:	e004      	b.n	8009b80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 f88a 	bl	8009c92 <USBD_CtlError>
      break;
 8009b7e:	bf00      	nop
  }
}
 8009b80:	bf00      	nop
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b082      	sub	sp, #8
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	885b      	ldrh	r3, [r3, #2]
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d107      	bne.n	8009baa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 f94c 	bl	8009e40 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ba8:	e013      	b.n	8009bd2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	885b      	ldrh	r3, [r3, #2]
 8009bae:	2b02      	cmp	r3, #2
 8009bb0:	d10b      	bne.n	8009bca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	889b      	ldrh	r3, [r3, #4]
 8009bb6:	0a1b      	lsrs	r3, r3, #8
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	b2da      	uxtb	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f93c 	bl	8009e40 <USBD_CtlSendStatus>
}
 8009bc8:	e003      	b.n	8009bd2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f860 	bl	8009c92 <USBD_CtlError>
}
 8009bd2:	bf00      	nop
 8009bd4:	3708      	adds	r7, #8
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b082      	sub	sp, #8
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
 8009be2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	3b01      	subs	r3, #1
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	d80b      	bhi.n	8009c0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	885b      	ldrh	r3, [r3, #2]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d10c      	bne.n	8009c14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f91c 	bl	8009e40 <USBD_CtlSendStatus>
      }
      break;
 8009c08:	e004      	b.n	8009c14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f840 	bl	8009c92 <USBD_CtlError>
      break;
 8009c12:	e000      	b.n	8009c16 <USBD_ClrFeature+0x3c>
      break;
 8009c14:	bf00      	nop
  }
}
 8009c16:	bf00      	nop
 8009c18:	3708      	adds	r7, #8
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b084      	sub	sp, #16
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	781a      	ldrb	r2, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	3301      	adds	r3, #1
 8009c38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	781a      	ldrb	r2, [r3, #0]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	3301      	adds	r3, #1
 8009c46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009c48:	68f8      	ldr	r0, [r7, #12]
 8009c4a:	f7ff fa40 	bl	80090ce <SWAPBYTE>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	461a      	mov	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009c62:	68f8      	ldr	r0, [r7, #12]
 8009c64:	f7ff fa33 	bl	80090ce <SWAPBYTE>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	3301      	adds	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009c7c:	68f8      	ldr	r0, [r7, #12]
 8009c7e:	f7ff fa26 	bl	80090ce <SWAPBYTE>
 8009c82:	4603      	mov	r3, r0
 8009c84:	461a      	mov	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	80da      	strh	r2, [r3, #6]
}
 8009c8a:	bf00      	nop
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}

08009c92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c92:	b580      	push	{r7, lr}
 8009c94:	b082      	sub	sp, #8
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
 8009c9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c9c:	2180      	movs	r1, #128	@ 0x80
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fcec 	bl	800a67c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fce8 	bl	800a67c <USBD_LL_StallEP>
}
 8009cac:	bf00      	nop
 8009cae:	3708      	adds	r7, #8
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d042      	beq.n	8009d50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009cce:	6938      	ldr	r0, [r7, #16]
 8009cd0:	f000 f842 	bl	8009d58 <USBD_GetLen>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	005b      	lsls	r3, r3, #1
 8009cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cde:	d808      	bhi.n	8009cf2 <USBD_GetString+0x3e>
 8009ce0:	6938      	ldr	r0, [r7, #16]
 8009ce2:	f000 f839 	bl	8009d58 <USBD_GetLen>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	3301      	adds	r3, #1
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	005b      	lsls	r3, r3, #1
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	e001      	b.n	8009cf6 <USBD_GetString+0x42>
 8009cf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009cfa:	7dfb      	ldrb	r3, [r7, #23]
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	4413      	add	r3, r2
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	7812      	ldrb	r2, [r2, #0]
 8009d04:	701a      	strb	r2, [r3, #0]
  idx++;
 8009d06:	7dfb      	ldrb	r3, [r7, #23]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	4413      	add	r3, r2
 8009d12:	2203      	movs	r2, #3
 8009d14:	701a      	strb	r2, [r3, #0]
  idx++;
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009d1c:	e013      	b.n	8009d46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009d1e:	7dfb      	ldrb	r3, [r7, #23]
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	4413      	add	r3, r2
 8009d24:	693a      	ldr	r2, [r7, #16]
 8009d26:	7812      	ldrb	r2, [r2, #0]
 8009d28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	613b      	str	r3, [r7, #16]
    idx++;
 8009d30:	7dfb      	ldrb	r3, [r7, #23]
 8009d32:	3301      	adds	r3, #1
 8009d34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009d36:	7dfb      	ldrb	r3, [r7, #23]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	4413      	add	r3, r2
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009d40:	7dfb      	ldrb	r3, [r7, #23]
 8009d42:	3301      	adds	r3, #1
 8009d44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1e7      	bne.n	8009d1e <USBD_GetString+0x6a>
 8009d4e:	e000      	b.n	8009d52 <USBD_GetString+0x9e>
    return;
 8009d50:	bf00      	nop
  }
}
 8009d52:	3718      	adds	r7, #24
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d60:	2300      	movs	r3, #0
 8009d62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009d68:	e005      	b.n	8009d76 <USBD_GetLen+0x1e>
  {
    len++;
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	3301      	adds	r3, #1
 8009d74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1f5      	bne.n	8009d6a <USBD_GetLen+0x12>
  }

  return len;
 8009d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3714      	adds	r7, #20
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	68ba      	ldr	r2, [r7, #8]
 8009db0:	2100      	movs	r1, #0
 8009db2:	68f8      	ldr	r0, [r7, #12]
 8009db4:	f000 fceb 	bl	800a78e <USBD_LL_Transmit>

  return USBD_OK;
 8009db8:	2300      	movs	r3, #0
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3710      	adds	r7, #16
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b084      	sub	sp, #16
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	60f8      	str	r0, [r7, #12]
 8009dca:	60b9      	str	r1, [r7, #8]
 8009dcc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	68ba      	ldr	r2, [r7, #8]
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 fcda 	bl	800a78e <USBD_LL_Transmit>

  return USBD_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3710      	adds	r7, #16
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b084      	sub	sp, #16
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2203      	movs	r2, #3
 8009df4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	687a      	ldr	r2, [r7, #4]
 8009e04:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	2100      	movs	r1, #0
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f000 fcde 	bl	800a7d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3710      	adds	r7, #16
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b084      	sub	sp, #16
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	60f8      	str	r0, [r7, #12]
 8009e26:	60b9      	str	r1, [r7, #8]
 8009e28:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	2100      	movs	r1, #0
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 fccd 	bl	800a7d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e36:	2300      	movs	r3, #0
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2204      	movs	r2, #4
 8009e4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009e50:	2300      	movs	r3, #0
 8009e52:	2200      	movs	r2, #0
 8009e54:	2100      	movs	r1, #0
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fc99 	bl	800a78e <USBD_LL_Transmit>

  return USBD_OK;
 8009e5c:	2300      	movs	r3, #0
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3708      	adds	r7, #8
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b082      	sub	sp, #8
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2205      	movs	r2, #5
 8009e72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e76:	2300      	movs	r3, #0
 8009e78:	2200      	movs	r2, #0
 8009e7a:	2100      	movs	r1, #0
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 fca7 	bl	800a7d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e82:	2300      	movs	r3, #0
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009e90:	2200      	movs	r2, #0
 8009e92:	4912      	ldr	r1, [pc, #72]	@ (8009edc <MX_USB_DEVICE_Init+0x50>)
 8009e94:	4812      	ldr	r0, [pc, #72]	@ (8009ee0 <MX_USB_DEVICE_Init+0x54>)
 8009e96:	f7fe fcf7 	bl	8008888 <USBD_Init>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d001      	beq.n	8009ea4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ea0:	f7f8 fc2c 	bl	80026fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ea4:	490f      	ldr	r1, [pc, #60]	@ (8009ee4 <MX_USB_DEVICE_Init+0x58>)
 8009ea6:	480e      	ldr	r0, [pc, #56]	@ (8009ee0 <MX_USB_DEVICE_Init+0x54>)
 8009ea8:	f7fe fd1e 	bl	80088e8 <USBD_RegisterClass>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009eb2:	f7f8 fc23 	bl	80026fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009eb6:	490c      	ldr	r1, [pc, #48]	@ (8009ee8 <MX_USB_DEVICE_Init+0x5c>)
 8009eb8:	4809      	ldr	r0, [pc, #36]	@ (8009ee0 <MX_USB_DEVICE_Init+0x54>)
 8009eba:	f7fe fc15 	bl	80086e8 <USBD_CDC_RegisterInterface>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d001      	beq.n	8009ec8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009ec4:	f7f8 fc1a 	bl	80026fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009ec8:	4805      	ldr	r0, [pc, #20]	@ (8009ee0 <MX_USB_DEVICE_Init+0x54>)
 8009eca:	f7fe fd43 	bl	8008954 <USBD_Start>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009ed4:	f7f8 fc12 	bl	80026fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009ed8:	bf00      	nop
 8009eda:	bd80      	pop	{r7, pc}
 8009edc:	200000ac 	.word	0x200000ac
 8009ee0:	200003cc 	.word	0x200003cc
 8009ee4:	20000018 	.word	0x20000018
 8009ee8:	20000098 	.word	0x20000098

08009eec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	4905      	ldr	r1, [pc, #20]	@ (8009f08 <CDC_Init_FS+0x1c>)
 8009ef4:	4805      	ldr	r0, [pc, #20]	@ (8009f0c <CDC_Init_FS+0x20>)
 8009ef6:	f7fe fc11 	bl	800871c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009efa:	4905      	ldr	r1, [pc, #20]	@ (8009f10 <CDC_Init_FS+0x24>)
 8009efc:	4803      	ldr	r0, [pc, #12]	@ (8009f0c <CDC_Init_FS+0x20>)
 8009efe:	f7fe fc2f 	bl	8008760 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009f02:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	20000ea8 	.word	0x20000ea8
 8009f0c:	200003cc 	.word	0x200003cc
 8009f10:	200006a8 	.word	0x200006a8

08009f14 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009f14:	b480      	push	{r7}
 8009f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009f18:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	6039      	str	r1, [r7, #0]
 8009f2e:	71fb      	strb	r3, [r7, #7]
 8009f30:	4613      	mov	r3, r2
 8009f32:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009f34:	79fb      	ldrb	r3, [r7, #7]
 8009f36:	2b23      	cmp	r3, #35	@ 0x23
 8009f38:	d84a      	bhi.n	8009fd0 <CDC_Control_FS+0xac>
 8009f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f40 <CDC_Control_FS+0x1c>)
 8009f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f40:	08009fd1 	.word	0x08009fd1
 8009f44:	08009fd1 	.word	0x08009fd1
 8009f48:	08009fd1 	.word	0x08009fd1
 8009f4c:	08009fd1 	.word	0x08009fd1
 8009f50:	08009fd1 	.word	0x08009fd1
 8009f54:	08009fd1 	.word	0x08009fd1
 8009f58:	08009fd1 	.word	0x08009fd1
 8009f5c:	08009fd1 	.word	0x08009fd1
 8009f60:	08009fd1 	.word	0x08009fd1
 8009f64:	08009fd1 	.word	0x08009fd1
 8009f68:	08009fd1 	.word	0x08009fd1
 8009f6c:	08009fd1 	.word	0x08009fd1
 8009f70:	08009fd1 	.word	0x08009fd1
 8009f74:	08009fd1 	.word	0x08009fd1
 8009f78:	08009fd1 	.word	0x08009fd1
 8009f7c:	08009fd1 	.word	0x08009fd1
 8009f80:	08009fd1 	.word	0x08009fd1
 8009f84:	08009fd1 	.word	0x08009fd1
 8009f88:	08009fd1 	.word	0x08009fd1
 8009f8c:	08009fd1 	.word	0x08009fd1
 8009f90:	08009fd1 	.word	0x08009fd1
 8009f94:	08009fd1 	.word	0x08009fd1
 8009f98:	08009fd1 	.word	0x08009fd1
 8009f9c:	08009fd1 	.word	0x08009fd1
 8009fa0:	08009fd1 	.word	0x08009fd1
 8009fa4:	08009fd1 	.word	0x08009fd1
 8009fa8:	08009fd1 	.word	0x08009fd1
 8009fac:	08009fd1 	.word	0x08009fd1
 8009fb0:	08009fd1 	.word	0x08009fd1
 8009fb4:	08009fd1 	.word	0x08009fd1
 8009fb8:	08009fd1 	.word	0x08009fd1
 8009fbc:	08009fd1 	.word	0x08009fd1
 8009fc0:	08009fd1 	.word	0x08009fd1
 8009fc4:	08009fd1 	.word	0x08009fd1
 8009fc8:	08009fd1 	.word	0x08009fd1
 8009fcc:	08009fd1 	.word	0x08009fd1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009fd0:	bf00      	nop
  }

  return (USBD_OK);
 8009fd2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009fea:	6879      	ldr	r1, [r7, #4]
 8009fec:	4805      	ldr	r0, [pc, #20]	@ (800a004 <CDC_Receive_FS+0x24>)
 8009fee:	f7fe fbb7 	bl	8008760 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009ff2:	4804      	ldr	r0, [pc, #16]	@ (800a004 <CDC_Receive_FS+0x24>)
 8009ff4:	f7fe fc12 	bl	800881c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009ff8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3708      	adds	r7, #8
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop
 800a004:	200003cc 	.word	0x200003cc

0800a008 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	460b      	mov	r3, r1
 800a012:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a018:	4b0d      	ldr	r3, [pc, #52]	@ (800a050 <CDC_Transmit_FS+0x48>)
 800a01a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a01e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a026:	2b00      	cmp	r3, #0
 800a028:	d001      	beq.n	800a02e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a02a:	2301      	movs	r3, #1
 800a02c:	e00b      	b.n	800a046 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a02e:	887b      	ldrh	r3, [r7, #2]
 800a030:	461a      	mov	r2, r3
 800a032:	6879      	ldr	r1, [r7, #4]
 800a034:	4806      	ldr	r0, [pc, #24]	@ (800a050 <CDC_Transmit_FS+0x48>)
 800a036:	f7fe fb71 	bl	800871c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a03a:	4805      	ldr	r0, [pc, #20]	@ (800a050 <CDC_Transmit_FS+0x48>)
 800a03c:	f7fe fbae 	bl	800879c <USBD_CDC_TransmitPacket>
 800a040:	4603      	mov	r3, r0
 800a042:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a044:	7bfb      	ldrb	r3, [r7, #15]
}
 800a046:	4618      	mov	r0, r3
 800a048:	3710      	adds	r7, #16
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}
 800a04e:	bf00      	nop
 800a050:	200003cc 	.word	0x200003cc

0800a054 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a054:	b480      	push	{r7}
 800a056:	b087      	sub	sp, #28
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	60b9      	str	r1, [r7, #8]
 800a05e:	4613      	mov	r3, r2
 800a060:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a066:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	371c      	adds	r7, #28
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr
	...

0800a078 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	4603      	mov	r3, r0
 800a080:	6039      	str	r1, [r7, #0]
 800a082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2212      	movs	r2, #18
 800a088:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a08a:	4b03      	ldr	r3, [pc, #12]	@ (800a098 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr
 800a098:	200000c8 	.word	0x200000c8

0800a09c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	6039      	str	r1, [r7, #0]
 800a0a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	2204      	movs	r2, #4
 800a0ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a0ae:	4b03      	ldr	r3, [pc, #12]	@ (800a0bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr
 800a0bc:	200000dc 	.word	0x200000dc

0800a0c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	6039      	str	r1, [r7, #0]
 800a0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a0cc:	79fb      	ldrb	r3, [r7, #7]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d105      	bne.n	800a0de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	4907      	ldr	r1, [pc, #28]	@ (800a0f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0d6:	4808      	ldr	r0, [pc, #32]	@ (800a0f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a0d8:	f7ff fdec 	bl	8009cb4 <USBD_GetString>
 800a0dc:	e004      	b.n	800a0e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a0de:	683a      	ldr	r2, [r7, #0]
 800a0e0:	4904      	ldr	r1, [pc, #16]	@ (800a0f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0e2:	4805      	ldr	r0, [pc, #20]	@ (800a0f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a0e4:	f7ff fde6 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0e8:	4b02      	ldr	r3, [pc, #8]	@ (800a0f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3708      	adds	r7, #8
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	200016a8 	.word	0x200016a8
 800a0f8:	0800d20c 	.word	0x0800d20c

0800a0fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	4603      	mov	r3, r0
 800a104:	6039      	str	r1, [r7, #0]
 800a106:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	4904      	ldr	r1, [pc, #16]	@ (800a11c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a10c:	4804      	ldr	r0, [pc, #16]	@ (800a120 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a10e:	f7ff fdd1 	bl	8009cb4 <USBD_GetString>
  return USBD_StrDesc;
 800a112:	4b02      	ldr	r3, [pc, #8]	@ (800a11c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a114:	4618      	mov	r0, r3
 800a116:	3708      	adds	r7, #8
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}
 800a11c:	200016a8 	.word	0x200016a8
 800a120:	0800d224 	.word	0x0800d224

0800a124 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	4603      	mov	r3, r0
 800a12c:	6039      	str	r1, [r7, #0]
 800a12e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	221a      	movs	r2, #26
 800a134:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a136:	f000 f843 	bl	800a1c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a13a:	4b02      	ldr	r3, [pc, #8]	@ (800a144 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3708      	adds	r7, #8
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	200000e0 	.word	0x200000e0

0800a148 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	4603      	mov	r3, r0
 800a150:	6039      	str	r1, [r7, #0]
 800a152:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a154:	79fb      	ldrb	r3, [r7, #7]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d105      	bne.n	800a166 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a15a:	683a      	ldr	r2, [r7, #0]
 800a15c:	4907      	ldr	r1, [pc, #28]	@ (800a17c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a15e:	4808      	ldr	r0, [pc, #32]	@ (800a180 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a160:	f7ff fda8 	bl	8009cb4 <USBD_GetString>
 800a164:	e004      	b.n	800a170 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a166:	683a      	ldr	r2, [r7, #0]
 800a168:	4904      	ldr	r1, [pc, #16]	@ (800a17c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a16a:	4805      	ldr	r0, [pc, #20]	@ (800a180 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a16c:	f7ff fda2 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a170:	4b02      	ldr	r3, [pc, #8]	@ (800a17c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a172:	4618      	mov	r0, r3
 800a174:	3708      	adds	r7, #8
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	200016a8 	.word	0x200016a8
 800a180:	0800d238 	.word	0x0800d238

0800a184 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b082      	sub	sp, #8
 800a188:	af00      	add	r7, sp, #0
 800a18a:	4603      	mov	r3, r0
 800a18c:	6039      	str	r1, [r7, #0]
 800a18e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a190:	79fb      	ldrb	r3, [r7, #7]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d105      	bne.n	800a1a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a196:	683a      	ldr	r2, [r7, #0]
 800a198:	4907      	ldr	r1, [pc, #28]	@ (800a1b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a19a:	4808      	ldr	r0, [pc, #32]	@ (800a1bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a19c:	f7ff fd8a 	bl	8009cb4 <USBD_GetString>
 800a1a0:	e004      	b.n	800a1ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	4904      	ldr	r1, [pc, #16]	@ (800a1b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a1a6:	4805      	ldr	r0, [pc, #20]	@ (800a1bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a1a8:	f7ff fd84 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1ac:	4b02      	ldr	r3, [pc, #8]	@ (800a1b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	200016a8 	.word	0x200016a8
 800a1bc:	0800d244 	.word	0x0800d244

0800a1c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a204 <Get_SerialNum+0x44>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a1cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a208 <Get_SerialNum+0x48>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a1d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a20c <Get_SerialNum+0x4c>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4413      	add	r3, r2
 800a1de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d009      	beq.n	800a1fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a1e6:	2208      	movs	r2, #8
 800a1e8:	4909      	ldr	r1, [pc, #36]	@ (800a210 <Get_SerialNum+0x50>)
 800a1ea:	68f8      	ldr	r0, [r7, #12]
 800a1ec:	f000 f814 	bl	800a218 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a1f0:	2204      	movs	r2, #4
 800a1f2:	4908      	ldr	r1, [pc, #32]	@ (800a214 <Get_SerialNum+0x54>)
 800a1f4:	68b8      	ldr	r0, [r7, #8]
 800a1f6:	f000 f80f 	bl	800a218 <IntToUnicode>
  }
}
 800a1fa:	bf00      	nop
 800a1fc:	3710      	adds	r7, #16
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	1fff7a10 	.word	0x1fff7a10
 800a208:	1fff7a14 	.word	0x1fff7a14
 800a20c:	1fff7a18 	.word	0x1fff7a18
 800a210:	200000e2 	.word	0x200000e2
 800a214:	200000f2 	.word	0x200000f2

0800a218 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a218:	b480      	push	{r7}
 800a21a:	b087      	sub	sp, #28
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	4613      	mov	r3, r2
 800a224:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a226:	2300      	movs	r3, #0
 800a228:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a22a:	2300      	movs	r3, #0
 800a22c:	75fb      	strb	r3, [r7, #23]
 800a22e:	e027      	b.n	800a280 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	0f1b      	lsrs	r3, r3, #28
 800a234:	2b09      	cmp	r3, #9
 800a236:	d80b      	bhi.n	800a250 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	0f1b      	lsrs	r3, r3, #28
 800a23c:	b2da      	uxtb	r2, r3
 800a23e:	7dfb      	ldrb	r3, [r7, #23]
 800a240:	005b      	lsls	r3, r3, #1
 800a242:	4619      	mov	r1, r3
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	440b      	add	r3, r1
 800a248:	3230      	adds	r2, #48	@ 0x30
 800a24a:	b2d2      	uxtb	r2, r2
 800a24c:	701a      	strb	r2, [r3, #0]
 800a24e:	e00a      	b.n	800a266 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	0f1b      	lsrs	r3, r3, #28
 800a254:	b2da      	uxtb	r2, r3
 800a256:	7dfb      	ldrb	r3, [r7, #23]
 800a258:	005b      	lsls	r3, r3, #1
 800a25a:	4619      	mov	r1, r3
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	440b      	add	r3, r1
 800a260:	3237      	adds	r2, #55	@ 0x37
 800a262:	b2d2      	uxtb	r2, r2
 800a264:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	011b      	lsls	r3, r3, #4
 800a26a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a26c:	7dfb      	ldrb	r3, [r7, #23]
 800a26e:	005b      	lsls	r3, r3, #1
 800a270:	3301      	adds	r3, #1
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	4413      	add	r3, r2
 800a276:	2200      	movs	r2, #0
 800a278:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a27a:	7dfb      	ldrb	r3, [r7, #23]
 800a27c:	3301      	adds	r3, #1
 800a27e:	75fb      	strb	r3, [r7, #23]
 800a280:	7dfa      	ldrb	r2, [r7, #23]
 800a282:	79fb      	ldrb	r3, [r7, #7]
 800a284:	429a      	cmp	r2, r3
 800a286:	d3d3      	bcc.n	800a230 <IntToUnicode+0x18>
  }
}
 800a288:	bf00      	nop
 800a28a:	bf00      	nop
 800a28c:	371c      	adds	r7, #28
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr
	...

0800a298 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b08a      	sub	sp, #40	@ 0x28
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2a0:	f107 0314 	add.w	r3, r7, #20
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	601a      	str	r2, [r3, #0]
 800a2a8:	605a      	str	r2, [r3, #4]
 800a2aa:	609a      	str	r2, [r3, #8]
 800a2ac:	60da      	str	r2, [r3, #12]
 800a2ae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2b8:	d13a      	bne.n	800a330 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	613b      	str	r3, [r7, #16]
 800a2be:	4b1e      	ldr	r3, [pc, #120]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a2c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2c2:	4a1d      	ldr	r2, [pc, #116]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a2c4:	f043 0301 	orr.w	r3, r3, #1
 800a2c8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a2cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	613b      	str	r3, [r7, #16]
 800a2d4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a2d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a2da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2dc:	2302      	movs	r3, #2
 800a2de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a2e8:	230a      	movs	r3, #10
 800a2ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a2ec:	f107 0314 	add.w	r3, r7, #20
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	4812      	ldr	r0, [pc, #72]	@ (800a33c <HAL_PCD_MspInit+0xa4>)
 800a2f4:	f7f8 fe16 	bl	8002f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a2f8:	4b0f      	ldr	r3, [pc, #60]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a2fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2fc:	4a0e      	ldr	r2, [pc, #56]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a2fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a302:	6353      	str	r3, [r2, #52]	@ 0x34
 800a304:	2300      	movs	r3, #0
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	4b0b      	ldr	r3, [pc, #44]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a30a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a30c:	4a0a      	ldr	r2, [pc, #40]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a30e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a312:	6453      	str	r3, [r2, #68]	@ 0x44
 800a314:	4b08      	ldr	r3, [pc, #32]	@ (800a338 <HAL_PCD_MspInit+0xa0>)
 800a316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a31c:	60fb      	str	r3, [r7, #12]
 800a31e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a320:	2200      	movs	r2, #0
 800a322:	2100      	movs	r1, #0
 800a324:	2043      	movs	r0, #67	@ 0x43
 800a326:	f7f8 fdc6 	bl	8002eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a32a:	2043      	movs	r0, #67	@ 0x43
 800a32c:	f7f8 fddf 	bl	8002eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a330:	bf00      	nop
 800a332:	3728      	adds	r7, #40	@ 0x28
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}
 800a338:	40023800 	.word	0x40023800
 800a33c:	40020000 	.word	0x40020000

0800a340 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a354:	4619      	mov	r1, r3
 800a356:	4610      	mov	r0, r2
 800a358:	f7fe fb49 	bl	80089ee <USBD_LL_SetupStage>
}
 800a35c:	bf00      	nop
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b082      	sub	sp, #8
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	460b      	mov	r3, r1
 800a36e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a376:	78fa      	ldrb	r2, [r7, #3]
 800a378:	6879      	ldr	r1, [r7, #4]
 800a37a:	4613      	mov	r3, r2
 800a37c:	00db      	lsls	r3, r3, #3
 800a37e:	4413      	add	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	440b      	add	r3, r1
 800a384:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a388:	681a      	ldr	r2, [r3, #0]
 800a38a:	78fb      	ldrb	r3, [r7, #3]
 800a38c:	4619      	mov	r1, r3
 800a38e:	f7fe fb83 	bl	8008a98 <USBD_LL_DataOutStage>
}
 800a392:	bf00      	nop
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b082      	sub	sp, #8
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a3ac:	78fa      	ldrb	r2, [r7, #3]
 800a3ae:	6879      	ldr	r1, [r7, #4]
 800a3b0:	4613      	mov	r3, r2
 800a3b2:	00db      	lsls	r3, r3, #3
 800a3b4:	4413      	add	r3, r2
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	440b      	add	r3, r1
 800a3ba:	3320      	adds	r3, #32
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	78fb      	ldrb	r3, [r7, #3]
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	f7fe fc1c 	bl	8008bfe <USBD_LL_DataInStage>
}
 800a3c6:	bf00      	nop
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}

0800a3ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3ce:	b580      	push	{r7, lr}
 800a3d0:	b082      	sub	sp, #8
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f7fe fd56 	bl	8008e8e <USBD_LL_SOF>
}
 800a3e2:	bf00      	nop
 800a3e4:	3708      	adds	r7, #8
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b084      	sub	sp, #16
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	79db      	ldrb	r3, [r3, #7]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d102      	bne.n	800a404 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a3fe:	2300      	movs	r3, #0
 800a400:	73fb      	strb	r3, [r7, #15]
 800a402:	e008      	b.n	800a416 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	79db      	ldrb	r3, [r3, #7]
 800a408:	2b02      	cmp	r3, #2
 800a40a:	d102      	bne.n	800a412 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a40c:	2301      	movs	r3, #1
 800a40e:	73fb      	strb	r3, [r7, #15]
 800a410:	e001      	b.n	800a416 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a412:	f7f8 f973 	bl	80026fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a41c:	7bfa      	ldrb	r2, [r7, #15]
 800a41e:	4611      	mov	r1, r2
 800a420:	4618      	mov	r0, r3
 800a422:	f7fe fcf0 	bl	8008e06 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a42c:	4618      	mov	r0, r3
 800a42e:	f7fe fc98 	bl	8008d62 <USBD_LL_Reset>
}
 800a432:	bf00      	nop
 800a434:	3710      	adds	r7, #16
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
	...

0800a43c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a44a:	4618      	mov	r0, r3
 800a44c:	f7fe fceb 	bl	8008e26 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	6812      	ldr	r2, [r2, #0]
 800a45e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a462:	f043 0301 	orr.w	r3, r3, #1
 800a466:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	7adb      	ldrb	r3, [r3, #11]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d005      	beq.n	800a47c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a470:	4b04      	ldr	r3, [pc, #16]	@ (800a484 <HAL_PCD_SuspendCallback+0x48>)
 800a472:	691b      	ldr	r3, [r3, #16]
 800a474:	4a03      	ldr	r2, [pc, #12]	@ (800a484 <HAL_PCD_SuspendCallback+0x48>)
 800a476:	f043 0306 	orr.w	r3, r3, #6
 800a47a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a47c:	bf00      	nop
 800a47e:	3708      	adds	r7, #8
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}
 800a484:	e000ed00 	.word	0xe000ed00

0800a488 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a496:	4618      	mov	r0, r3
 800a498:	f7fe fce1 	bl	8008e5e <USBD_LL_Resume>
}
 800a49c:	bf00      	nop
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4b6:	78fa      	ldrb	r2, [r7, #3]
 800a4b8:	4611      	mov	r1, r2
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7fe fd39 	bl	8008f32 <USBD_LL_IsoOUTIncomplete>
}
 800a4c0:	bf00      	nop
 800a4c2:	3708      	adds	r7, #8
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4da:	78fa      	ldrb	r2, [r7, #3]
 800a4dc:	4611      	mov	r1, r2
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7fe fcf5 	bl	8008ece <USBD_LL_IsoINIncomplete>
}
 800a4e4:	bf00      	nop
 800a4e6:	3708      	adds	r7, #8
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f7fe fd4b 	bl	8008f96 <USBD_LL_DevConnected>
}
 800a500:	bf00      	nop
 800a502:	3708      	adds	r7, #8
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a516:	4618      	mov	r0, r3
 800a518:	f7fe fd48 	bl	8008fac <USBD_LL_DevDisconnected>
}
 800a51c:	bf00      	nop
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d13c      	bne.n	800a5ae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a534:	4a20      	ldr	r2, [pc, #128]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	4a1e      	ldr	r2, [pc, #120]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a540:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a544:	4b1c      	ldr	r3, [pc, #112]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a546:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a54a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a54c:	4b1a      	ldr	r3, [pc, #104]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a54e:	2204      	movs	r2, #4
 800a550:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a552:	4b19      	ldr	r3, [pc, #100]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a554:	2202      	movs	r2, #2
 800a556:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a558:	4b17      	ldr	r3, [pc, #92]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a55e:	4b16      	ldr	r3, [pc, #88]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a560:	2202      	movs	r2, #2
 800a562:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a564:	4b14      	ldr	r3, [pc, #80]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a566:	2200      	movs	r2, #0
 800a568:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a56a:	4b13      	ldr	r3, [pc, #76]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a56c:	2200      	movs	r2, #0
 800a56e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a570:	4b11      	ldr	r3, [pc, #68]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a572:	2200      	movs	r2, #0
 800a574:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a576:	4b10      	ldr	r3, [pc, #64]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a578:	2200      	movs	r2, #0
 800a57a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a57c:	4b0e      	ldr	r3, [pc, #56]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a57e:	2200      	movs	r2, #0
 800a580:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a582:	480d      	ldr	r0, [pc, #52]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a584:	f7f8 fe6a 	bl	800325c <HAL_PCD_Init>
 800a588:	4603      	mov	r3, r0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d001      	beq.n	800a592 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a58e:	f7f8 f8b5 	bl	80026fc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a592:	2180      	movs	r1, #128	@ 0x80
 800a594:	4808      	ldr	r0, [pc, #32]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a596:	f7fa f896 	bl	80046c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a59a:	2240      	movs	r2, #64	@ 0x40
 800a59c:	2100      	movs	r1, #0
 800a59e:	4806      	ldr	r0, [pc, #24]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a5a0:	f7fa f84a 	bl	8004638 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a5a4:	2280      	movs	r2, #128	@ 0x80
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	4803      	ldr	r0, [pc, #12]	@ (800a5b8 <USBD_LL_Init+0x94>)
 800a5aa:	f7fa f845 	bl	8004638 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	200018a8 	.word	0x200018a8

0800a5bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7f8 ff51 	bl	800347a <HAL_PCD_Start>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5dc:	7bfb      	ldrb	r3, [r7, #15]
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f000 f942 	bl	800a868 <USBD_Get_USB_Status>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a5f2:	b580      	push	{r7, lr}
 800a5f4:	b084      	sub	sp, #16
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	6078      	str	r0, [r7, #4]
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	461a      	mov	r2, r3
 800a600:	4603      	mov	r3, r0
 800a602:	70fb      	strb	r3, [r7, #3]
 800a604:	460b      	mov	r3, r1
 800a606:	70bb      	strb	r3, [r7, #2]
 800a608:	4613      	mov	r3, r2
 800a60a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a60c:	2300      	movs	r3, #0
 800a60e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a610:	2300      	movs	r3, #0
 800a612:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a61a:	78bb      	ldrb	r3, [r7, #2]
 800a61c:	883a      	ldrh	r2, [r7, #0]
 800a61e:	78f9      	ldrb	r1, [r7, #3]
 800a620:	f7f9 fc25 	bl	8003e6e <HAL_PCD_EP_Open>
 800a624:	4603      	mov	r3, r0
 800a626:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a628:	7bfb      	ldrb	r3, [r7, #15]
 800a62a:	4618      	mov	r0, r3
 800a62c:	f000 f91c 	bl	800a868 <USBD_Get_USB_Status>
 800a630:	4603      	mov	r3, r0
 800a632:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a634:	7bbb      	ldrb	r3, [r7, #14]
}
 800a636:	4618      	mov	r0, r3
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b084      	sub	sp, #16
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
 800a646:	460b      	mov	r3, r1
 800a648:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a64a:	2300      	movs	r3, #0
 800a64c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a64e:	2300      	movs	r3, #0
 800a650:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a658:	78fa      	ldrb	r2, [r7, #3]
 800a65a:	4611      	mov	r1, r2
 800a65c:	4618      	mov	r0, r3
 800a65e:	f7f9 fc70 	bl	8003f42 <HAL_PCD_EP_Close>
 800a662:	4603      	mov	r3, r0
 800a664:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a666:	7bfb      	ldrb	r3, [r7, #15]
 800a668:	4618      	mov	r0, r3
 800a66a:	f000 f8fd 	bl	800a868 <USBD_Get_USB_Status>
 800a66e:	4603      	mov	r3, r0
 800a670:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a672:	7bbb      	ldrb	r3, [r7, #14]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	460b      	mov	r3, r1
 800a686:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a688:	2300      	movs	r3, #0
 800a68a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a68c:	2300      	movs	r3, #0
 800a68e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a696:	78fa      	ldrb	r2, [r7, #3]
 800a698:	4611      	mov	r1, r2
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7f9 fd28 	bl	80040f0 <HAL_PCD_EP_SetStall>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6a4:	7bfb      	ldrb	r3, [r7, #15]
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f000 f8de 	bl	800a868 <USBD_Get_USB_Status>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6ba:	b580      	push	{r7, lr}
 800a6bc:	b084      	sub	sp, #16
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a6d4:	78fa      	ldrb	r2, [r7, #3]
 800a6d6:	4611      	mov	r1, r2
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7f9 fd6c 	bl	80041b6 <HAL_PCD_EP_ClrStall>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f000 f8bf 	bl	800a868 <USBD_Get_USB_Status>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	460b      	mov	r3, r1
 800a702:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a70a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a70c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a710:	2b00      	cmp	r3, #0
 800a712:	da0b      	bge.n	800a72c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a714:	78fb      	ldrb	r3, [r7, #3]
 800a716:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a71a:	68f9      	ldr	r1, [r7, #12]
 800a71c:	4613      	mov	r3, r2
 800a71e:	00db      	lsls	r3, r3, #3
 800a720:	4413      	add	r3, r2
 800a722:	009b      	lsls	r3, r3, #2
 800a724:	440b      	add	r3, r1
 800a726:	3316      	adds	r3, #22
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	e00b      	b.n	800a744 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a72c:	78fb      	ldrb	r3, [r7, #3]
 800a72e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a732:	68f9      	ldr	r1, [r7, #12]
 800a734:	4613      	mov	r3, r2
 800a736:	00db      	lsls	r3, r3, #3
 800a738:	4413      	add	r3, r2
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	440b      	add	r3, r1
 800a73e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a742:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a744:	4618      	mov	r0, r3
 800a746:	3714      	adds	r7, #20
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a75c:	2300      	movs	r3, #0
 800a75e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a760:	2300      	movs	r3, #0
 800a762:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a76a:	78fa      	ldrb	r2, [r7, #3]
 800a76c:	4611      	mov	r1, r2
 800a76e:	4618      	mov	r0, r3
 800a770:	f7f9 fb59 	bl	8003e26 <HAL_PCD_SetAddress>
 800a774:	4603      	mov	r3, r0
 800a776:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a778:	7bfb      	ldrb	r3, [r7, #15]
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 f874 	bl	800a868 <USBD_Get_USB_Status>
 800a780:	4603      	mov	r3, r0
 800a782:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a784:	7bbb      	ldrb	r3, [r7, #14]
}
 800a786:	4618      	mov	r0, r3
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}

0800a78e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a78e:	b580      	push	{r7, lr}
 800a790:	b086      	sub	sp, #24
 800a792:	af00      	add	r7, sp, #0
 800a794:	60f8      	str	r0, [r7, #12]
 800a796:	607a      	str	r2, [r7, #4]
 800a798:	603b      	str	r3, [r7, #0]
 800a79a:	460b      	mov	r3, r1
 800a79c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a7ac:	7af9      	ldrb	r1, [r7, #11]
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	f7f9 fc63 	bl	800407c <HAL_PCD_EP_Transmit>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7ba:	7dfb      	ldrb	r3, [r7, #23]
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f000 f853 	bl	800a868 <USBD_Get_USB_Status>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a7c6:	7dbb      	ldrb	r3, [r7, #22]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3718      	adds	r7, #24
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b086      	sub	sp, #24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	607a      	str	r2, [r7, #4]
 800a7da:	603b      	str	r3, [r7, #0]
 800a7dc:	460b      	mov	r3, r1
 800a7de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a7ee:	7af9      	ldrb	r1, [r7, #11]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	f7f9 fbef 	bl	8003fd6 <HAL_PCD_EP_Receive>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7fc:	7dfb      	ldrb	r3, [r7, #23]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f000 f832 	bl	800a868 <USBD_Get_USB_Status>
 800a804:	4603      	mov	r3, r0
 800a806:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a808:	7dbb      	ldrb	r3, [r7, #22]
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3718      	adds	r7, #24
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b082      	sub	sp, #8
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	460b      	mov	r3, r1
 800a81c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a824:	78fa      	ldrb	r2, [r7, #3]
 800a826:	4611      	mov	r1, r2
 800a828:	4618      	mov	r0, r3
 800a82a:	f7f9 fc0f 	bl	800404c <HAL_PCD_EP_GetRxCount>
 800a82e:	4603      	mov	r3, r0
}
 800a830:	4618      	mov	r0, r3
 800a832:	3708      	adds	r7, #8
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a840:	4b03      	ldr	r3, [pc, #12]	@ (800a850 <USBD_static_malloc+0x18>)
}
 800a842:	4618      	mov	r0, r3
 800a844:	370c      	adds	r7, #12
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	20001d8c 	.word	0x20001d8c

0800a854 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]

}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a868:	b480      	push	{r7}
 800a86a:	b085      	sub	sp, #20
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	4603      	mov	r3, r0
 800a870:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a872:	2300      	movs	r3, #0
 800a874:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a876:	79fb      	ldrb	r3, [r7, #7]
 800a878:	2b03      	cmp	r3, #3
 800a87a:	d817      	bhi.n	800a8ac <USBD_Get_USB_Status+0x44>
 800a87c:	a201      	add	r2, pc, #4	@ (adr r2, 800a884 <USBD_Get_USB_Status+0x1c>)
 800a87e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a882:	bf00      	nop
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a89b 	.word	0x0800a89b
 800a88c:	0800a8a1 	.word	0x0800a8a1
 800a890:	0800a8a7 	.word	0x0800a8a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a894:	2300      	movs	r3, #0
 800a896:	73fb      	strb	r3, [r7, #15]
    break;
 800a898:	e00b      	b.n	800a8b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a89a:	2303      	movs	r3, #3
 800a89c:	73fb      	strb	r3, [r7, #15]
    break;
 800a89e:	e008      	b.n	800a8b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	73fb      	strb	r3, [r7, #15]
    break;
 800a8a4:	e005      	b.n	800a8b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a8a6:	2303      	movs	r3, #3
 800a8a8:	73fb      	strb	r3, [r7, #15]
    break;
 800a8aa:	e002      	b.n	800a8b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	73fb      	strb	r3, [r7, #15]
    break;
 800a8b0:	bf00      	nop
  }
  return usb_status;
 800a8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <__assert_func>:
 800a8c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8c2:	4614      	mov	r4, r2
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	4b09      	ldr	r3, [pc, #36]	@ (800a8ec <__assert_func+0x2c>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4605      	mov	r5, r0
 800a8cc:	68d8      	ldr	r0, [r3, #12]
 800a8ce:	b14c      	cbz	r4, 800a8e4 <__assert_func+0x24>
 800a8d0:	4b07      	ldr	r3, [pc, #28]	@ (800a8f0 <__assert_func+0x30>)
 800a8d2:	9100      	str	r1, [sp, #0]
 800a8d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8d8:	4906      	ldr	r1, [pc, #24]	@ (800a8f4 <__assert_func+0x34>)
 800a8da:	462b      	mov	r3, r5
 800a8dc:	f000 fdbe 	bl	800b45c <fiprintf>
 800a8e0:	f000 febf 	bl	800b662 <abort>
 800a8e4:	4b04      	ldr	r3, [pc, #16]	@ (800a8f8 <__assert_func+0x38>)
 800a8e6:	461c      	mov	r4, r3
 800a8e8:	e7f3      	b.n	800a8d2 <__assert_func+0x12>
 800a8ea:	bf00      	nop
 800a8ec:	20000108 	.word	0x20000108
 800a8f0:	0800d2c8 	.word	0x0800d2c8
 800a8f4:	0800d2d5 	.word	0x0800d2d5
 800a8f8:	0800d303 	.word	0x0800d303

0800a8fc <malloc>:
 800a8fc:	4b02      	ldr	r3, [pc, #8]	@ (800a908 <malloc+0xc>)
 800a8fe:	4601      	mov	r1, r0
 800a900:	6818      	ldr	r0, [r3, #0]
 800a902:	f000 b825 	b.w	800a950 <_malloc_r>
 800a906:	bf00      	nop
 800a908:	20000108 	.word	0x20000108

0800a90c <sbrk_aligned>:
 800a90c:	b570      	push	{r4, r5, r6, lr}
 800a90e:	4e0f      	ldr	r6, [pc, #60]	@ (800a94c <sbrk_aligned+0x40>)
 800a910:	460c      	mov	r4, r1
 800a912:	6831      	ldr	r1, [r6, #0]
 800a914:	4605      	mov	r5, r0
 800a916:	b911      	cbnz	r1, 800a91e <sbrk_aligned+0x12>
 800a918:	f000 fe54 	bl	800b5c4 <_sbrk_r>
 800a91c:	6030      	str	r0, [r6, #0]
 800a91e:	4621      	mov	r1, r4
 800a920:	4628      	mov	r0, r5
 800a922:	f000 fe4f 	bl	800b5c4 <_sbrk_r>
 800a926:	1c43      	adds	r3, r0, #1
 800a928:	d103      	bne.n	800a932 <sbrk_aligned+0x26>
 800a92a:	f04f 34ff 	mov.w	r4, #4294967295
 800a92e:	4620      	mov	r0, r4
 800a930:	bd70      	pop	{r4, r5, r6, pc}
 800a932:	1cc4      	adds	r4, r0, #3
 800a934:	f024 0403 	bic.w	r4, r4, #3
 800a938:	42a0      	cmp	r0, r4
 800a93a:	d0f8      	beq.n	800a92e <sbrk_aligned+0x22>
 800a93c:	1a21      	subs	r1, r4, r0
 800a93e:	4628      	mov	r0, r5
 800a940:	f000 fe40 	bl	800b5c4 <_sbrk_r>
 800a944:	3001      	adds	r0, #1
 800a946:	d1f2      	bne.n	800a92e <sbrk_aligned+0x22>
 800a948:	e7ef      	b.n	800a92a <sbrk_aligned+0x1e>
 800a94a:	bf00      	nop
 800a94c:	20001fac 	.word	0x20001fac

0800a950 <_malloc_r>:
 800a950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a954:	1ccd      	adds	r5, r1, #3
 800a956:	f025 0503 	bic.w	r5, r5, #3
 800a95a:	3508      	adds	r5, #8
 800a95c:	2d0c      	cmp	r5, #12
 800a95e:	bf38      	it	cc
 800a960:	250c      	movcc	r5, #12
 800a962:	2d00      	cmp	r5, #0
 800a964:	4606      	mov	r6, r0
 800a966:	db01      	blt.n	800a96c <_malloc_r+0x1c>
 800a968:	42a9      	cmp	r1, r5
 800a96a:	d904      	bls.n	800a976 <_malloc_r+0x26>
 800a96c:	230c      	movs	r3, #12
 800a96e:	6033      	str	r3, [r6, #0]
 800a970:	2000      	movs	r0, #0
 800a972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a976:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa4c <_malloc_r+0xfc>
 800a97a:	f000 f869 	bl	800aa50 <__malloc_lock>
 800a97e:	f8d8 3000 	ldr.w	r3, [r8]
 800a982:	461c      	mov	r4, r3
 800a984:	bb44      	cbnz	r4, 800a9d8 <_malloc_r+0x88>
 800a986:	4629      	mov	r1, r5
 800a988:	4630      	mov	r0, r6
 800a98a:	f7ff ffbf 	bl	800a90c <sbrk_aligned>
 800a98e:	1c43      	adds	r3, r0, #1
 800a990:	4604      	mov	r4, r0
 800a992:	d158      	bne.n	800aa46 <_malloc_r+0xf6>
 800a994:	f8d8 4000 	ldr.w	r4, [r8]
 800a998:	4627      	mov	r7, r4
 800a99a:	2f00      	cmp	r7, #0
 800a99c:	d143      	bne.n	800aa26 <_malloc_r+0xd6>
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d04b      	beq.n	800aa3a <_malloc_r+0xea>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	4639      	mov	r1, r7
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	eb04 0903 	add.w	r9, r4, r3
 800a9ac:	f000 fe0a 	bl	800b5c4 <_sbrk_r>
 800a9b0:	4581      	cmp	r9, r0
 800a9b2:	d142      	bne.n	800aa3a <_malloc_r+0xea>
 800a9b4:	6821      	ldr	r1, [r4, #0]
 800a9b6:	1a6d      	subs	r5, r5, r1
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	f7ff ffa6 	bl	800a90c <sbrk_aligned>
 800a9c0:	3001      	adds	r0, #1
 800a9c2:	d03a      	beq.n	800aa3a <_malloc_r+0xea>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	442b      	add	r3, r5
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	bb62      	cbnz	r2, 800aa2c <_malloc_r+0xdc>
 800a9d2:	f8c8 7000 	str.w	r7, [r8]
 800a9d6:	e00f      	b.n	800a9f8 <_malloc_r+0xa8>
 800a9d8:	6822      	ldr	r2, [r4, #0]
 800a9da:	1b52      	subs	r2, r2, r5
 800a9dc:	d420      	bmi.n	800aa20 <_malloc_r+0xd0>
 800a9de:	2a0b      	cmp	r2, #11
 800a9e0:	d917      	bls.n	800aa12 <_malloc_r+0xc2>
 800a9e2:	1961      	adds	r1, r4, r5
 800a9e4:	42a3      	cmp	r3, r4
 800a9e6:	6025      	str	r5, [r4, #0]
 800a9e8:	bf18      	it	ne
 800a9ea:	6059      	strne	r1, [r3, #4]
 800a9ec:	6863      	ldr	r3, [r4, #4]
 800a9ee:	bf08      	it	eq
 800a9f0:	f8c8 1000 	streq.w	r1, [r8]
 800a9f4:	5162      	str	r2, [r4, r5]
 800a9f6:	604b      	str	r3, [r1, #4]
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f000 f82f 	bl	800aa5c <__malloc_unlock>
 800a9fe:	f104 000b 	add.w	r0, r4, #11
 800aa02:	1d23      	adds	r3, r4, #4
 800aa04:	f020 0007 	bic.w	r0, r0, #7
 800aa08:	1ac2      	subs	r2, r0, r3
 800aa0a:	bf1c      	itt	ne
 800aa0c:	1a1b      	subne	r3, r3, r0
 800aa0e:	50a3      	strne	r3, [r4, r2]
 800aa10:	e7af      	b.n	800a972 <_malloc_r+0x22>
 800aa12:	6862      	ldr	r2, [r4, #4]
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	bf0c      	ite	eq
 800aa18:	f8c8 2000 	streq.w	r2, [r8]
 800aa1c:	605a      	strne	r2, [r3, #4]
 800aa1e:	e7eb      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa20:	4623      	mov	r3, r4
 800aa22:	6864      	ldr	r4, [r4, #4]
 800aa24:	e7ae      	b.n	800a984 <_malloc_r+0x34>
 800aa26:	463c      	mov	r4, r7
 800aa28:	687f      	ldr	r7, [r7, #4]
 800aa2a:	e7b6      	b.n	800a99a <_malloc_r+0x4a>
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	d1fb      	bne.n	800aa2c <_malloc_r+0xdc>
 800aa34:	2300      	movs	r3, #0
 800aa36:	6053      	str	r3, [r2, #4]
 800aa38:	e7de      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa3a:	230c      	movs	r3, #12
 800aa3c:	6033      	str	r3, [r6, #0]
 800aa3e:	4630      	mov	r0, r6
 800aa40:	f000 f80c 	bl	800aa5c <__malloc_unlock>
 800aa44:	e794      	b.n	800a970 <_malloc_r+0x20>
 800aa46:	6005      	str	r5, [r0, #0]
 800aa48:	e7d6      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa4a:	bf00      	nop
 800aa4c:	20001fb0 	.word	0x20001fb0

0800aa50 <__malloc_lock>:
 800aa50:	4801      	ldr	r0, [pc, #4]	@ (800aa58 <__malloc_lock+0x8>)
 800aa52:	f000 be04 	b.w	800b65e <__retarget_lock_acquire_recursive>
 800aa56:	bf00      	nop
 800aa58:	200020f4 	.word	0x200020f4

0800aa5c <__malloc_unlock>:
 800aa5c:	4801      	ldr	r0, [pc, #4]	@ (800aa64 <__malloc_unlock+0x8>)
 800aa5e:	f000 bdff 	b.w	800b660 <__retarget_lock_release_recursive>
 800aa62:	bf00      	nop
 800aa64:	200020f4 	.word	0x200020f4

0800aa68 <__cvt>:
 800aa68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa6c:	ec57 6b10 	vmov	r6, r7, d0
 800aa70:	2f00      	cmp	r7, #0
 800aa72:	460c      	mov	r4, r1
 800aa74:	4619      	mov	r1, r3
 800aa76:	463b      	mov	r3, r7
 800aa78:	bfbb      	ittet	lt
 800aa7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aa7e:	461f      	movlt	r7, r3
 800aa80:	2300      	movge	r3, #0
 800aa82:	232d      	movlt	r3, #45	@ 0x2d
 800aa84:	700b      	strb	r3, [r1, #0]
 800aa86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa8c:	4691      	mov	r9, r2
 800aa8e:	f023 0820 	bic.w	r8, r3, #32
 800aa92:	bfbc      	itt	lt
 800aa94:	4632      	movlt	r2, r6
 800aa96:	4616      	movlt	r6, r2
 800aa98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa9c:	d005      	beq.n	800aaaa <__cvt+0x42>
 800aa9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aaa2:	d100      	bne.n	800aaa6 <__cvt+0x3e>
 800aaa4:	3401      	adds	r4, #1
 800aaa6:	2102      	movs	r1, #2
 800aaa8:	e000      	b.n	800aaac <__cvt+0x44>
 800aaaa:	2103      	movs	r1, #3
 800aaac:	ab03      	add	r3, sp, #12
 800aaae:	9301      	str	r3, [sp, #4]
 800aab0:	ab02      	add	r3, sp, #8
 800aab2:	9300      	str	r3, [sp, #0]
 800aab4:	ec47 6b10 	vmov	d0, r6, r7
 800aab8:	4653      	mov	r3, sl
 800aaba:	4622      	mov	r2, r4
 800aabc:	f000 fe60 	bl	800b780 <_dtoa_r>
 800aac0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aac4:	4605      	mov	r5, r0
 800aac6:	d119      	bne.n	800aafc <__cvt+0x94>
 800aac8:	f019 0f01 	tst.w	r9, #1
 800aacc:	d00e      	beq.n	800aaec <__cvt+0x84>
 800aace:	eb00 0904 	add.w	r9, r0, r4
 800aad2:	2200      	movs	r2, #0
 800aad4:	2300      	movs	r3, #0
 800aad6:	4630      	mov	r0, r6
 800aad8:	4639      	mov	r1, r7
 800aada:	f7f5 fff5 	bl	8000ac8 <__aeabi_dcmpeq>
 800aade:	b108      	cbz	r0, 800aae4 <__cvt+0x7c>
 800aae0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aae4:	2230      	movs	r2, #48	@ 0x30
 800aae6:	9b03      	ldr	r3, [sp, #12]
 800aae8:	454b      	cmp	r3, r9
 800aaea:	d31e      	bcc.n	800ab2a <__cvt+0xc2>
 800aaec:	9b03      	ldr	r3, [sp, #12]
 800aaee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aaf0:	1b5b      	subs	r3, r3, r5
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	6013      	str	r3, [r2, #0]
 800aaf6:	b004      	add	sp, #16
 800aaf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab00:	eb00 0904 	add.w	r9, r0, r4
 800ab04:	d1e5      	bne.n	800aad2 <__cvt+0x6a>
 800ab06:	7803      	ldrb	r3, [r0, #0]
 800ab08:	2b30      	cmp	r3, #48	@ 0x30
 800ab0a:	d10a      	bne.n	800ab22 <__cvt+0xba>
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2300      	movs	r3, #0
 800ab10:	4630      	mov	r0, r6
 800ab12:	4639      	mov	r1, r7
 800ab14:	f7f5 ffd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab18:	b918      	cbnz	r0, 800ab22 <__cvt+0xba>
 800ab1a:	f1c4 0401 	rsb	r4, r4, #1
 800ab1e:	f8ca 4000 	str.w	r4, [sl]
 800ab22:	f8da 3000 	ldr.w	r3, [sl]
 800ab26:	4499      	add	r9, r3
 800ab28:	e7d3      	b.n	800aad2 <__cvt+0x6a>
 800ab2a:	1c59      	adds	r1, r3, #1
 800ab2c:	9103      	str	r1, [sp, #12]
 800ab2e:	701a      	strb	r2, [r3, #0]
 800ab30:	e7d9      	b.n	800aae6 <__cvt+0x7e>

0800ab32 <__exponent>:
 800ab32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab34:	2900      	cmp	r1, #0
 800ab36:	bfba      	itte	lt
 800ab38:	4249      	neglt	r1, r1
 800ab3a:	232d      	movlt	r3, #45	@ 0x2d
 800ab3c:	232b      	movge	r3, #43	@ 0x2b
 800ab3e:	2909      	cmp	r1, #9
 800ab40:	7002      	strb	r2, [r0, #0]
 800ab42:	7043      	strb	r3, [r0, #1]
 800ab44:	dd29      	ble.n	800ab9a <__exponent+0x68>
 800ab46:	f10d 0307 	add.w	r3, sp, #7
 800ab4a:	461d      	mov	r5, r3
 800ab4c:	270a      	movs	r7, #10
 800ab4e:	461a      	mov	r2, r3
 800ab50:	fbb1 f6f7 	udiv	r6, r1, r7
 800ab54:	fb07 1416 	mls	r4, r7, r6, r1
 800ab58:	3430      	adds	r4, #48	@ 0x30
 800ab5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ab5e:	460c      	mov	r4, r1
 800ab60:	2c63      	cmp	r4, #99	@ 0x63
 800ab62:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab66:	4631      	mov	r1, r6
 800ab68:	dcf1      	bgt.n	800ab4e <__exponent+0x1c>
 800ab6a:	3130      	adds	r1, #48	@ 0x30
 800ab6c:	1e94      	subs	r4, r2, #2
 800ab6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ab72:	1c41      	adds	r1, r0, #1
 800ab74:	4623      	mov	r3, r4
 800ab76:	42ab      	cmp	r3, r5
 800ab78:	d30a      	bcc.n	800ab90 <__exponent+0x5e>
 800ab7a:	f10d 0309 	add.w	r3, sp, #9
 800ab7e:	1a9b      	subs	r3, r3, r2
 800ab80:	42ac      	cmp	r4, r5
 800ab82:	bf88      	it	hi
 800ab84:	2300      	movhi	r3, #0
 800ab86:	3302      	adds	r3, #2
 800ab88:	4403      	add	r3, r0
 800ab8a:	1a18      	subs	r0, r3, r0
 800ab8c:	b003      	add	sp, #12
 800ab8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab90:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab94:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab98:	e7ed      	b.n	800ab76 <__exponent+0x44>
 800ab9a:	2330      	movs	r3, #48	@ 0x30
 800ab9c:	3130      	adds	r1, #48	@ 0x30
 800ab9e:	7083      	strb	r3, [r0, #2]
 800aba0:	70c1      	strb	r1, [r0, #3]
 800aba2:	1d03      	adds	r3, r0, #4
 800aba4:	e7f1      	b.n	800ab8a <__exponent+0x58>
	...

0800aba8 <_printf_float>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	b08d      	sub	sp, #52	@ 0x34
 800abae:	460c      	mov	r4, r1
 800abb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800abb4:	4616      	mov	r6, r2
 800abb6:	461f      	mov	r7, r3
 800abb8:	4605      	mov	r5, r0
 800abba:	f000 fccb 	bl	800b554 <_localeconv_r>
 800abbe:	6803      	ldr	r3, [r0, #0]
 800abc0:	9304      	str	r3, [sp, #16]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7f5 fb54 	bl	8000270 <strlen>
 800abc8:	2300      	movs	r3, #0
 800abca:	930a      	str	r3, [sp, #40]	@ 0x28
 800abcc:	f8d8 3000 	ldr.w	r3, [r8]
 800abd0:	9005      	str	r0, [sp, #20]
 800abd2:	3307      	adds	r3, #7
 800abd4:	f023 0307 	bic.w	r3, r3, #7
 800abd8:	f103 0208 	add.w	r2, r3, #8
 800abdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800abe0:	f8d4 b000 	ldr.w	fp, [r4]
 800abe4:	f8c8 2000 	str.w	r2, [r8]
 800abe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800abf0:	9307      	str	r3, [sp, #28]
 800abf2:	f8cd 8018 	str.w	r8, [sp, #24]
 800abf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800abfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abfe:	4b9c      	ldr	r3, [pc, #624]	@ (800ae70 <_printf_float+0x2c8>)
 800ac00:	f04f 32ff 	mov.w	r2, #4294967295
 800ac04:	f7f5 ff92 	bl	8000b2c <__aeabi_dcmpun>
 800ac08:	bb70      	cbnz	r0, 800ac68 <_printf_float+0xc0>
 800ac0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac0e:	4b98      	ldr	r3, [pc, #608]	@ (800ae70 <_printf_float+0x2c8>)
 800ac10:	f04f 32ff 	mov.w	r2, #4294967295
 800ac14:	f7f5 ff6c 	bl	8000af0 <__aeabi_dcmple>
 800ac18:	bb30      	cbnz	r0, 800ac68 <_printf_float+0xc0>
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	4640      	mov	r0, r8
 800ac20:	4649      	mov	r1, r9
 800ac22:	f7f5 ff5b 	bl	8000adc <__aeabi_dcmplt>
 800ac26:	b110      	cbz	r0, 800ac2e <_printf_float+0x86>
 800ac28:	232d      	movs	r3, #45	@ 0x2d
 800ac2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac2e:	4a91      	ldr	r2, [pc, #580]	@ (800ae74 <_printf_float+0x2cc>)
 800ac30:	4b91      	ldr	r3, [pc, #580]	@ (800ae78 <_printf_float+0x2d0>)
 800ac32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ac36:	bf8c      	ite	hi
 800ac38:	4690      	movhi	r8, r2
 800ac3a:	4698      	movls	r8, r3
 800ac3c:	2303      	movs	r3, #3
 800ac3e:	6123      	str	r3, [r4, #16]
 800ac40:	f02b 0304 	bic.w	r3, fp, #4
 800ac44:	6023      	str	r3, [r4, #0]
 800ac46:	f04f 0900 	mov.w	r9, #0
 800ac4a:	9700      	str	r7, [sp, #0]
 800ac4c:	4633      	mov	r3, r6
 800ac4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ac50:	4621      	mov	r1, r4
 800ac52:	4628      	mov	r0, r5
 800ac54:	f000 f9d2 	bl	800affc <_printf_common>
 800ac58:	3001      	adds	r0, #1
 800ac5a:	f040 808d 	bne.w	800ad78 <_printf_float+0x1d0>
 800ac5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac62:	b00d      	add	sp, #52	@ 0x34
 800ac64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac68:	4642      	mov	r2, r8
 800ac6a:	464b      	mov	r3, r9
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	f7f5 ff5c 	bl	8000b2c <__aeabi_dcmpun>
 800ac74:	b140      	cbz	r0, 800ac88 <_printf_float+0xe0>
 800ac76:	464b      	mov	r3, r9
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	bfbc      	itt	lt
 800ac7c:	232d      	movlt	r3, #45	@ 0x2d
 800ac7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ac82:	4a7e      	ldr	r2, [pc, #504]	@ (800ae7c <_printf_float+0x2d4>)
 800ac84:	4b7e      	ldr	r3, [pc, #504]	@ (800ae80 <_printf_float+0x2d8>)
 800ac86:	e7d4      	b.n	800ac32 <_printf_float+0x8a>
 800ac88:	6863      	ldr	r3, [r4, #4]
 800ac8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac8e:	9206      	str	r2, [sp, #24]
 800ac90:	1c5a      	adds	r2, r3, #1
 800ac92:	d13b      	bne.n	800ad0c <_printf_float+0x164>
 800ac94:	2306      	movs	r3, #6
 800ac96:	6063      	str	r3, [r4, #4]
 800ac98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	6022      	str	r2, [r4, #0]
 800aca0:	9303      	str	r3, [sp, #12]
 800aca2:	ab0a      	add	r3, sp, #40	@ 0x28
 800aca4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800aca8:	ab09      	add	r3, sp, #36	@ 0x24
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	6861      	ldr	r1, [r4, #4]
 800acae:	ec49 8b10 	vmov	d0, r8, r9
 800acb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800acb6:	4628      	mov	r0, r5
 800acb8:	f7ff fed6 	bl	800aa68 <__cvt>
 800acbc:	9b06      	ldr	r3, [sp, #24]
 800acbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800acc0:	2b47      	cmp	r3, #71	@ 0x47
 800acc2:	4680      	mov	r8, r0
 800acc4:	d129      	bne.n	800ad1a <_printf_float+0x172>
 800acc6:	1cc8      	adds	r0, r1, #3
 800acc8:	db02      	blt.n	800acd0 <_printf_float+0x128>
 800acca:	6863      	ldr	r3, [r4, #4]
 800accc:	4299      	cmp	r1, r3
 800acce:	dd41      	ble.n	800ad54 <_printf_float+0x1ac>
 800acd0:	f1aa 0a02 	sub.w	sl, sl, #2
 800acd4:	fa5f fa8a 	uxtb.w	sl, sl
 800acd8:	3901      	subs	r1, #1
 800acda:	4652      	mov	r2, sl
 800acdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ace0:	9109      	str	r1, [sp, #36]	@ 0x24
 800ace2:	f7ff ff26 	bl	800ab32 <__exponent>
 800ace6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ace8:	1813      	adds	r3, r2, r0
 800acea:	2a01      	cmp	r2, #1
 800acec:	4681      	mov	r9, r0
 800acee:	6123      	str	r3, [r4, #16]
 800acf0:	dc02      	bgt.n	800acf8 <_printf_float+0x150>
 800acf2:	6822      	ldr	r2, [r4, #0]
 800acf4:	07d2      	lsls	r2, r2, #31
 800acf6:	d501      	bpl.n	800acfc <_printf_float+0x154>
 800acf8:	3301      	adds	r3, #1
 800acfa:	6123      	str	r3, [r4, #16]
 800acfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d0a2      	beq.n	800ac4a <_printf_float+0xa2>
 800ad04:	232d      	movs	r3, #45	@ 0x2d
 800ad06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad0a:	e79e      	b.n	800ac4a <_printf_float+0xa2>
 800ad0c:	9a06      	ldr	r2, [sp, #24]
 800ad0e:	2a47      	cmp	r2, #71	@ 0x47
 800ad10:	d1c2      	bne.n	800ac98 <_printf_float+0xf0>
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d1c0      	bne.n	800ac98 <_printf_float+0xf0>
 800ad16:	2301      	movs	r3, #1
 800ad18:	e7bd      	b.n	800ac96 <_printf_float+0xee>
 800ad1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad1e:	d9db      	bls.n	800acd8 <_printf_float+0x130>
 800ad20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ad24:	d118      	bne.n	800ad58 <_printf_float+0x1b0>
 800ad26:	2900      	cmp	r1, #0
 800ad28:	6863      	ldr	r3, [r4, #4]
 800ad2a:	dd0b      	ble.n	800ad44 <_printf_float+0x19c>
 800ad2c:	6121      	str	r1, [r4, #16]
 800ad2e:	b913      	cbnz	r3, 800ad36 <_printf_float+0x18e>
 800ad30:	6822      	ldr	r2, [r4, #0]
 800ad32:	07d0      	lsls	r0, r2, #31
 800ad34:	d502      	bpl.n	800ad3c <_printf_float+0x194>
 800ad36:	3301      	adds	r3, #1
 800ad38:	440b      	add	r3, r1
 800ad3a:	6123      	str	r3, [r4, #16]
 800ad3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad3e:	f04f 0900 	mov.w	r9, #0
 800ad42:	e7db      	b.n	800acfc <_printf_float+0x154>
 800ad44:	b913      	cbnz	r3, 800ad4c <_printf_float+0x1a4>
 800ad46:	6822      	ldr	r2, [r4, #0]
 800ad48:	07d2      	lsls	r2, r2, #31
 800ad4a:	d501      	bpl.n	800ad50 <_printf_float+0x1a8>
 800ad4c:	3302      	adds	r3, #2
 800ad4e:	e7f4      	b.n	800ad3a <_printf_float+0x192>
 800ad50:	2301      	movs	r3, #1
 800ad52:	e7f2      	b.n	800ad3a <_printf_float+0x192>
 800ad54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ad58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad5a:	4299      	cmp	r1, r3
 800ad5c:	db05      	blt.n	800ad6a <_printf_float+0x1c2>
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	6121      	str	r1, [r4, #16]
 800ad62:	07d8      	lsls	r0, r3, #31
 800ad64:	d5ea      	bpl.n	800ad3c <_printf_float+0x194>
 800ad66:	1c4b      	adds	r3, r1, #1
 800ad68:	e7e7      	b.n	800ad3a <_printf_float+0x192>
 800ad6a:	2900      	cmp	r1, #0
 800ad6c:	bfd4      	ite	le
 800ad6e:	f1c1 0202 	rsble	r2, r1, #2
 800ad72:	2201      	movgt	r2, #1
 800ad74:	4413      	add	r3, r2
 800ad76:	e7e0      	b.n	800ad3a <_printf_float+0x192>
 800ad78:	6823      	ldr	r3, [r4, #0]
 800ad7a:	055a      	lsls	r2, r3, #21
 800ad7c:	d407      	bmi.n	800ad8e <_printf_float+0x1e6>
 800ad7e:	6923      	ldr	r3, [r4, #16]
 800ad80:	4642      	mov	r2, r8
 800ad82:	4631      	mov	r1, r6
 800ad84:	4628      	mov	r0, r5
 800ad86:	47b8      	blx	r7
 800ad88:	3001      	adds	r0, #1
 800ad8a:	d12b      	bne.n	800ade4 <_printf_float+0x23c>
 800ad8c:	e767      	b.n	800ac5e <_printf_float+0xb6>
 800ad8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad92:	f240 80dd 	bls.w	800af50 <_printf_float+0x3a8>
 800ad96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	f7f5 fe93 	bl	8000ac8 <__aeabi_dcmpeq>
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d033      	beq.n	800ae0e <_printf_float+0x266>
 800ada6:	4a37      	ldr	r2, [pc, #220]	@ (800ae84 <_printf_float+0x2dc>)
 800ada8:	2301      	movs	r3, #1
 800adaa:	4631      	mov	r1, r6
 800adac:	4628      	mov	r0, r5
 800adae:	47b8      	blx	r7
 800adb0:	3001      	adds	r0, #1
 800adb2:	f43f af54 	beq.w	800ac5e <_printf_float+0xb6>
 800adb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800adba:	4543      	cmp	r3, r8
 800adbc:	db02      	blt.n	800adc4 <_printf_float+0x21c>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	07d8      	lsls	r0, r3, #31
 800adc2:	d50f      	bpl.n	800ade4 <_printf_float+0x23c>
 800adc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adc8:	4631      	mov	r1, r6
 800adca:	4628      	mov	r0, r5
 800adcc:	47b8      	blx	r7
 800adce:	3001      	adds	r0, #1
 800add0:	f43f af45 	beq.w	800ac5e <_printf_float+0xb6>
 800add4:	f04f 0900 	mov.w	r9, #0
 800add8:	f108 38ff 	add.w	r8, r8, #4294967295
 800addc:	f104 0a1a 	add.w	sl, r4, #26
 800ade0:	45c8      	cmp	r8, r9
 800ade2:	dc09      	bgt.n	800adf8 <_printf_float+0x250>
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	079b      	lsls	r3, r3, #30
 800ade8:	f100 8103 	bmi.w	800aff2 <_printf_float+0x44a>
 800adec:	68e0      	ldr	r0, [r4, #12]
 800adee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adf0:	4298      	cmp	r0, r3
 800adf2:	bfb8      	it	lt
 800adf4:	4618      	movlt	r0, r3
 800adf6:	e734      	b.n	800ac62 <_printf_float+0xba>
 800adf8:	2301      	movs	r3, #1
 800adfa:	4652      	mov	r2, sl
 800adfc:	4631      	mov	r1, r6
 800adfe:	4628      	mov	r0, r5
 800ae00:	47b8      	blx	r7
 800ae02:	3001      	adds	r0, #1
 800ae04:	f43f af2b 	beq.w	800ac5e <_printf_float+0xb6>
 800ae08:	f109 0901 	add.w	r9, r9, #1
 800ae0c:	e7e8      	b.n	800ade0 <_printf_float+0x238>
 800ae0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	dc39      	bgt.n	800ae88 <_printf_float+0x2e0>
 800ae14:	4a1b      	ldr	r2, [pc, #108]	@ (800ae84 <_printf_float+0x2dc>)
 800ae16:	2301      	movs	r3, #1
 800ae18:	4631      	mov	r1, r6
 800ae1a:	4628      	mov	r0, r5
 800ae1c:	47b8      	blx	r7
 800ae1e:	3001      	adds	r0, #1
 800ae20:	f43f af1d 	beq.w	800ac5e <_printf_float+0xb6>
 800ae24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ae28:	ea59 0303 	orrs.w	r3, r9, r3
 800ae2c:	d102      	bne.n	800ae34 <_printf_float+0x28c>
 800ae2e:	6823      	ldr	r3, [r4, #0]
 800ae30:	07d9      	lsls	r1, r3, #31
 800ae32:	d5d7      	bpl.n	800ade4 <_printf_float+0x23c>
 800ae34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae38:	4631      	mov	r1, r6
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	47b8      	blx	r7
 800ae3e:	3001      	adds	r0, #1
 800ae40:	f43f af0d 	beq.w	800ac5e <_printf_float+0xb6>
 800ae44:	f04f 0a00 	mov.w	sl, #0
 800ae48:	f104 0b1a 	add.w	fp, r4, #26
 800ae4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae4e:	425b      	negs	r3, r3
 800ae50:	4553      	cmp	r3, sl
 800ae52:	dc01      	bgt.n	800ae58 <_printf_float+0x2b0>
 800ae54:	464b      	mov	r3, r9
 800ae56:	e793      	b.n	800ad80 <_printf_float+0x1d8>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	465a      	mov	r2, fp
 800ae5c:	4631      	mov	r1, r6
 800ae5e:	4628      	mov	r0, r5
 800ae60:	47b8      	blx	r7
 800ae62:	3001      	adds	r0, #1
 800ae64:	f43f aefb 	beq.w	800ac5e <_printf_float+0xb6>
 800ae68:	f10a 0a01 	add.w	sl, sl, #1
 800ae6c:	e7ee      	b.n	800ae4c <_printf_float+0x2a4>
 800ae6e:	bf00      	nop
 800ae70:	7fefffff 	.word	0x7fefffff
 800ae74:	0800d308 	.word	0x0800d308
 800ae78:	0800d304 	.word	0x0800d304
 800ae7c:	0800d310 	.word	0x0800d310
 800ae80:	0800d30c 	.word	0x0800d30c
 800ae84:	0800d314 	.word	0x0800d314
 800ae88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae8e:	4553      	cmp	r3, sl
 800ae90:	bfa8      	it	ge
 800ae92:	4653      	movge	r3, sl
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	4699      	mov	r9, r3
 800ae98:	dc36      	bgt.n	800af08 <_printf_float+0x360>
 800ae9a:	f04f 0b00 	mov.w	fp, #0
 800ae9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aea2:	f104 021a 	add.w	r2, r4, #26
 800aea6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aea8:	9306      	str	r3, [sp, #24]
 800aeaa:	eba3 0309 	sub.w	r3, r3, r9
 800aeae:	455b      	cmp	r3, fp
 800aeb0:	dc31      	bgt.n	800af16 <_printf_float+0x36e>
 800aeb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb4:	459a      	cmp	sl, r3
 800aeb6:	dc3a      	bgt.n	800af2e <_printf_float+0x386>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	07da      	lsls	r2, r3, #31
 800aebc:	d437      	bmi.n	800af2e <_printf_float+0x386>
 800aebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec0:	ebaa 0903 	sub.w	r9, sl, r3
 800aec4:	9b06      	ldr	r3, [sp, #24]
 800aec6:	ebaa 0303 	sub.w	r3, sl, r3
 800aeca:	4599      	cmp	r9, r3
 800aecc:	bfa8      	it	ge
 800aece:	4699      	movge	r9, r3
 800aed0:	f1b9 0f00 	cmp.w	r9, #0
 800aed4:	dc33      	bgt.n	800af3e <_printf_float+0x396>
 800aed6:	f04f 0800 	mov.w	r8, #0
 800aeda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aede:	f104 0b1a 	add.w	fp, r4, #26
 800aee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee4:	ebaa 0303 	sub.w	r3, sl, r3
 800aee8:	eba3 0309 	sub.w	r3, r3, r9
 800aeec:	4543      	cmp	r3, r8
 800aeee:	f77f af79 	ble.w	800ade4 <_printf_float+0x23c>
 800aef2:	2301      	movs	r3, #1
 800aef4:	465a      	mov	r2, fp
 800aef6:	4631      	mov	r1, r6
 800aef8:	4628      	mov	r0, r5
 800aefa:	47b8      	blx	r7
 800aefc:	3001      	adds	r0, #1
 800aefe:	f43f aeae 	beq.w	800ac5e <_printf_float+0xb6>
 800af02:	f108 0801 	add.w	r8, r8, #1
 800af06:	e7ec      	b.n	800aee2 <_printf_float+0x33a>
 800af08:	4642      	mov	r2, r8
 800af0a:	4631      	mov	r1, r6
 800af0c:	4628      	mov	r0, r5
 800af0e:	47b8      	blx	r7
 800af10:	3001      	adds	r0, #1
 800af12:	d1c2      	bne.n	800ae9a <_printf_float+0x2f2>
 800af14:	e6a3      	b.n	800ac5e <_printf_float+0xb6>
 800af16:	2301      	movs	r3, #1
 800af18:	4631      	mov	r1, r6
 800af1a:	4628      	mov	r0, r5
 800af1c:	9206      	str	r2, [sp, #24]
 800af1e:	47b8      	blx	r7
 800af20:	3001      	adds	r0, #1
 800af22:	f43f ae9c 	beq.w	800ac5e <_printf_float+0xb6>
 800af26:	9a06      	ldr	r2, [sp, #24]
 800af28:	f10b 0b01 	add.w	fp, fp, #1
 800af2c:	e7bb      	b.n	800aea6 <_printf_float+0x2fe>
 800af2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af32:	4631      	mov	r1, r6
 800af34:	4628      	mov	r0, r5
 800af36:	47b8      	blx	r7
 800af38:	3001      	adds	r0, #1
 800af3a:	d1c0      	bne.n	800aebe <_printf_float+0x316>
 800af3c:	e68f      	b.n	800ac5e <_printf_float+0xb6>
 800af3e:	9a06      	ldr	r2, [sp, #24]
 800af40:	464b      	mov	r3, r9
 800af42:	4442      	add	r2, r8
 800af44:	4631      	mov	r1, r6
 800af46:	4628      	mov	r0, r5
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	d1c3      	bne.n	800aed6 <_printf_float+0x32e>
 800af4e:	e686      	b.n	800ac5e <_printf_float+0xb6>
 800af50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af54:	f1ba 0f01 	cmp.w	sl, #1
 800af58:	dc01      	bgt.n	800af5e <_printf_float+0x3b6>
 800af5a:	07db      	lsls	r3, r3, #31
 800af5c:	d536      	bpl.n	800afcc <_printf_float+0x424>
 800af5e:	2301      	movs	r3, #1
 800af60:	4642      	mov	r2, r8
 800af62:	4631      	mov	r1, r6
 800af64:	4628      	mov	r0, r5
 800af66:	47b8      	blx	r7
 800af68:	3001      	adds	r0, #1
 800af6a:	f43f ae78 	beq.w	800ac5e <_printf_float+0xb6>
 800af6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af72:	4631      	mov	r1, r6
 800af74:	4628      	mov	r0, r5
 800af76:	47b8      	blx	r7
 800af78:	3001      	adds	r0, #1
 800af7a:	f43f ae70 	beq.w	800ac5e <_printf_float+0xb6>
 800af7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af82:	2200      	movs	r2, #0
 800af84:	2300      	movs	r3, #0
 800af86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af8a:	f7f5 fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800af8e:	b9c0      	cbnz	r0, 800afc2 <_printf_float+0x41a>
 800af90:	4653      	mov	r3, sl
 800af92:	f108 0201 	add.w	r2, r8, #1
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	47b8      	blx	r7
 800af9c:	3001      	adds	r0, #1
 800af9e:	d10c      	bne.n	800afba <_printf_float+0x412>
 800afa0:	e65d      	b.n	800ac5e <_printf_float+0xb6>
 800afa2:	2301      	movs	r3, #1
 800afa4:	465a      	mov	r2, fp
 800afa6:	4631      	mov	r1, r6
 800afa8:	4628      	mov	r0, r5
 800afaa:	47b8      	blx	r7
 800afac:	3001      	adds	r0, #1
 800afae:	f43f ae56 	beq.w	800ac5e <_printf_float+0xb6>
 800afb2:	f108 0801 	add.w	r8, r8, #1
 800afb6:	45d0      	cmp	r8, sl
 800afb8:	dbf3      	blt.n	800afa2 <_printf_float+0x3fa>
 800afba:	464b      	mov	r3, r9
 800afbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800afc0:	e6df      	b.n	800ad82 <_printf_float+0x1da>
 800afc2:	f04f 0800 	mov.w	r8, #0
 800afc6:	f104 0b1a 	add.w	fp, r4, #26
 800afca:	e7f4      	b.n	800afb6 <_printf_float+0x40e>
 800afcc:	2301      	movs	r3, #1
 800afce:	4642      	mov	r2, r8
 800afd0:	e7e1      	b.n	800af96 <_printf_float+0x3ee>
 800afd2:	2301      	movs	r3, #1
 800afd4:	464a      	mov	r2, r9
 800afd6:	4631      	mov	r1, r6
 800afd8:	4628      	mov	r0, r5
 800afda:	47b8      	blx	r7
 800afdc:	3001      	adds	r0, #1
 800afde:	f43f ae3e 	beq.w	800ac5e <_printf_float+0xb6>
 800afe2:	f108 0801 	add.w	r8, r8, #1
 800afe6:	68e3      	ldr	r3, [r4, #12]
 800afe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afea:	1a5b      	subs	r3, r3, r1
 800afec:	4543      	cmp	r3, r8
 800afee:	dcf0      	bgt.n	800afd2 <_printf_float+0x42a>
 800aff0:	e6fc      	b.n	800adec <_printf_float+0x244>
 800aff2:	f04f 0800 	mov.w	r8, #0
 800aff6:	f104 0919 	add.w	r9, r4, #25
 800affa:	e7f4      	b.n	800afe6 <_printf_float+0x43e>

0800affc <_printf_common>:
 800affc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b000:	4616      	mov	r6, r2
 800b002:	4698      	mov	r8, r3
 800b004:	688a      	ldr	r2, [r1, #8]
 800b006:	690b      	ldr	r3, [r1, #16]
 800b008:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b00c:	4293      	cmp	r3, r2
 800b00e:	bfb8      	it	lt
 800b010:	4613      	movlt	r3, r2
 800b012:	6033      	str	r3, [r6, #0]
 800b014:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b018:	4607      	mov	r7, r0
 800b01a:	460c      	mov	r4, r1
 800b01c:	b10a      	cbz	r2, 800b022 <_printf_common+0x26>
 800b01e:	3301      	adds	r3, #1
 800b020:	6033      	str	r3, [r6, #0]
 800b022:	6823      	ldr	r3, [r4, #0]
 800b024:	0699      	lsls	r1, r3, #26
 800b026:	bf42      	ittt	mi
 800b028:	6833      	ldrmi	r3, [r6, #0]
 800b02a:	3302      	addmi	r3, #2
 800b02c:	6033      	strmi	r3, [r6, #0]
 800b02e:	6825      	ldr	r5, [r4, #0]
 800b030:	f015 0506 	ands.w	r5, r5, #6
 800b034:	d106      	bne.n	800b044 <_printf_common+0x48>
 800b036:	f104 0a19 	add.w	sl, r4, #25
 800b03a:	68e3      	ldr	r3, [r4, #12]
 800b03c:	6832      	ldr	r2, [r6, #0]
 800b03e:	1a9b      	subs	r3, r3, r2
 800b040:	42ab      	cmp	r3, r5
 800b042:	dc26      	bgt.n	800b092 <_printf_common+0x96>
 800b044:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b048:	6822      	ldr	r2, [r4, #0]
 800b04a:	3b00      	subs	r3, #0
 800b04c:	bf18      	it	ne
 800b04e:	2301      	movne	r3, #1
 800b050:	0692      	lsls	r2, r2, #26
 800b052:	d42b      	bmi.n	800b0ac <_printf_common+0xb0>
 800b054:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b058:	4641      	mov	r1, r8
 800b05a:	4638      	mov	r0, r7
 800b05c:	47c8      	blx	r9
 800b05e:	3001      	adds	r0, #1
 800b060:	d01e      	beq.n	800b0a0 <_printf_common+0xa4>
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	6922      	ldr	r2, [r4, #16]
 800b066:	f003 0306 	and.w	r3, r3, #6
 800b06a:	2b04      	cmp	r3, #4
 800b06c:	bf02      	ittt	eq
 800b06e:	68e5      	ldreq	r5, [r4, #12]
 800b070:	6833      	ldreq	r3, [r6, #0]
 800b072:	1aed      	subeq	r5, r5, r3
 800b074:	68a3      	ldr	r3, [r4, #8]
 800b076:	bf0c      	ite	eq
 800b078:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b07c:	2500      	movne	r5, #0
 800b07e:	4293      	cmp	r3, r2
 800b080:	bfc4      	itt	gt
 800b082:	1a9b      	subgt	r3, r3, r2
 800b084:	18ed      	addgt	r5, r5, r3
 800b086:	2600      	movs	r6, #0
 800b088:	341a      	adds	r4, #26
 800b08a:	42b5      	cmp	r5, r6
 800b08c:	d11a      	bne.n	800b0c4 <_printf_common+0xc8>
 800b08e:	2000      	movs	r0, #0
 800b090:	e008      	b.n	800b0a4 <_printf_common+0xa8>
 800b092:	2301      	movs	r3, #1
 800b094:	4652      	mov	r2, sl
 800b096:	4641      	mov	r1, r8
 800b098:	4638      	mov	r0, r7
 800b09a:	47c8      	blx	r9
 800b09c:	3001      	adds	r0, #1
 800b09e:	d103      	bne.n	800b0a8 <_printf_common+0xac>
 800b0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0a8:	3501      	adds	r5, #1
 800b0aa:	e7c6      	b.n	800b03a <_printf_common+0x3e>
 800b0ac:	18e1      	adds	r1, r4, r3
 800b0ae:	1c5a      	adds	r2, r3, #1
 800b0b0:	2030      	movs	r0, #48	@ 0x30
 800b0b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b0b6:	4422      	add	r2, r4
 800b0b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b0bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b0c0:	3302      	adds	r3, #2
 800b0c2:	e7c7      	b.n	800b054 <_printf_common+0x58>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	4622      	mov	r2, r4
 800b0c8:	4641      	mov	r1, r8
 800b0ca:	4638      	mov	r0, r7
 800b0cc:	47c8      	blx	r9
 800b0ce:	3001      	adds	r0, #1
 800b0d0:	d0e6      	beq.n	800b0a0 <_printf_common+0xa4>
 800b0d2:	3601      	adds	r6, #1
 800b0d4:	e7d9      	b.n	800b08a <_printf_common+0x8e>
	...

0800b0d8 <_printf_i>:
 800b0d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0dc:	7e0f      	ldrb	r7, [r1, #24]
 800b0de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0e0:	2f78      	cmp	r7, #120	@ 0x78
 800b0e2:	4691      	mov	r9, r2
 800b0e4:	4680      	mov	r8, r0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	469a      	mov	sl, r3
 800b0ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0ee:	d807      	bhi.n	800b100 <_printf_i+0x28>
 800b0f0:	2f62      	cmp	r7, #98	@ 0x62
 800b0f2:	d80a      	bhi.n	800b10a <_printf_i+0x32>
 800b0f4:	2f00      	cmp	r7, #0
 800b0f6:	f000 80d1 	beq.w	800b29c <_printf_i+0x1c4>
 800b0fa:	2f58      	cmp	r7, #88	@ 0x58
 800b0fc:	f000 80b8 	beq.w	800b270 <_printf_i+0x198>
 800b100:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b104:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b108:	e03a      	b.n	800b180 <_printf_i+0xa8>
 800b10a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b10e:	2b15      	cmp	r3, #21
 800b110:	d8f6      	bhi.n	800b100 <_printf_i+0x28>
 800b112:	a101      	add	r1, pc, #4	@ (adr r1, 800b118 <_printf_i+0x40>)
 800b114:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b118:	0800b171 	.word	0x0800b171
 800b11c:	0800b185 	.word	0x0800b185
 800b120:	0800b101 	.word	0x0800b101
 800b124:	0800b101 	.word	0x0800b101
 800b128:	0800b101 	.word	0x0800b101
 800b12c:	0800b101 	.word	0x0800b101
 800b130:	0800b185 	.word	0x0800b185
 800b134:	0800b101 	.word	0x0800b101
 800b138:	0800b101 	.word	0x0800b101
 800b13c:	0800b101 	.word	0x0800b101
 800b140:	0800b101 	.word	0x0800b101
 800b144:	0800b283 	.word	0x0800b283
 800b148:	0800b1af 	.word	0x0800b1af
 800b14c:	0800b23d 	.word	0x0800b23d
 800b150:	0800b101 	.word	0x0800b101
 800b154:	0800b101 	.word	0x0800b101
 800b158:	0800b2a5 	.word	0x0800b2a5
 800b15c:	0800b101 	.word	0x0800b101
 800b160:	0800b1af 	.word	0x0800b1af
 800b164:	0800b101 	.word	0x0800b101
 800b168:	0800b101 	.word	0x0800b101
 800b16c:	0800b245 	.word	0x0800b245
 800b170:	6833      	ldr	r3, [r6, #0]
 800b172:	1d1a      	adds	r2, r3, #4
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	6032      	str	r2, [r6, #0]
 800b178:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b17c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b180:	2301      	movs	r3, #1
 800b182:	e09c      	b.n	800b2be <_printf_i+0x1e6>
 800b184:	6833      	ldr	r3, [r6, #0]
 800b186:	6820      	ldr	r0, [r4, #0]
 800b188:	1d19      	adds	r1, r3, #4
 800b18a:	6031      	str	r1, [r6, #0]
 800b18c:	0606      	lsls	r6, r0, #24
 800b18e:	d501      	bpl.n	800b194 <_printf_i+0xbc>
 800b190:	681d      	ldr	r5, [r3, #0]
 800b192:	e003      	b.n	800b19c <_printf_i+0xc4>
 800b194:	0645      	lsls	r5, r0, #25
 800b196:	d5fb      	bpl.n	800b190 <_printf_i+0xb8>
 800b198:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b19c:	2d00      	cmp	r5, #0
 800b19e:	da03      	bge.n	800b1a8 <_printf_i+0xd0>
 800b1a0:	232d      	movs	r3, #45	@ 0x2d
 800b1a2:	426d      	negs	r5, r5
 800b1a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1a8:	4858      	ldr	r0, [pc, #352]	@ (800b30c <_printf_i+0x234>)
 800b1aa:	230a      	movs	r3, #10
 800b1ac:	e011      	b.n	800b1d2 <_printf_i+0xfa>
 800b1ae:	6821      	ldr	r1, [r4, #0]
 800b1b0:	6833      	ldr	r3, [r6, #0]
 800b1b2:	0608      	lsls	r0, r1, #24
 800b1b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b1b8:	d402      	bmi.n	800b1c0 <_printf_i+0xe8>
 800b1ba:	0649      	lsls	r1, r1, #25
 800b1bc:	bf48      	it	mi
 800b1be:	b2ad      	uxthmi	r5, r5
 800b1c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b1c2:	4852      	ldr	r0, [pc, #328]	@ (800b30c <_printf_i+0x234>)
 800b1c4:	6033      	str	r3, [r6, #0]
 800b1c6:	bf14      	ite	ne
 800b1c8:	230a      	movne	r3, #10
 800b1ca:	2308      	moveq	r3, #8
 800b1cc:	2100      	movs	r1, #0
 800b1ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b1d2:	6866      	ldr	r6, [r4, #4]
 800b1d4:	60a6      	str	r6, [r4, #8]
 800b1d6:	2e00      	cmp	r6, #0
 800b1d8:	db05      	blt.n	800b1e6 <_printf_i+0x10e>
 800b1da:	6821      	ldr	r1, [r4, #0]
 800b1dc:	432e      	orrs	r6, r5
 800b1de:	f021 0104 	bic.w	r1, r1, #4
 800b1e2:	6021      	str	r1, [r4, #0]
 800b1e4:	d04b      	beq.n	800b27e <_printf_i+0x1a6>
 800b1e6:	4616      	mov	r6, r2
 800b1e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1ec:	fb03 5711 	mls	r7, r3, r1, r5
 800b1f0:	5dc7      	ldrb	r7, [r0, r7]
 800b1f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b1f6:	462f      	mov	r7, r5
 800b1f8:	42bb      	cmp	r3, r7
 800b1fa:	460d      	mov	r5, r1
 800b1fc:	d9f4      	bls.n	800b1e8 <_printf_i+0x110>
 800b1fe:	2b08      	cmp	r3, #8
 800b200:	d10b      	bne.n	800b21a <_printf_i+0x142>
 800b202:	6823      	ldr	r3, [r4, #0]
 800b204:	07df      	lsls	r7, r3, #31
 800b206:	d508      	bpl.n	800b21a <_printf_i+0x142>
 800b208:	6923      	ldr	r3, [r4, #16]
 800b20a:	6861      	ldr	r1, [r4, #4]
 800b20c:	4299      	cmp	r1, r3
 800b20e:	bfde      	ittt	le
 800b210:	2330      	movle	r3, #48	@ 0x30
 800b212:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b216:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b21a:	1b92      	subs	r2, r2, r6
 800b21c:	6122      	str	r2, [r4, #16]
 800b21e:	f8cd a000 	str.w	sl, [sp]
 800b222:	464b      	mov	r3, r9
 800b224:	aa03      	add	r2, sp, #12
 800b226:	4621      	mov	r1, r4
 800b228:	4640      	mov	r0, r8
 800b22a:	f7ff fee7 	bl	800affc <_printf_common>
 800b22e:	3001      	adds	r0, #1
 800b230:	d14a      	bne.n	800b2c8 <_printf_i+0x1f0>
 800b232:	f04f 30ff 	mov.w	r0, #4294967295
 800b236:	b004      	add	sp, #16
 800b238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	f043 0320 	orr.w	r3, r3, #32
 800b242:	6023      	str	r3, [r4, #0]
 800b244:	4832      	ldr	r0, [pc, #200]	@ (800b310 <_printf_i+0x238>)
 800b246:	2778      	movs	r7, #120	@ 0x78
 800b248:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b24c:	6823      	ldr	r3, [r4, #0]
 800b24e:	6831      	ldr	r1, [r6, #0]
 800b250:	061f      	lsls	r7, r3, #24
 800b252:	f851 5b04 	ldr.w	r5, [r1], #4
 800b256:	d402      	bmi.n	800b25e <_printf_i+0x186>
 800b258:	065f      	lsls	r7, r3, #25
 800b25a:	bf48      	it	mi
 800b25c:	b2ad      	uxthmi	r5, r5
 800b25e:	6031      	str	r1, [r6, #0]
 800b260:	07d9      	lsls	r1, r3, #31
 800b262:	bf44      	itt	mi
 800b264:	f043 0320 	orrmi.w	r3, r3, #32
 800b268:	6023      	strmi	r3, [r4, #0]
 800b26a:	b11d      	cbz	r5, 800b274 <_printf_i+0x19c>
 800b26c:	2310      	movs	r3, #16
 800b26e:	e7ad      	b.n	800b1cc <_printf_i+0xf4>
 800b270:	4826      	ldr	r0, [pc, #152]	@ (800b30c <_printf_i+0x234>)
 800b272:	e7e9      	b.n	800b248 <_printf_i+0x170>
 800b274:	6823      	ldr	r3, [r4, #0]
 800b276:	f023 0320 	bic.w	r3, r3, #32
 800b27a:	6023      	str	r3, [r4, #0]
 800b27c:	e7f6      	b.n	800b26c <_printf_i+0x194>
 800b27e:	4616      	mov	r6, r2
 800b280:	e7bd      	b.n	800b1fe <_printf_i+0x126>
 800b282:	6833      	ldr	r3, [r6, #0]
 800b284:	6825      	ldr	r5, [r4, #0]
 800b286:	6961      	ldr	r1, [r4, #20]
 800b288:	1d18      	adds	r0, r3, #4
 800b28a:	6030      	str	r0, [r6, #0]
 800b28c:	062e      	lsls	r6, r5, #24
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	d501      	bpl.n	800b296 <_printf_i+0x1be>
 800b292:	6019      	str	r1, [r3, #0]
 800b294:	e002      	b.n	800b29c <_printf_i+0x1c4>
 800b296:	0668      	lsls	r0, r5, #25
 800b298:	d5fb      	bpl.n	800b292 <_printf_i+0x1ba>
 800b29a:	8019      	strh	r1, [r3, #0]
 800b29c:	2300      	movs	r3, #0
 800b29e:	6123      	str	r3, [r4, #16]
 800b2a0:	4616      	mov	r6, r2
 800b2a2:	e7bc      	b.n	800b21e <_printf_i+0x146>
 800b2a4:	6833      	ldr	r3, [r6, #0]
 800b2a6:	1d1a      	adds	r2, r3, #4
 800b2a8:	6032      	str	r2, [r6, #0]
 800b2aa:	681e      	ldr	r6, [r3, #0]
 800b2ac:	6862      	ldr	r2, [r4, #4]
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	4630      	mov	r0, r6
 800b2b2:	f7f4 ff8d 	bl	80001d0 <memchr>
 800b2b6:	b108      	cbz	r0, 800b2bc <_printf_i+0x1e4>
 800b2b8:	1b80      	subs	r0, r0, r6
 800b2ba:	6060      	str	r0, [r4, #4]
 800b2bc:	6863      	ldr	r3, [r4, #4]
 800b2be:	6123      	str	r3, [r4, #16]
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2c6:	e7aa      	b.n	800b21e <_printf_i+0x146>
 800b2c8:	6923      	ldr	r3, [r4, #16]
 800b2ca:	4632      	mov	r2, r6
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	4640      	mov	r0, r8
 800b2d0:	47d0      	blx	sl
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	d0ad      	beq.n	800b232 <_printf_i+0x15a>
 800b2d6:	6823      	ldr	r3, [r4, #0]
 800b2d8:	079b      	lsls	r3, r3, #30
 800b2da:	d413      	bmi.n	800b304 <_printf_i+0x22c>
 800b2dc:	68e0      	ldr	r0, [r4, #12]
 800b2de:	9b03      	ldr	r3, [sp, #12]
 800b2e0:	4298      	cmp	r0, r3
 800b2e2:	bfb8      	it	lt
 800b2e4:	4618      	movlt	r0, r3
 800b2e6:	e7a6      	b.n	800b236 <_printf_i+0x15e>
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	4632      	mov	r2, r6
 800b2ec:	4649      	mov	r1, r9
 800b2ee:	4640      	mov	r0, r8
 800b2f0:	47d0      	blx	sl
 800b2f2:	3001      	adds	r0, #1
 800b2f4:	d09d      	beq.n	800b232 <_printf_i+0x15a>
 800b2f6:	3501      	adds	r5, #1
 800b2f8:	68e3      	ldr	r3, [r4, #12]
 800b2fa:	9903      	ldr	r1, [sp, #12]
 800b2fc:	1a5b      	subs	r3, r3, r1
 800b2fe:	42ab      	cmp	r3, r5
 800b300:	dcf2      	bgt.n	800b2e8 <_printf_i+0x210>
 800b302:	e7eb      	b.n	800b2dc <_printf_i+0x204>
 800b304:	2500      	movs	r5, #0
 800b306:	f104 0619 	add.w	r6, r4, #25
 800b30a:	e7f5      	b.n	800b2f8 <_printf_i+0x220>
 800b30c:	0800d316 	.word	0x0800d316
 800b310:	0800d327 	.word	0x0800d327

0800b314 <std>:
 800b314:	2300      	movs	r3, #0
 800b316:	b510      	push	{r4, lr}
 800b318:	4604      	mov	r4, r0
 800b31a:	e9c0 3300 	strd	r3, r3, [r0]
 800b31e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b322:	6083      	str	r3, [r0, #8]
 800b324:	8181      	strh	r1, [r0, #12]
 800b326:	6643      	str	r3, [r0, #100]	@ 0x64
 800b328:	81c2      	strh	r2, [r0, #14]
 800b32a:	6183      	str	r3, [r0, #24]
 800b32c:	4619      	mov	r1, r3
 800b32e:	2208      	movs	r2, #8
 800b330:	305c      	adds	r0, #92	@ 0x5c
 800b332:	f000 f906 	bl	800b542 <memset>
 800b336:	4b0d      	ldr	r3, [pc, #52]	@ (800b36c <std+0x58>)
 800b338:	6263      	str	r3, [r4, #36]	@ 0x24
 800b33a:	4b0d      	ldr	r3, [pc, #52]	@ (800b370 <std+0x5c>)
 800b33c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b33e:	4b0d      	ldr	r3, [pc, #52]	@ (800b374 <std+0x60>)
 800b340:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b342:	4b0d      	ldr	r3, [pc, #52]	@ (800b378 <std+0x64>)
 800b344:	6323      	str	r3, [r4, #48]	@ 0x30
 800b346:	4b0d      	ldr	r3, [pc, #52]	@ (800b37c <std+0x68>)
 800b348:	6224      	str	r4, [r4, #32]
 800b34a:	429c      	cmp	r4, r3
 800b34c:	d006      	beq.n	800b35c <std+0x48>
 800b34e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b352:	4294      	cmp	r4, r2
 800b354:	d002      	beq.n	800b35c <std+0x48>
 800b356:	33d0      	adds	r3, #208	@ 0xd0
 800b358:	429c      	cmp	r4, r3
 800b35a:	d105      	bne.n	800b368 <std+0x54>
 800b35c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b364:	f000 b97a 	b.w	800b65c <__retarget_lock_init_recursive>
 800b368:	bd10      	pop	{r4, pc}
 800b36a:	bf00      	nop
 800b36c:	0800b4bd 	.word	0x0800b4bd
 800b370:	0800b4df 	.word	0x0800b4df
 800b374:	0800b517 	.word	0x0800b517
 800b378:	0800b53b 	.word	0x0800b53b
 800b37c:	20001fb4 	.word	0x20001fb4

0800b380 <stdio_exit_handler>:
 800b380:	4a02      	ldr	r2, [pc, #8]	@ (800b38c <stdio_exit_handler+0xc>)
 800b382:	4903      	ldr	r1, [pc, #12]	@ (800b390 <stdio_exit_handler+0x10>)
 800b384:	4803      	ldr	r0, [pc, #12]	@ (800b394 <stdio_exit_handler+0x14>)
 800b386:	f000 b87b 	b.w	800b480 <_fwalk_sglue>
 800b38a:	bf00      	nop
 800b38c:	200000fc 	.word	0x200000fc
 800b390:	0800ce35 	.word	0x0800ce35
 800b394:	2000010c 	.word	0x2000010c

0800b398 <cleanup_stdio>:
 800b398:	6841      	ldr	r1, [r0, #4]
 800b39a:	4b0c      	ldr	r3, [pc, #48]	@ (800b3cc <cleanup_stdio+0x34>)
 800b39c:	4299      	cmp	r1, r3
 800b39e:	b510      	push	{r4, lr}
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	d001      	beq.n	800b3a8 <cleanup_stdio+0x10>
 800b3a4:	f001 fd46 	bl	800ce34 <_fflush_r>
 800b3a8:	68a1      	ldr	r1, [r4, #8]
 800b3aa:	4b09      	ldr	r3, [pc, #36]	@ (800b3d0 <cleanup_stdio+0x38>)
 800b3ac:	4299      	cmp	r1, r3
 800b3ae:	d002      	beq.n	800b3b6 <cleanup_stdio+0x1e>
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f001 fd3f 	bl	800ce34 <_fflush_r>
 800b3b6:	68e1      	ldr	r1, [r4, #12]
 800b3b8:	4b06      	ldr	r3, [pc, #24]	@ (800b3d4 <cleanup_stdio+0x3c>)
 800b3ba:	4299      	cmp	r1, r3
 800b3bc:	d004      	beq.n	800b3c8 <cleanup_stdio+0x30>
 800b3be:	4620      	mov	r0, r4
 800b3c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3c4:	f001 bd36 	b.w	800ce34 <_fflush_r>
 800b3c8:	bd10      	pop	{r4, pc}
 800b3ca:	bf00      	nop
 800b3cc:	20001fb4 	.word	0x20001fb4
 800b3d0:	2000201c 	.word	0x2000201c
 800b3d4:	20002084 	.word	0x20002084

0800b3d8 <global_stdio_init.part.0>:
 800b3d8:	b510      	push	{r4, lr}
 800b3da:	4b0b      	ldr	r3, [pc, #44]	@ (800b408 <global_stdio_init.part.0+0x30>)
 800b3dc:	4c0b      	ldr	r4, [pc, #44]	@ (800b40c <global_stdio_init.part.0+0x34>)
 800b3de:	4a0c      	ldr	r2, [pc, #48]	@ (800b410 <global_stdio_init.part.0+0x38>)
 800b3e0:	601a      	str	r2, [r3, #0]
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	2104      	movs	r1, #4
 800b3e8:	f7ff ff94 	bl	800b314 <std>
 800b3ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	2109      	movs	r1, #9
 800b3f4:	f7ff ff8e 	bl	800b314 <std>
 800b3f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b3fc:	2202      	movs	r2, #2
 800b3fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b402:	2112      	movs	r1, #18
 800b404:	f7ff bf86 	b.w	800b314 <std>
 800b408:	200020ec 	.word	0x200020ec
 800b40c:	20001fb4 	.word	0x20001fb4
 800b410:	0800b381 	.word	0x0800b381

0800b414 <__sfp_lock_acquire>:
 800b414:	4801      	ldr	r0, [pc, #4]	@ (800b41c <__sfp_lock_acquire+0x8>)
 800b416:	f000 b922 	b.w	800b65e <__retarget_lock_acquire_recursive>
 800b41a:	bf00      	nop
 800b41c:	200020f5 	.word	0x200020f5

0800b420 <__sfp_lock_release>:
 800b420:	4801      	ldr	r0, [pc, #4]	@ (800b428 <__sfp_lock_release+0x8>)
 800b422:	f000 b91d 	b.w	800b660 <__retarget_lock_release_recursive>
 800b426:	bf00      	nop
 800b428:	200020f5 	.word	0x200020f5

0800b42c <__sinit>:
 800b42c:	b510      	push	{r4, lr}
 800b42e:	4604      	mov	r4, r0
 800b430:	f7ff fff0 	bl	800b414 <__sfp_lock_acquire>
 800b434:	6a23      	ldr	r3, [r4, #32]
 800b436:	b11b      	cbz	r3, 800b440 <__sinit+0x14>
 800b438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b43c:	f7ff bff0 	b.w	800b420 <__sfp_lock_release>
 800b440:	4b04      	ldr	r3, [pc, #16]	@ (800b454 <__sinit+0x28>)
 800b442:	6223      	str	r3, [r4, #32]
 800b444:	4b04      	ldr	r3, [pc, #16]	@ (800b458 <__sinit+0x2c>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1f5      	bne.n	800b438 <__sinit+0xc>
 800b44c:	f7ff ffc4 	bl	800b3d8 <global_stdio_init.part.0>
 800b450:	e7f2      	b.n	800b438 <__sinit+0xc>
 800b452:	bf00      	nop
 800b454:	0800b399 	.word	0x0800b399
 800b458:	200020ec 	.word	0x200020ec

0800b45c <fiprintf>:
 800b45c:	b40e      	push	{r1, r2, r3}
 800b45e:	b503      	push	{r0, r1, lr}
 800b460:	4601      	mov	r1, r0
 800b462:	ab03      	add	r3, sp, #12
 800b464:	4805      	ldr	r0, [pc, #20]	@ (800b47c <fiprintf+0x20>)
 800b466:	f853 2b04 	ldr.w	r2, [r3], #4
 800b46a:	6800      	ldr	r0, [r0, #0]
 800b46c:	9301      	str	r3, [sp, #4]
 800b46e:	f001 fb45 	bl	800cafc <_vfiprintf_r>
 800b472:	b002      	add	sp, #8
 800b474:	f85d eb04 	ldr.w	lr, [sp], #4
 800b478:	b003      	add	sp, #12
 800b47a:	4770      	bx	lr
 800b47c:	20000108 	.word	0x20000108

0800b480 <_fwalk_sglue>:
 800b480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b484:	4607      	mov	r7, r0
 800b486:	4688      	mov	r8, r1
 800b488:	4614      	mov	r4, r2
 800b48a:	2600      	movs	r6, #0
 800b48c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b490:	f1b9 0901 	subs.w	r9, r9, #1
 800b494:	d505      	bpl.n	800b4a2 <_fwalk_sglue+0x22>
 800b496:	6824      	ldr	r4, [r4, #0]
 800b498:	2c00      	cmp	r4, #0
 800b49a:	d1f7      	bne.n	800b48c <_fwalk_sglue+0xc>
 800b49c:	4630      	mov	r0, r6
 800b49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a2:	89ab      	ldrh	r3, [r5, #12]
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d907      	bls.n	800b4b8 <_fwalk_sglue+0x38>
 800b4a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	d003      	beq.n	800b4b8 <_fwalk_sglue+0x38>
 800b4b0:	4629      	mov	r1, r5
 800b4b2:	4638      	mov	r0, r7
 800b4b4:	47c0      	blx	r8
 800b4b6:	4306      	orrs	r6, r0
 800b4b8:	3568      	adds	r5, #104	@ 0x68
 800b4ba:	e7e9      	b.n	800b490 <_fwalk_sglue+0x10>

0800b4bc <__sread>:
 800b4bc:	b510      	push	{r4, lr}
 800b4be:	460c      	mov	r4, r1
 800b4c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4c4:	f000 f86c 	bl	800b5a0 <_read_r>
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	bfab      	itete	ge
 800b4cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b4ce:	89a3      	ldrhlt	r3, [r4, #12]
 800b4d0:	181b      	addge	r3, r3, r0
 800b4d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b4d6:	bfac      	ite	ge
 800b4d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b4da:	81a3      	strhlt	r3, [r4, #12]
 800b4dc:	bd10      	pop	{r4, pc}

0800b4de <__swrite>:
 800b4de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e2:	461f      	mov	r7, r3
 800b4e4:	898b      	ldrh	r3, [r1, #12]
 800b4e6:	05db      	lsls	r3, r3, #23
 800b4e8:	4605      	mov	r5, r0
 800b4ea:	460c      	mov	r4, r1
 800b4ec:	4616      	mov	r6, r2
 800b4ee:	d505      	bpl.n	800b4fc <__swrite+0x1e>
 800b4f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f000 f840 	bl	800b57c <_lseek_r>
 800b4fc:	89a3      	ldrh	r3, [r4, #12]
 800b4fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b502:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b506:	81a3      	strh	r3, [r4, #12]
 800b508:	4632      	mov	r2, r6
 800b50a:	463b      	mov	r3, r7
 800b50c:	4628      	mov	r0, r5
 800b50e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b512:	f000 b867 	b.w	800b5e4 <_write_r>

0800b516 <__sseek>:
 800b516:	b510      	push	{r4, lr}
 800b518:	460c      	mov	r4, r1
 800b51a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b51e:	f000 f82d 	bl	800b57c <_lseek_r>
 800b522:	1c43      	adds	r3, r0, #1
 800b524:	89a3      	ldrh	r3, [r4, #12]
 800b526:	bf15      	itete	ne
 800b528:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b52a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b52e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b532:	81a3      	strheq	r3, [r4, #12]
 800b534:	bf18      	it	ne
 800b536:	81a3      	strhne	r3, [r4, #12]
 800b538:	bd10      	pop	{r4, pc}

0800b53a <__sclose>:
 800b53a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b53e:	f000 b80d 	b.w	800b55c <_close_r>

0800b542 <memset>:
 800b542:	4402      	add	r2, r0
 800b544:	4603      	mov	r3, r0
 800b546:	4293      	cmp	r3, r2
 800b548:	d100      	bne.n	800b54c <memset+0xa>
 800b54a:	4770      	bx	lr
 800b54c:	f803 1b01 	strb.w	r1, [r3], #1
 800b550:	e7f9      	b.n	800b546 <memset+0x4>
	...

0800b554 <_localeconv_r>:
 800b554:	4800      	ldr	r0, [pc, #0]	@ (800b558 <_localeconv_r+0x4>)
 800b556:	4770      	bx	lr
 800b558:	20000248 	.word	0x20000248

0800b55c <_close_r>:
 800b55c:	b538      	push	{r3, r4, r5, lr}
 800b55e:	4d06      	ldr	r5, [pc, #24]	@ (800b578 <_close_r+0x1c>)
 800b560:	2300      	movs	r3, #0
 800b562:	4604      	mov	r4, r0
 800b564:	4608      	mov	r0, r1
 800b566:	602b      	str	r3, [r5, #0]
 800b568:	f7f7 fa8e 	bl	8002a88 <_close>
 800b56c:	1c43      	adds	r3, r0, #1
 800b56e:	d102      	bne.n	800b576 <_close_r+0x1a>
 800b570:	682b      	ldr	r3, [r5, #0]
 800b572:	b103      	cbz	r3, 800b576 <_close_r+0x1a>
 800b574:	6023      	str	r3, [r4, #0]
 800b576:	bd38      	pop	{r3, r4, r5, pc}
 800b578:	200020f0 	.word	0x200020f0

0800b57c <_lseek_r>:
 800b57c:	b538      	push	{r3, r4, r5, lr}
 800b57e:	4d07      	ldr	r5, [pc, #28]	@ (800b59c <_lseek_r+0x20>)
 800b580:	4604      	mov	r4, r0
 800b582:	4608      	mov	r0, r1
 800b584:	4611      	mov	r1, r2
 800b586:	2200      	movs	r2, #0
 800b588:	602a      	str	r2, [r5, #0]
 800b58a:	461a      	mov	r2, r3
 800b58c:	f7f7 faa3 	bl	8002ad6 <_lseek>
 800b590:	1c43      	adds	r3, r0, #1
 800b592:	d102      	bne.n	800b59a <_lseek_r+0x1e>
 800b594:	682b      	ldr	r3, [r5, #0]
 800b596:	b103      	cbz	r3, 800b59a <_lseek_r+0x1e>
 800b598:	6023      	str	r3, [r4, #0]
 800b59a:	bd38      	pop	{r3, r4, r5, pc}
 800b59c:	200020f0 	.word	0x200020f0

0800b5a0 <_read_r>:
 800b5a0:	b538      	push	{r3, r4, r5, lr}
 800b5a2:	4d07      	ldr	r5, [pc, #28]	@ (800b5c0 <_read_r+0x20>)
 800b5a4:	4604      	mov	r4, r0
 800b5a6:	4608      	mov	r0, r1
 800b5a8:	4611      	mov	r1, r2
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	602a      	str	r2, [r5, #0]
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	f7f7 fa4d 	bl	8002a4e <_read>
 800b5b4:	1c43      	adds	r3, r0, #1
 800b5b6:	d102      	bne.n	800b5be <_read_r+0x1e>
 800b5b8:	682b      	ldr	r3, [r5, #0]
 800b5ba:	b103      	cbz	r3, 800b5be <_read_r+0x1e>
 800b5bc:	6023      	str	r3, [r4, #0]
 800b5be:	bd38      	pop	{r3, r4, r5, pc}
 800b5c0:	200020f0 	.word	0x200020f0

0800b5c4 <_sbrk_r>:
 800b5c4:	b538      	push	{r3, r4, r5, lr}
 800b5c6:	4d06      	ldr	r5, [pc, #24]	@ (800b5e0 <_sbrk_r+0x1c>)
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	4608      	mov	r0, r1
 800b5ce:	602b      	str	r3, [r5, #0]
 800b5d0:	f7f7 fa8e 	bl	8002af0 <_sbrk>
 800b5d4:	1c43      	adds	r3, r0, #1
 800b5d6:	d102      	bne.n	800b5de <_sbrk_r+0x1a>
 800b5d8:	682b      	ldr	r3, [r5, #0]
 800b5da:	b103      	cbz	r3, 800b5de <_sbrk_r+0x1a>
 800b5dc:	6023      	str	r3, [r4, #0]
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	200020f0 	.word	0x200020f0

0800b5e4 <_write_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	4d07      	ldr	r5, [pc, #28]	@ (800b604 <_write_r+0x20>)
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	4608      	mov	r0, r1
 800b5ec:	4611      	mov	r1, r2
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	602a      	str	r2, [r5, #0]
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	f7f6 fcaa 	bl	8001f4c <_write>
 800b5f8:	1c43      	adds	r3, r0, #1
 800b5fa:	d102      	bne.n	800b602 <_write_r+0x1e>
 800b5fc:	682b      	ldr	r3, [r5, #0]
 800b5fe:	b103      	cbz	r3, 800b602 <_write_r+0x1e>
 800b600:	6023      	str	r3, [r4, #0]
 800b602:	bd38      	pop	{r3, r4, r5, pc}
 800b604:	200020f0 	.word	0x200020f0

0800b608 <__errno>:
 800b608:	4b01      	ldr	r3, [pc, #4]	@ (800b610 <__errno+0x8>)
 800b60a:	6818      	ldr	r0, [r3, #0]
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	20000108 	.word	0x20000108

0800b614 <__libc_init_array>:
 800b614:	b570      	push	{r4, r5, r6, lr}
 800b616:	4d0d      	ldr	r5, [pc, #52]	@ (800b64c <__libc_init_array+0x38>)
 800b618:	4c0d      	ldr	r4, [pc, #52]	@ (800b650 <__libc_init_array+0x3c>)
 800b61a:	1b64      	subs	r4, r4, r5
 800b61c:	10a4      	asrs	r4, r4, #2
 800b61e:	2600      	movs	r6, #0
 800b620:	42a6      	cmp	r6, r4
 800b622:	d109      	bne.n	800b638 <__libc_init_array+0x24>
 800b624:	4d0b      	ldr	r5, [pc, #44]	@ (800b654 <__libc_init_array+0x40>)
 800b626:	4c0c      	ldr	r4, [pc, #48]	@ (800b658 <__libc_init_array+0x44>)
 800b628:	f001 fdca 	bl	800d1c0 <_init>
 800b62c:	1b64      	subs	r4, r4, r5
 800b62e:	10a4      	asrs	r4, r4, #2
 800b630:	2600      	movs	r6, #0
 800b632:	42a6      	cmp	r6, r4
 800b634:	d105      	bne.n	800b642 <__libc_init_array+0x2e>
 800b636:	bd70      	pop	{r4, r5, r6, pc}
 800b638:	f855 3b04 	ldr.w	r3, [r5], #4
 800b63c:	4798      	blx	r3
 800b63e:	3601      	adds	r6, #1
 800b640:	e7ee      	b.n	800b620 <__libc_init_array+0xc>
 800b642:	f855 3b04 	ldr.w	r3, [r5], #4
 800b646:	4798      	blx	r3
 800b648:	3601      	adds	r6, #1
 800b64a:	e7f2      	b.n	800b632 <__libc_init_array+0x1e>
 800b64c:	0800d644 	.word	0x0800d644
 800b650:	0800d644 	.word	0x0800d644
 800b654:	0800d644 	.word	0x0800d644
 800b658:	0800d648 	.word	0x0800d648

0800b65c <__retarget_lock_init_recursive>:
 800b65c:	4770      	bx	lr

0800b65e <__retarget_lock_acquire_recursive>:
 800b65e:	4770      	bx	lr

0800b660 <__retarget_lock_release_recursive>:
 800b660:	4770      	bx	lr

0800b662 <abort>:
 800b662:	b508      	push	{r3, lr}
 800b664:	2006      	movs	r0, #6
 800b666:	f001 fcc9 	bl	800cffc <raise>
 800b66a:	2001      	movs	r0, #1
 800b66c:	f7f7 f9e4 	bl	8002a38 <_exit>

0800b670 <quorem>:
 800b670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b674:	6903      	ldr	r3, [r0, #16]
 800b676:	690c      	ldr	r4, [r1, #16]
 800b678:	42a3      	cmp	r3, r4
 800b67a:	4607      	mov	r7, r0
 800b67c:	db7e      	blt.n	800b77c <quorem+0x10c>
 800b67e:	3c01      	subs	r4, #1
 800b680:	f101 0814 	add.w	r8, r1, #20
 800b684:	00a3      	lsls	r3, r4, #2
 800b686:	f100 0514 	add.w	r5, r0, #20
 800b68a:	9300      	str	r3, [sp, #0]
 800b68c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b690:	9301      	str	r3, [sp, #4]
 800b692:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b696:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b69a:	3301      	adds	r3, #1
 800b69c:	429a      	cmp	r2, r3
 800b69e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b6a2:	fbb2 f6f3 	udiv	r6, r2, r3
 800b6a6:	d32e      	bcc.n	800b706 <quorem+0x96>
 800b6a8:	f04f 0a00 	mov.w	sl, #0
 800b6ac:	46c4      	mov	ip, r8
 800b6ae:	46ae      	mov	lr, r5
 800b6b0:	46d3      	mov	fp, sl
 800b6b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b6b6:	b298      	uxth	r0, r3
 800b6b8:	fb06 a000 	mla	r0, r6, r0, sl
 800b6bc:	0c02      	lsrs	r2, r0, #16
 800b6be:	0c1b      	lsrs	r3, r3, #16
 800b6c0:	fb06 2303 	mla	r3, r6, r3, r2
 800b6c4:	f8de 2000 	ldr.w	r2, [lr]
 800b6c8:	b280      	uxth	r0, r0
 800b6ca:	b292      	uxth	r2, r2
 800b6cc:	1a12      	subs	r2, r2, r0
 800b6ce:	445a      	add	r2, fp
 800b6d0:	f8de 0000 	ldr.w	r0, [lr]
 800b6d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6d8:	b29b      	uxth	r3, r3
 800b6da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b6de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b6e2:	b292      	uxth	r2, r2
 800b6e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b6e8:	45e1      	cmp	r9, ip
 800b6ea:	f84e 2b04 	str.w	r2, [lr], #4
 800b6ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b6f2:	d2de      	bcs.n	800b6b2 <quorem+0x42>
 800b6f4:	9b00      	ldr	r3, [sp, #0]
 800b6f6:	58eb      	ldr	r3, [r5, r3]
 800b6f8:	b92b      	cbnz	r3, 800b706 <quorem+0x96>
 800b6fa:	9b01      	ldr	r3, [sp, #4]
 800b6fc:	3b04      	subs	r3, #4
 800b6fe:	429d      	cmp	r5, r3
 800b700:	461a      	mov	r2, r3
 800b702:	d32f      	bcc.n	800b764 <quorem+0xf4>
 800b704:	613c      	str	r4, [r7, #16]
 800b706:	4638      	mov	r0, r7
 800b708:	f001 f8c6 	bl	800c898 <__mcmp>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	db25      	blt.n	800b75c <quorem+0xec>
 800b710:	4629      	mov	r1, r5
 800b712:	2000      	movs	r0, #0
 800b714:	f858 2b04 	ldr.w	r2, [r8], #4
 800b718:	f8d1 c000 	ldr.w	ip, [r1]
 800b71c:	fa1f fe82 	uxth.w	lr, r2
 800b720:	fa1f f38c 	uxth.w	r3, ip
 800b724:	eba3 030e 	sub.w	r3, r3, lr
 800b728:	4403      	add	r3, r0
 800b72a:	0c12      	lsrs	r2, r2, #16
 800b72c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b730:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b734:	b29b      	uxth	r3, r3
 800b736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b73a:	45c1      	cmp	r9, r8
 800b73c:	f841 3b04 	str.w	r3, [r1], #4
 800b740:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b744:	d2e6      	bcs.n	800b714 <quorem+0xa4>
 800b746:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b74a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b74e:	b922      	cbnz	r2, 800b75a <quorem+0xea>
 800b750:	3b04      	subs	r3, #4
 800b752:	429d      	cmp	r5, r3
 800b754:	461a      	mov	r2, r3
 800b756:	d30b      	bcc.n	800b770 <quorem+0x100>
 800b758:	613c      	str	r4, [r7, #16]
 800b75a:	3601      	adds	r6, #1
 800b75c:	4630      	mov	r0, r6
 800b75e:	b003      	add	sp, #12
 800b760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b764:	6812      	ldr	r2, [r2, #0]
 800b766:	3b04      	subs	r3, #4
 800b768:	2a00      	cmp	r2, #0
 800b76a:	d1cb      	bne.n	800b704 <quorem+0x94>
 800b76c:	3c01      	subs	r4, #1
 800b76e:	e7c6      	b.n	800b6fe <quorem+0x8e>
 800b770:	6812      	ldr	r2, [r2, #0]
 800b772:	3b04      	subs	r3, #4
 800b774:	2a00      	cmp	r2, #0
 800b776:	d1ef      	bne.n	800b758 <quorem+0xe8>
 800b778:	3c01      	subs	r4, #1
 800b77a:	e7ea      	b.n	800b752 <quorem+0xe2>
 800b77c:	2000      	movs	r0, #0
 800b77e:	e7ee      	b.n	800b75e <quorem+0xee>

0800b780 <_dtoa_r>:
 800b780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b784:	69c7      	ldr	r7, [r0, #28]
 800b786:	b097      	sub	sp, #92	@ 0x5c
 800b788:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b78c:	ec55 4b10 	vmov	r4, r5, d0
 800b790:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b792:	9107      	str	r1, [sp, #28]
 800b794:	4681      	mov	r9, r0
 800b796:	920c      	str	r2, [sp, #48]	@ 0x30
 800b798:	9311      	str	r3, [sp, #68]	@ 0x44
 800b79a:	b97f      	cbnz	r7, 800b7bc <_dtoa_r+0x3c>
 800b79c:	2010      	movs	r0, #16
 800b79e:	f7ff f8ad 	bl	800a8fc <malloc>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b7a8:	b920      	cbnz	r0, 800b7b4 <_dtoa_r+0x34>
 800b7aa:	4ba9      	ldr	r3, [pc, #676]	@ (800ba50 <_dtoa_r+0x2d0>)
 800b7ac:	21ef      	movs	r1, #239	@ 0xef
 800b7ae:	48a9      	ldr	r0, [pc, #676]	@ (800ba54 <_dtoa_r+0x2d4>)
 800b7b0:	f7ff f886 	bl	800a8c0 <__assert_func>
 800b7b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b7b8:	6007      	str	r7, [r0, #0]
 800b7ba:	60c7      	str	r7, [r0, #12]
 800b7bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7c0:	6819      	ldr	r1, [r3, #0]
 800b7c2:	b159      	cbz	r1, 800b7dc <_dtoa_r+0x5c>
 800b7c4:	685a      	ldr	r2, [r3, #4]
 800b7c6:	604a      	str	r2, [r1, #4]
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	4093      	lsls	r3, r2
 800b7cc:	608b      	str	r3, [r1, #8]
 800b7ce:	4648      	mov	r0, r9
 800b7d0:	f000 fe30 	bl	800c434 <_Bfree>
 800b7d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	601a      	str	r2, [r3, #0]
 800b7dc:	1e2b      	subs	r3, r5, #0
 800b7de:	bfb9      	ittee	lt
 800b7e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b7e4:	9305      	strlt	r3, [sp, #20]
 800b7e6:	2300      	movge	r3, #0
 800b7e8:	6033      	strge	r3, [r6, #0]
 800b7ea:	9f05      	ldr	r7, [sp, #20]
 800b7ec:	4b9a      	ldr	r3, [pc, #616]	@ (800ba58 <_dtoa_r+0x2d8>)
 800b7ee:	bfbc      	itt	lt
 800b7f0:	2201      	movlt	r2, #1
 800b7f2:	6032      	strlt	r2, [r6, #0]
 800b7f4:	43bb      	bics	r3, r7
 800b7f6:	d112      	bne.n	800b81e <_dtoa_r+0x9e>
 800b7f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b7fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b7fe:	6013      	str	r3, [r2, #0]
 800b800:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b804:	4323      	orrs	r3, r4
 800b806:	f000 855a 	beq.w	800c2be <_dtoa_r+0xb3e>
 800b80a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b80c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ba6c <_dtoa_r+0x2ec>
 800b810:	2b00      	cmp	r3, #0
 800b812:	f000 855c 	beq.w	800c2ce <_dtoa_r+0xb4e>
 800b816:	f10a 0303 	add.w	r3, sl, #3
 800b81a:	f000 bd56 	b.w	800c2ca <_dtoa_r+0xb4a>
 800b81e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b822:	2200      	movs	r2, #0
 800b824:	ec51 0b17 	vmov	r0, r1, d7
 800b828:	2300      	movs	r3, #0
 800b82a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b82e:	f7f5 f94b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b832:	4680      	mov	r8, r0
 800b834:	b158      	cbz	r0, 800b84e <_dtoa_r+0xce>
 800b836:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b838:	2301      	movs	r3, #1
 800b83a:	6013      	str	r3, [r2, #0]
 800b83c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b83e:	b113      	cbz	r3, 800b846 <_dtoa_r+0xc6>
 800b840:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b842:	4b86      	ldr	r3, [pc, #536]	@ (800ba5c <_dtoa_r+0x2dc>)
 800b844:	6013      	str	r3, [r2, #0]
 800b846:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ba70 <_dtoa_r+0x2f0>
 800b84a:	f000 bd40 	b.w	800c2ce <_dtoa_r+0xb4e>
 800b84e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b852:	aa14      	add	r2, sp, #80	@ 0x50
 800b854:	a915      	add	r1, sp, #84	@ 0x54
 800b856:	4648      	mov	r0, r9
 800b858:	f001 f8ce 	bl	800c9f8 <__d2b>
 800b85c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b860:	9002      	str	r0, [sp, #8]
 800b862:	2e00      	cmp	r6, #0
 800b864:	d078      	beq.n	800b958 <_dtoa_r+0x1d8>
 800b866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b868:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b86c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b874:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b878:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b87c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b880:	4619      	mov	r1, r3
 800b882:	2200      	movs	r2, #0
 800b884:	4b76      	ldr	r3, [pc, #472]	@ (800ba60 <_dtoa_r+0x2e0>)
 800b886:	f7f4 fcff 	bl	8000288 <__aeabi_dsub>
 800b88a:	a36b      	add	r3, pc, #428	@ (adr r3, 800ba38 <_dtoa_r+0x2b8>)
 800b88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b890:	f7f4 feb2 	bl	80005f8 <__aeabi_dmul>
 800b894:	a36a      	add	r3, pc, #424	@ (adr r3, 800ba40 <_dtoa_r+0x2c0>)
 800b896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89a:	f7f4 fcf7 	bl	800028c <__adddf3>
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	460d      	mov	r5, r1
 800b8a4:	f7f4 fe3e 	bl	8000524 <__aeabi_i2d>
 800b8a8:	a367      	add	r3, pc, #412	@ (adr r3, 800ba48 <_dtoa_r+0x2c8>)
 800b8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ae:	f7f4 fea3 	bl	80005f8 <__aeabi_dmul>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	f7f4 fce7 	bl	800028c <__adddf3>
 800b8be:	4604      	mov	r4, r0
 800b8c0:	460d      	mov	r5, r1
 800b8c2:	f7f5 f949 	bl	8000b58 <__aeabi_d2iz>
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	4607      	mov	r7, r0
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	f7f5 f904 	bl	8000adc <__aeabi_dcmplt>
 800b8d4:	b140      	cbz	r0, 800b8e8 <_dtoa_r+0x168>
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	f7f4 fe24 	bl	8000524 <__aeabi_i2d>
 800b8dc:	4622      	mov	r2, r4
 800b8de:	462b      	mov	r3, r5
 800b8e0:	f7f5 f8f2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8e4:	b900      	cbnz	r0, 800b8e8 <_dtoa_r+0x168>
 800b8e6:	3f01      	subs	r7, #1
 800b8e8:	2f16      	cmp	r7, #22
 800b8ea:	d852      	bhi.n	800b992 <_dtoa_r+0x212>
 800b8ec:	4b5d      	ldr	r3, [pc, #372]	@ (800ba64 <_dtoa_r+0x2e4>)
 800b8ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b8fa:	f7f5 f8ef 	bl	8000adc <__aeabi_dcmplt>
 800b8fe:	2800      	cmp	r0, #0
 800b900:	d049      	beq.n	800b996 <_dtoa_r+0x216>
 800b902:	3f01      	subs	r7, #1
 800b904:	2300      	movs	r3, #0
 800b906:	9310      	str	r3, [sp, #64]	@ 0x40
 800b908:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b90a:	1b9b      	subs	r3, r3, r6
 800b90c:	1e5a      	subs	r2, r3, #1
 800b90e:	bf45      	ittet	mi
 800b910:	f1c3 0301 	rsbmi	r3, r3, #1
 800b914:	9300      	strmi	r3, [sp, #0]
 800b916:	2300      	movpl	r3, #0
 800b918:	2300      	movmi	r3, #0
 800b91a:	9206      	str	r2, [sp, #24]
 800b91c:	bf54      	ite	pl
 800b91e:	9300      	strpl	r3, [sp, #0]
 800b920:	9306      	strmi	r3, [sp, #24]
 800b922:	2f00      	cmp	r7, #0
 800b924:	db39      	blt.n	800b99a <_dtoa_r+0x21a>
 800b926:	9b06      	ldr	r3, [sp, #24]
 800b928:	970d      	str	r7, [sp, #52]	@ 0x34
 800b92a:	443b      	add	r3, r7
 800b92c:	9306      	str	r3, [sp, #24]
 800b92e:	2300      	movs	r3, #0
 800b930:	9308      	str	r3, [sp, #32]
 800b932:	9b07      	ldr	r3, [sp, #28]
 800b934:	2b09      	cmp	r3, #9
 800b936:	d863      	bhi.n	800ba00 <_dtoa_r+0x280>
 800b938:	2b05      	cmp	r3, #5
 800b93a:	bfc4      	itt	gt
 800b93c:	3b04      	subgt	r3, #4
 800b93e:	9307      	strgt	r3, [sp, #28]
 800b940:	9b07      	ldr	r3, [sp, #28]
 800b942:	f1a3 0302 	sub.w	r3, r3, #2
 800b946:	bfcc      	ite	gt
 800b948:	2400      	movgt	r4, #0
 800b94a:	2401      	movle	r4, #1
 800b94c:	2b03      	cmp	r3, #3
 800b94e:	d863      	bhi.n	800ba18 <_dtoa_r+0x298>
 800b950:	e8df f003 	tbb	[pc, r3]
 800b954:	2b375452 	.word	0x2b375452
 800b958:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b95c:	441e      	add	r6, r3
 800b95e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b962:	2b20      	cmp	r3, #32
 800b964:	bfc1      	itttt	gt
 800b966:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b96a:	409f      	lslgt	r7, r3
 800b96c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b970:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b974:	bfd6      	itet	le
 800b976:	f1c3 0320 	rsble	r3, r3, #32
 800b97a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b97e:	fa04 f003 	lslle.w	r0, r4, r3
 800b982:	f7f4 fdbf 	bl	8000504 <__aeabi_ui2d>
 800b986:	2201      	movs	r2, #1
 800b988:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b98c:	3e01      	subs	r6, #1
 800b98e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b990:	e776      	b.n	800b880 <_dtoa_r+0x100>
 800b992:	2301      	movs	r3, #1
 800b994:	e7b7      	b.n	800b906 <_dtoa_r+0x186>
 800b996:	9010      	str	r0, [sp, #64]	@ 0x40
 800b998:	e7b6      	b.n	800b908 <_dtoa_r+0x188>
 800b99a:	9b00      	ldr	r3, [sp, #0]
 800b99c:	1bdb      	subs	r3, r3, r7
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	427b      	negs	r3, r7
 800b9a2:	9308      	str	r3, [sp, #32]
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b9a8:	e7c3      	b.n	800b932 <_dtoa_r+0x1b2>
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9b0:	eb07 0b03 	add.w	fp, r7, r3
 800b9b4:	f10b 0301 	add.w	r3, fp, #1
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	9303      	str	r3, [sp, #12]
 800b9bc:	bfb8      	it	lt
 800b9be:	2301      	movlt	r3, #1
 800b9c0:	e006      	b.n	800b9d0 <_dtoa_r+0x250>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	dd28      	ble.n	800ba1e <_dtoa_r+0x29e>
 800b9cc:	469b      	mov	fp, r3
 800b9ce:	9303      	str	r3, [sp, #12]
 800b9d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b9d4:	2100      	movs	r1, #0
 800b9d6:	2204      	movs	r2, #4
 800b9d8:	f102 0514 	add.w	r5, r2, #20
 800b9dc:	429d      	cmp	r5, r3
 800b9de:	d926      	bls.n	800ba2e <_dtoa_r+0x2ae>
 800b9e0:	6041      	str	r1, [r0, #4]
 800b9e2:	4648      	mov	r0, r9
 800b9e4:	f000 fce6 	bl	800c3b4 <_Balloc>
 800b9e8:	4682      	mov	sl, r0
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d142      	bne.n	800ba74 <_dtoa_r+0x2f4>
 800b9ee:	4b1e      	ldr	r3, [pc, #120]	@ (800ba68 <_dtoa_r+0x2e8>)
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b9f6:	e6da      	b.n	800b7ae <_dtoa_r+0x2e>
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	e7e3      	b.n	800b9c4 <_dtoa_r+0x244>
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	e7d5      	b.n	800b9ac <_dtoa_r+0x22c>
 800ba00:	2401      	movs	r4, #1
 800ba02:	2300      	movs	r3, #0
 800ba04:	9307      	str	r3, [sp, #28]
 800ba06:	9409      	str	r4, [sp, #36]	@ 0x24
 800ba08:	f04f 3bff 	mov.w	fp, #4294967295
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ba12:	2312      	movs	r3, #18
 800ba14:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba16:	e7db      	b.n	800b9d0 <_dtoa_r+0x250>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba1c:	e7f4      	b.n	800ba08 <_dtoa_r+0x288>
 800ba1e:	f04f 0b01 	mov.w	fp, #1
 800ba22:	f8cd b00c 	str.w	fp, [sp, #12]
 800ba26:	465b      	mov	r3, fp
 800ba28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ba2c:	e7d0      	b.n	800b9d0 <_dtoa_r+0x250>
 800ba2e:	3101      	adds	r1, #1
 800ba30:	0052      	lsls	r2, r2, #1
 800ba32:	e7d1      	b.n	800b9d8 <_dtoa_r+0x258>
 800ba34:	f3af 8000 	nop.w
 800ba38:	636f4361 	.word	0x636f4361
 800ba3c:	3fd287a7 	.word	0x3fd287a7
 800ba40:	8b60c8b3 	.word	0x8b60c8b3
 800ba44:	3fc68a28 	.word	0x3fc68a28
 800ba48:	509f79fb 	.word	0x509f79fb
 800ba4c:	3fd34413 	.word	0x3fd34413
 800ba50:	0800d345 	.word	0x0800d345
 800ba54:	0800d35c 	.word	0x0800d35c
 800ba58:	7ff00000 	.word	0x7ff00000
 800ba5c:	0800d315 	.word	0x0800d315
 800ba60:	3ff80000 	.word	0x3ff80000
 800ba64:	0800d470 	.word	0x0800d470
 800ba68:	0800d3b4 	.word	0x0800d3b4
 800ba6c:	0800d341 	.word	0x0800d341
 800ba70:	0800d314 	.word	0x0800d314
 800ba74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba78:	6018      	str	r0, [r3, #0]
 800ba7a:	9b03      	ldr	r3, [sp, #12]
 800ba7c:	2b0e      	cmp	r3, #14
 800ba7e:	f200 80a1 	bhi.w	800bbc4 <_dtoa_r+0x444>
 800ba82:	2c00      	cmp	r4, #0
 800ba84:	f000 809e 	beq.w	800bbc4 <_dtoa_r+0x444>
 800ba88:	2f00      	cmp	r7, #0
 800ba8a:	dd33      	ble.n	800baf4 <_dtoa_r+0x374>
 800ba8c:	4b9c      	ldr	r3, [pc, #624]	@ (800bd00 <_dtoa_r+0x580>)
 800ba8e:	f007 020f 	and.w	r2, r7, #15
 800ba92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba96:	ed93 7b00 	vldr	d7, [r3]
 800ba9a:	05f8      	lsls	r0, r7, #23
 800ba9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800baa0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800baa4:	d516      	bpl.n	800bad4 <_dtoa_r+0x354>
 800baa6:	4b97      	ldr	r3, [pc, #604]	@ (800bd04 <_dtoa_r+0x584>)
 800baa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800baac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bab0:	f7f4 fecc 	bl	800084c <__aeabi_ddiv>
 800bab4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bab8:	f004 040f 	and.w	r4, r4, #15
 800babc:	2603      	movs	r6, #3
 800babe:	4d91      	ldr	r5, [pc, #580]	@ (800bd04 <_dtoa_r+0x584>)
 800bac0:	b954      	cbnz	r4, 800bad8 <_dtoa_r+0x358>
 800bac2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bac6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baca:	f7f4 febf 	bl	800084c <__aeabi_ddiv>
 800bace:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bad2:	e028      	b.n	800bb26 <_dtoa_r+0x3a6>
 800bad4:	2602      	movs	r6, #2
 800bad6:	e7f2      	b.n	800babe <_dtoa_r+0x33e>
 800bad8:	07e1      	lsls	r1, r4, #31
 800bada:	d508      	bpl.n	800baee <_dtoa_r+0x36e>
 800badc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bae0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bae4:	f7f4 fd88 	bl	80005f8 <__aeabi_dmul>
 800bae8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800baec:	3601      	adds	r6, #1
 800baee:	1064      	asrs	r4, r4, #1
 800baf0:	3508      	adds	r5, #8
 800baf2:	e7e5      	b.n	800bac0 <_dtoa_r+0x340>
 800baf4:	f000 80af 	beq.w	800bc56 <_dtoa_r+0x4d6>
 800baf8:	427c      	negs	r4, r7
 800bafa:	4b81      	ldr	r3, [pc, #516]	@ (800bd00 <_dtoa_r+0x580>)
 800bafc:	4d81      	ldr	r5, [pc, #516]	@ (800bd04 <_dtoa_r+0x584>)
 800bafe:	f004 020f 	and.w	r2, r4, #15
 800bb02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb0e:	f7f4 fd73 	bl	80005f8 <__aeabi_dmul>
 800bb12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb16:	1124      	asrs	r4, r4, #4
 800bb18:	2300      	movs	r3, #0
 800bb1a:	2602      	movs	r6, #2
 800bb1c:	2c00      	cmp	r4, #0
 800bb1e:	f040 808f 	bne.w	800bc40 <_dtoa_r+0x4c0>
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d1d3      	bne.n	800bace <_dtoa_r+0x34e>
 800bb26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bb28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	f000 8094 	beq.w	800bc5a <_dtoa_r+0x4da>
 800bb32:	4b75      	ldr	r3, [pc, #468]	@ (800bd08 <_dtoa_r+0x588>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	4620      	mov	r0, r4
 800bb38:	4629      	mov	r1, r5
 800bb3a:	f7f4 ffcf 	bl	8000adc <__aeabi_dcmplt>
 800bb3e:	2800      	cmp	r0, #0
 800bb40:	f000 808b 	beq.w	800bc5a <_dtoa_r+0x4da>
 800bb44:	9b03      	ldr	r3, [sp, #12]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	f000 8087 	beq.w	800bc5a <_dtoa_r+0x4da>
 800bb4c:	f1bb 0f00 	cmp.w	fp, #0
 800bb50:	dd34      	ble.n	800bbbc <_dtoa_r+0x43c>
 800bb52:	4620      	mov	r0, r4
 800bb54:	4b6d      	ldr	r3, [pc, #436]	@ (800bd0c <_dtoa_r+0x58c>)
 800bb56:	2200      	movs	r2, #0
 800bb58:	4629      	mov	r1, r5
 800bb5a:	f7f4 fd4d 	bl	80005f8 <__aeabi_dmul>
 800bb5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb62:	f107 38ff 	add.w	r8, r7, #4294967295
 800bb66:	3601      	adds	r6, #1
 800bb68:	465c      	mov	r4, fp
 800bb6a:	4630      	mov	r0, r6
 800bb6c:	f7f4 fcda 	bl	8000524 <__aeabi_i2d>
 800bb70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb74:	f7f4 fd40 	bl	80005f8 <__aeabi_dmul>
 800bb78:	4b65      	ldr	r3, [pc, #404]	@ (800bd10 <_dtoa_r+0x590>)
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f7f4 fb86 	bl	800028c <__adddf3>
 800bb80:	4605      	mov	r5, r0
 800bb82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bb86:	2c00      	cmp	r4, #0
 800bb88:	d16a      	bne.n	800bc60 <_dtoa_r+0x4e0>
 800bb8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb8e:	4b61      	ldr	r3, [pc, #388]	@ (800bd14 <_dtoa_r+0x594>)
 800bb90:	2200      	movs	r2, #0
 800bb92:	f7f4 fb79 	bl	8000288 <__aeabi_dsub>
 800bb96:	4602      	mov	r2, r0
 800bb98:	460b      	mov	r3, r1
 800bb9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb9e:	462a      	mov	r2, r5
 800bba0:	4633      	mov	r3, r6
 800bba2:	f7f4 ffb9 	bl	8000b18 <__aeabi_dcmpgt>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	f040 8298 	bne.w	800c0dc <_dtoa_r+0x95c>
 800bbac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbb0:	462a      	mov	r2, r5
 800bbb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bbb6:	f7f4 ff91 	bl	8000adc <__aeabi_dcmplt>
 800bbba:	bb38      	cbnz	r0, 800bc0c <_dtoa_r+0x48c>
 800bbbc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bbc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bbc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	f2c0 8157 	blt.w	800be7a <_dtoa_r+0x6fa>
 800bbcc:	2f0e      	cmp	r7, #14
 800bbce:	f300 8154 	bgt.w	800be7a <_dtoa_r+0x6fa>
 800bbd2:	4b4b      	ldr	r3, [pc, #300]	@ (800bd00 <_dtoa_r+0x580>)
 800bbd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bbd8:	ed93 7b00 	vldr	d7, [r3]
 800bbdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	ed8d 7b00 	vstr	d7, [sp]
 800bbe4:	f280 80e5 	bge.w	800bdb2 <_dtoa_r+0x632>
 800bbe8:	9b03      	ldr	r3, [sp, #12]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f300 80e1 	bgt.w	800bdb2 <_dtoa_r+0x632>
 800bbf0:	d10c      	bne.n	800bc0c <_dtoa_r+0x48c>
 800bbf2:	4b48      	ldr	r3, [pc, #288]	@ (800bd14 <_dtoa_r+0x594>)
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	ec51 0b17 	vmov	r0, r1, d7
 800bbfa:	f7f4 fcfd 	bl	80005f8 <__aeabi_dmul>
 800bbfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc02:	f7f4 ff7f 	bl	8000b04 <__aeabi_dcmpge>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	f000 8266 	beq.w	800c0d8 <_dtoa_r+0x958>
 800bc0c:	2400      	movs	r4, #0
 800bc0e:	4625      	mov	r5, r4
 800bc10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc12:	4656      	mov	r6, sl
 800bc14:	ea6f 0803 	mvn.w	r8, r3
 800bc18:	2700      	movs	r7, #0
 800bc1a:	4621      	mov	r1, r4
 800bc1c:	4648      	mov	r0, r9
 800bc1e:	f000 fc09 	bl	800c434 <_Bfree>
 800bc22:	2d00      	cmp	r5, #0
 800bc24:	f000 80bd 	beq.w	800bda2 <_dtoa_r+0x622>
 800bc28:	b12f      	cbz	r7, 800bc36 <_dtoa_r+0x4b6>
 800bc2a:	42af      	cmp	r7, r5
 800bc2c:	d003      	beq.n	800bc36 <_dtoa_r+0x4b6>
 800bc2e:	4639      	mov	r1, r7
 800bc30:	4648      	mov	r0, r9
 800bc32:	f000 fbff 	bl	800c434 <_Bfree>
 800bc36:	4629      	mov	r1, r5
 800bc38:	4648      	mov	r0, r9
 800bc3a:	f000 fbfb 	bl	800c434 <_Bfree>
 800bc3e:	e0b0      	b.n	800bda2 <_dtoa_r+0x622>
 800bc40:	07e2      	lsls	r2, r4, #31
 800bc42:	d505      	bpl.n	800bc50 <_dtoa_r+0x4d0>
 800bc44:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc48:	f7f4 fcd6 	bl	80005f8 <__aeabi_dmul>
 800bc4c:	3601      	adds	r6, #1
 800bc4e:	2301      	movs	r3, #1
 800bc50:	1064      	asrs	r4, r4, #1
 800bc52:	3508      	adds	r5, #8
 800bc54:	e762      	b.n	800bb1c <_dtoa_r+0x39c>
 800bc56:	2602      	movs	r6, #2
 800bc58:	e765      	b.n	800bb26 <_dtoa_r+0x3a6>
 800bc5a:	9c03      	ldr	r4, [sp, #12]
 800bc5c:	46b8      	mov	r8, r7
 800bc5e:	e784      	b.n	800bb6a <_dtoa_r+0x3ea>
 800bc60:	4b27      	ldr	r3, [pc, #156]	@ (800bd00 <_dtoa_r+0x580>)
 800bc62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bc6c:	4454      	add	r4, sl
 800bc6e:	2900      	cmp	r1, #0
 800bc70:	d054      	beq.n	800bd1c <_dtoa_r+0x59c>
 800bc72:	4929      	ldr	r1, [pc, #164]	@ (800bd18 <_dtoa_r+0x598>)
 800bc74:	2000      	movs	r0, #0
 800bc76:	f7f4 fde9 	bl	800084c <__aeabi_ddiv>
 800bc7a:	4633      	mov	r3, r6
 800bc7c:	462a      	mov	r2, r5
 800bc7e:	f7f4 fb03 	bl	8000288 <__aeabi_dsub>
 800bc82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc86:	4656      	mov	r6, sl
 800bc88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc8c:	f7f4 ff64 	bl	8000b58 <__aeabi_d2iz>
 800bc90:	4605      	mov	r5, r0
 800bc92:	f7f4 fc47 	bl	8000524 <__aeabi_i2d>
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc9e:	f7f4 faf3 	bl	8000288 <__aeabi_dsub>
 800bca2:	3530      	adds	r5, #48	@ 0x30
 800bca4:	4602      	mov	r2, r0
 800bca6:	460b      	mov	r3, r1
 800bca8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bcac:	f806 5b01 	strb.w	r5, [r6], #1
 800bcb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bcb4:	f7f4 ff12 	bl	8000adc <__aeabi_dcmplt>
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	d172      	bne.n	800bda2 <_dtoa_r+0x622>
 800bcbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcc0:	4911      	ldr	r1, [pc, #68]	@ (800bd08 <_dtoa_r+0x588>)
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	f7f4 fae0 	bl	8000288 <__aeabi_dsub>
 800bcc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bccc:	f7f4 ff06 	bl	8000adc <__aeabi_dcmplt>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	f040 80b4 	bne.w	800be3e <_dtoa_r+0x6be>
 800bcd6:	42a6      	cmp	r6, r4
 800bcd8:	f43f af70 	beq.w	800bbbc <_dtoa_r+0x43c>
 800bcdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bce0:	4b0a      	ldr	r3, [pc, #40]	@ (800bd0c <_dtoa_r+0x58c>)
 800bce2:	2200      	movs	r2, #0
 800bce4:	f7f4 fc88 	bl	80005f8 <__aeabi_dmul>
 800bce8:	4b08      	ldr	r3, [pc, #32]	@ (800bd0c <_dtoa_r+0x58c>)
 800bcea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bcee:	2200      	movs	r2, #0
 800bcf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcf4:	f7f4 fc80 	bl	80005f8 <__aeabi_dmul>
 800bcf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcfc:	e7c4      	b.n	800bc88 <_dtoa_r+0x508>
 800bcfe:	bf00      	nop
 800bd00:	0800d470 	.word	0x0800d470
 800bd04:	0800d448 	.word	0x0800d448
 800bd08:	3ff00000 	.word	0x3ff00000
 800bd0c:	40240000 	.word	0x40240000
 800bd10:	401c0000 	.word	0x401c0000
 800bd14:	40140000 	.word	0x40140000
 800bd18:	3fe00000 	.word	0x3fe00000
 800bd1c:	4631      	mov	r1, r6
 800bd1e:	4628      	mov	r0, r5
 800bd20:	f7f4 fc6a 	bl	80005f8 <__aeabi_dmul>
 800bd24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd28:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bd2a:	4656      	mov	r6, sl
 800bd2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd30:	f7f4 ff12 	bl	8000b58 <__aeabi_d2iz>
 800bd34:	4605      	mov	r5, r0
 800bd36:	f7f4 fbf5 	bl	8000524 <__aeabi_i2d>
 800bd3a:	4602      	mov	r2, r0
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd42:	f7f4 faa1 	bl	8000288 <__aeabi_dsub>
 800bd46:	3530      	adds	r5, #48	@ 0x30
 800bd48:	f806 5b01 	strb.w	r5, [r6], #1
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	42a6      	cmp	r6, r4
 800bd52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd56:	f04f 0200 	mov.w	r2, #0
 800bd5a:	d124      	bne.n	800bda6 <_dtoa_r+0x626>
 800bd5c:	4baf      	ldr	r3, [pc, #700]	@ (800c01c <_dtoa_r+0x89c>)
 800bd5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bd62:	f7f4 fa93 	bl	800028c <__adddf3>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd6e:	f7f4 fed3 	bl	8000b18 <__aeabi_dcmpgt>
 800bd72:	2800      	cmp	r0, #0
 800bd74:	d163      	bne.n	800be3e <_dtoa_r+0x6be>
 800bd76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd7a:	49a8      	ldr	r1, [pc, #672]	@ (800c01c <_dtoa_r+0x89c>)
 800bd7c:	2000      	movs	r0, #0
 800bd7e:	f7f4 fa83 	bl	8000288 <__aeabi_dsub>
 800bd82:	4602      	mov	r2, r0
 800bd84:	460b      	mov	r3, r1
 800bd86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd8a:	f7f4 fea7 	bl	8000adc <__aeabi_dcmplt>
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	f43f af14 	beq.w	800bbbc <_dtoa_r+0x43c>
 800bd94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bd96:	1e73      	subs	r3, r6, #1
 800bd98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd9e:	2b30      	cmp	r3, #48	@ 0x30
 800bda0:	d0f8      	beq.n	800bd94 <_dtoa_r+0x614>
 800bda2:	4647      	mov	r7, r8
 800bda4:	e03b      	b.n	800be1e <_dtoa_r+0x69e>
 800bda6:	4b9e      	ldr	r3, [pc, #632]	@ (800c020 <_dtoa_r+0x8a0>)
 800bda8:	f7f4 fc26 	bl	80005f8 <__aeabi_dmul>
 800bdac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bdb0:	e7bc      	b.n	800bd2c <_dtoa_r+0x5ac>
 800bdb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bdb6:	4656      	mov	r6, sl
 800bdb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	4629      	mov	r1, r5
 800bdc0:	f7f4 fd44 	bl	800084c <__aeabi_ddiv>
 800bdc4:	f7f4 fec8 	bl	8000b58 <__aeabi_d2iz>
 800bdc8:	4680      	mov	r8, r0
 800bdca:	f7f4 fbab 	bl	8000524 <__aeabi_i2d>
 800bdce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdd2:	f7f4 fc11 	bl	80005f8 <__aeabi_dmul>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	4620      	mov	r0, r4
 800bddc:	4629      	mov	r1, r5
 800bdde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bde2:	f7f4 fa51 	bl	8000288 <__aeabi_dsub>
 800bde6:	f806 4b01 	strb.w	r4, [r6], #1
 800bdea:	9d03      	ldr	r5, [sp, #12]
 800bdec:	eba6 040a 	sub.w	r4, r6, sl
 800bdf0:	42a5      	cmp	r5, r4
 800bdf2:	4602      	mov	r2, r0
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	d133      	bne.n	800be60 <_dtoa_r+0x6e0>
 800bdf8:	f7f4 fa48 	bl	800028c <__adddf3>
 800bdfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be00:	4604      	mov	r4, r0
 800be02:	460d      	mov	r5, r1
 800be04:	f7f4 fe88 	bl	8000b18 <__aeabi_dcmpgt>
 800be08:	b9c0      	cbnz	r0, 800be3c <_dtoa_r+0x6bc>
 800be0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be0e:	4620      	mov	r0, r4
 800be10:	4629      	mov	r1, r5
 800be12:	f7f4 fe59 	bl	8000ac8 <__aeabi_dcmpeq>
 800be16:	b110      	cbz	r0, 800be1e <_dtoa_r+0x69e>
 800be18:	f018 0f01 	tst.w	r8, #1
 800be1c:	d10e      	bne.n	800be3c <_dtoa_r+0x6bc>
 800be1e:	9902      	ldr	r1, [sp, #8]
 800be20:	4648      	mov	r0, r9
 800be22:	f000 fb07 	bl	800c434 <_Bfree>
 800be26:	2300      	movs	r3, #0
 800be28:	7033      	strb	r3, [r6, #0]
 800be2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800be2c:	3701      	adds	r7, #1
 800be2e:	601f      	str	r7, [r3, #0]
 800be30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be32:	2b00      	cmp	r3, #0
 800be34:	f000 824b 	beq.w	800c2ce <_dtoa_r+0xb4e>
 800be38:	601e      	str	r6, [r3, #0]
 800be3a:	e248      	b.n	800c2ce <_dtoa_r+0xb4e>
 800be3c:	46b8      	mov	r8, r7
 800be3e:	4633      	mov	r3, r6
 800be40:	461e      	mov	r6, r3
 800be42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be46:	2a39      	cmp	r2, #57	@ 0x39
 800be48:	d106      	bne.n	800be58 <_dtoa_r+0x6d8>
 800be4a:	459a      	cmp	sl, r3
 800be4c:	d1f8      	bne.n	800be40 <_dtoa_r+0x6c0>
 800be4e:	2230      	movs	r2, #48	@ 0x30
 800be50:	f108 0801 	add.w	r8, r8, #1
 800be54:	f88a 2000 	strb.w	r2, [sl]
 800be58:	781a      	ldrb	r2, [r3, #0]
 800be5a:	3201      	adds	r2, #1
 800be5c:	701a      	strb	r2, [r3, #0]
 800be5e:	e7a0      	b.n	800bda2 <_dtoa_r+0x622>
 800be60:	4b6f      	ldr	r3, [pc, #444]	@ (800c020 <_dtoa_r+0x8a0>)
 800be62:	2200      	movs	r2, #0
 800be64:	f7f4 fbc8 	bl	80005f8 <__aeabi_dmul>
 800be68:	2200      	movs	r2, #0
 800be6a:	2300      	movs	r3, #0
 800be6c:	4604      	mov	r4, r0
 800be6e:	460d      	mov	r5, r1
 800be70:	f7f4 fe2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800be74:	2800      	cmp	r0, #0
 800be76:	d09f      	beq.n	800bdb8 <_dtoa_r+0x638>
 800be78:	e7d1      	b.n	800be1e <_dtoa_r+0x69e>
 800be7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be7c:	2a00      	cmp	r2, #0
 800be7e:	f000 80ea 	beq.w	800c056 <_dtoa_r+0x8d6>
 800be82:	9a07      	ldr	r2, [sp, #28]
 800be84:	2a01      	cmp	r2, #1
 800be86:	f300 80cd 	bgt.w	800c024 <_dtoa_r+0x8a4>
 800be8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800be8c:	2a00      	cmp	r2, #0
 800be8e:	f000 80c1 	beq.w	800c014 <_dtoa_r+0x894>
 800be92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800be96:	9c08      	ldr	r4, [sp, #32]
 800be98:	9e00      	ldr	r6, [sp, #0]
 800be9a:	9a00      	ldr	r2, [sp, #0]
 800be9c:	441a      	add	r2, r3
 800be9e:	9200      	str	r2, [sp, #0]
 800bea0:	9a06      	ldr	r2, [sp, #24]
 800bea2:	2101      	movs	r1, #1
 800bea4:	441a      	add	r2, r3
 800bea6:	4648      	mov	r0, r9
 800bea8:	9206      	str	r2, [sp, #24]
 800beaa:	f000 fb77 	bl	800c59c <__i2b>
 800beae:	4605      	mov	r5, r0
 800beb0:	b166      	cbz	r6, 800becc <_dtoa_r+0x74c>
 800beb2:	9b06      	ldr	r3, [sp, #24]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	dd09      	ble.n	800becc <_dtoa_r+0x74c>
 800beb8:	42b3      	cmp	r3, r6
 800beba:	9a00      	ldr	r2, [sp, #0]
 800bebc:	bfa8      	it	ge
 800bebe:	4633      	movge	r3, r6
 800bec0:	1ad2      	subs	r2, r2, r3
 800bec2:	9200      	str	r2, [sp, #0]
 800bec4:	9a06      	ldr	r2, [sp, #24]
 800bec6:	1af6      	subs	r6, r6, r3
 800bec8:	1ad3      	subs	r3, r2, r3
 800beca:	9306      	str	r3, [sp, #24]
 800becc:	9b08      	ldr	r3, [sp, #32]
 800bece:	b30b      	cbz	r3, 800bf14 <_dtoa_r+0x794>
 800bed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	f000 80c6 	beq.w	800c064 <_dtoa_r+0x8e4>
 800bed8:	2c00      	cmp	r4, #0
 800beda:	f000 80c0 	beq.w	800c05e <_dtoa_r+0x8de>
 800bede:	4629      	mov	r1, r5
 800bee0:	4622      	mov	r2, r4
 800bee2:	4648      	mov	r0, r9
 800bee4:	f000 fc12 	bl	800c70c <__pow5mult>
 800bee8:	9a02      	ldr	r2, [sp, #8]
 800beea:	4601      	mov	r1, r0
 800beec:	4605      	mov	r5, r0
 800beee:	4648      	mov	r0, r9
 800bef0:	f000 fb6a 	bl	800c5c8 <__multiply>
 800bef4:	9902      	ldr	r1, [sp, #8]
 800bef6:	4680      	mov	r8, r0
 800bef8:	4648      	mov	r0, r9
 800befa:	f000 fa9b 	bl	800c434 <_Bfree>
 800befe:	9b08      	ldr	r3, [sp, #32]
 800bf00:	1b1b      	subs	r3, r3, r4
 800bf02:	9308      	str	r3, [sp, #32]
 800bf04:	f000 80b1 	beq.w	800c06a <_dtoa_r+0x8ea>
 800bf08:	9a08      	ldr	r2, [sp, #32]
 800bf0a:	4641      	mov	r1, r8
 800bf0c:	4648      	mov	r0, r9
 800bf0e:	f000 fbfd 	bl	800c70c <__pow5mult>
 800bf12:	9002      	str	r0, [sp, #8]
 800bf14:	2101      	movs	r1, #1
 800bf16:	4648      	mov	r0, r9
 800bf18:	f000 fb40 	bl	800c59c <__i2b>
 800bf1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf1e:	4604      	mov	r4, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	f000 81d8 	beq.w	800c2d6 <_dtoa_r+0xb56>
 800bf26:	461a      	mov	r2, r3
 800bf28:	4601      	mov	r1, r0
 800bf2a:	4648      	mov	r0, r9
 800bf2c:	f000 fbee 	bl	800c70c <__pow5mult>
 800bf30:	9b07      	ldr	r3, [sp, #28]
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	4604      	mov	r4, r0
 800bf36:	f300 809f 	bgt.w	800c078 <_dtoa_r+0x8f8>
 800bf3a:	9b04      	ldr	r3, [sp, #16]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	f040 8097 	bne.w	800c070 <_dtoa_r+0x8f0>
 800bf42:	9b05      	ldr	r3, [sp, #20]
 800bf44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	f040 8093 	bne.w	800c074 <_dtoa_r+0x8f4>
 800bf4e:	9b05      	ldr	r3, [sp, #20]
 800bf50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf54:	0d1b      	lsrs	r3, r3, #20
 800bf56:	051b      	lsls	r3, r3, #20
 800bf58:	b133      	cbz	r3, 800bf68 <_dtoa_r+0x7e8>
 800bf5a:	9b00      	ldr	r3, [sp, #0]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	9b06      	ldr	r3, [sp, #24]
 800bf62:	3301      	adds	r3, #1
 800bf64:	9306      	str	r3, [sp, #24]
 800bf66:	2301      	movs	r3, #1
 800bf68:	9308      	str	r3, [sp, #32]
 800bf6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	f000 81b8 	beq.w	800c2e2 <_dtoa_r+0xb62>
 800bf72:	6923      	ldr	r3, [r4, #16]
 800bf74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf78:	6918      	ldr	r0, [r3, #16]
 800bf7a:	f000 fac3 	bl	800c504 <__hi0bits>
 800bf7e:	f1c0 0020 	rsb	r0, r0, #32
 800bf82:	9b06      	ldr	r3, [sp, #24]
 800bf84:	4418      	add	r0, r3
 800bf86:	f010 001f 	ands.w	r0, r0, #31
 800bf8a:	f000 8082 	beq.w	800c092 <_dtoa_r+0x912>
 800bf8e:	f1c0 0320 	rsb	r3, r0, #32
 800bf92:	2b04      	cmp	r3, #4
 800bf94:	dd73      	ble.n	800c07e <_dtoa_r+0x8fe>
 800bf96:	9b00      	ldr	r3, [sp, #0]
 800bf98:	f1c0 001c 	rsb	r0, r0, #28
 800bf9c:	4403      	add	r3, r0
 800bf9e:	9300      	str	r3, [sp, #0]
 800bfa0:	9b06      	ldr	r3, [sp, #24]
 800bfa2:	4403      	add	r3, r0
 800bfa4:	4406      	add	r6, r0
 800bfa6:	9306      	str	r3, [sp, #24]
 800bfa8:	9b00      	ldr	r3, [sp, #0]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	dd05      	ble.n	800bfba <_dtoa_r+0x83a>
 800bfae:	9902      	ldr	r1, [sp, #8]
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	4648      	mov	r0, r9
 800bfb4:	f000 fc04 	bl	800c7c0 <__lshift>
 800bfb8:	9002      	str	r0, [sp, #8]
 800bfba:	9b06      	ldr	r3, [sp, #24]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	dd05      	ble.n	800bfcc <_dtoa_r+0x84c>
 800bfc0:	4621      	mov	r1, r4
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	4648      	mov	r0, r9
 800bfc6:	f000 fbfb 	bl	800c7c0 <__lshift>
 800bfca:	4604      	mov	r4, r0
 800bfcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d061      	beq.n	800c096 <_dtoa_r+0x916>
 800bfd2:	9802      	ldr	r0, [sp, #8]
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	f000 fc5f 	bl	800c898 <__mcmp>
 800bfda:	2800      	cmp	r0, #0
 800bfdc:	da5b      	bge.n	800c096 <_dtoa_r+0x916>
 800bfde:	2300      	movs	r3, #0
 800bfe0:	9902      	ldr	r1, [sp, #8]
 800bfe2:	220a      	movs	r2, #10
 800bfe4:	4648      	mov	r0, r9
 800bfe6:	f000 fa47 	bl	800c478 <__multadd>
 800bfea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfec:	9002      	str	r0, [sp, #8]
 800bfee:	f107 38ff 	add.w	r8, r7, #4294967295
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f000 8177 	beq.w	800c2e6 <_dtoa_r+0xb66>
 800bff8:	4629      	mov	r1, r5
 800bffa:	2300      	movs	r3, #0
 800bffc:	220a      	movs	r2, #10
 800bffe:	4648      	mov	r0, r9
 800c000:	f000 fa3a 	bl	800c478 <__multadd>
 800c004:	f1bb 0f00 	cmp.w	fp, #0
 800c008:	4605      	mov	r5, r0
 800c00a:	dc6f      	bgt.n	800c0ec <_dtoa_r+0x96c>
 800c00c:	9b07      	ldr	r3, [sp, #28]
 800c00e:	2b02      	cmp	r3, #2
 800c010:	dc49      	bgt.n	800c0a6 <_dtoa_r+0x926>
 800c012:	e06b      	b.n	800c0ec <_dtoa_r+0x96c>
 800c014:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c016:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c01a:	e73c      	b.n	800be96 <_dtoa_r+0x716>
 800c01c:	3fe00000 	.word	0x3fe00000
 800c020:	40240000 	.word	0x40240000
 800c024:	9b03      	ldr	r3, [sp, #12]
 800c026:	1e5c      	subs	r4, r3, #1
 800c028:	9b08      	ldr	r3, [sp, #32]
 800c02a:	42a3      	cmp	r3, r4
 800c02c:	db09      	blt.n	800c042 <_dtoa_r+0x8c2>
 800c02e:	1b1c      	subs	r4, r3, r4
 800c030:	9b03      	ldr	r3, [sp, #12]
 800c032:	2b00      	cmp	r3, #0
 800c034:	f6bf af30 	bge.w	800be98 <_dtoa_r+0x718>
 800c038:	9b00      	ldr	r3, [sp, #0]
 800c03a:	9a03      	ldr	r2, [sp, #12]
 800c03c:	1a9e      	subs	r6, r3, r2
 800c03e:	2300      	movs	r3, #0
 800c040:	e72b      	b.n	800be9a <_dtoa_r+0x71a>
 800c042:	9b08      	ldr	r3, [sp, #32]
 800c044:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c046:	9408      	str	r4, [sp, #32]
 800c048:	1ae3      	subs	r3, r4, r3
 800c04a:	441a      	add	r2, r3
 800c04c:	9e00      	ldr	r6, [sp, #0]
 800c04e:	9b03      	ldr	r3, [sp, #12]
 800c050:	920d      	str	r2, [sp, #52]	@ 0x34
 800c052:	2400      	movs	r4, #0
 800c054:	e721      	b.n	800be9a <_dtoa_r+0x71a>
 800c056:	9c08      	ldr	r4, [sp, #32]
 800c058:	9e00      	ldr	r6, [sp, #0]
 800c05a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c05c:	e728      	b.n	800beb0 <_dtoa_r+0x730>
 800c05e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c062:	e751      	b.n	800bf08 <_dtoa_r+0x788>
 800c064:	9a08      	ldr	r2, [sp, #32]
 800c066:	9902      	ldr	r1, [sp, #8]
 800c068:	e750      	b.n	800bf0c <_dtoa_r+0x78c>
 800c06a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c06e:	e751      	b.n	800bf14 <_dtoa_r+0x794>
 800c070:	2300      	movs	r3, #0
 800c072:	e779      	b.n	800bf68 <_dtoa_r+0x7e8>
 800c074:	9b04      	ldr	r3, [sp, #16]
 800c076:	e777      	b.n	800bf68 <_dtoa_r+0x7e8>
 800c078:	2300      	movs	r3, #0
 800c07a:	9308      	str	r3, [sp, #32]
 800c07c:	e779      	b.n	800bf72 <_dtoa_r+0x7f2>
 800c07e:	d093      	beq.n	800bfa8 <_dtoa_r+0x828>
 800c080:	9a00      	ldr	r2, [sp, #0]
 800c082:	331c      	adds	r3, #28
 800c084:	441a      	add	r2, r3
 800c086:	9200      	str	r2, [sp, #0]
 800c088:	9a06      	ldr	r2, [sp, #24]
 800c08a:	441a      	add	r2, r3
 800c08c:	441e      	add	r6, r3
 800c08e:	9206      	str	r2, [sp, #24]
 800c090:	e78a      	b.n	800bfa8 <_dtoa_r+0x828>
 800c092:	4603      	mov	r3, r0
 800c094:	e7f4      	b.n	800c080 <_dtoa_r+0x900>
 800c096:	9b03      	ldr	r3, [sp, #12]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	46b8      	mov	r8, r7
 800c09c:	dc20      	bgt.n	800c0e0 <_dtoa_r+0x960>
 800c09e:	469b      	mov	fp, r3
 800c0a0:	9b07      	ldr	r3, [sp, #28]
 800c0a2:	2b02      	cmp	r3, #2
 800c0a4:	dd1e      	ble.n	800c0e4 <_dtoa_r+0x964>
 800c0a6:	f1bb 0f00 	cmp.w	fp, #0
 800c0aa:	f47f adb1 	bne.w	800bc10 <_dtoa_r+0x490>
 800c0ae:	4621      	mov	r1, r4
 800c0b0:	465b      	mov	r3, fp
 800c0b2:	2205      	movs	r2, #5
 800c0b4:	4648      	mov	r0, r9
 800c0b6:	f000 f9df 	bl	800c478 <__multadd>
 800c0ba:	4601      	mov	r1, r0
 800c0bc:	4604      	mov	r4, r0
 800c0be:	9802      	ldr	r0, [sp, #8]
 800c0c0:	f000 fbea 	bl	800c898 <__mcmp>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	f77f ada3 	ble.w	800bc10 <_dtoa_r+0x490>
 800c0ca:	4656      	mov	r6, sl
 800c0cc:	2331      	movs	r3, #49	@ 0x31
 800c0ce:	f806 3b01 	strb.w	r3, [r6], #1
 800c0d2:	f108 0801 	add.w	r8, r8, #1
 800c0d6:	e59f      	b.n	800bc18 <_dtoa_r+0x498>
 800c0d8:	9c03      	ldr	r4, [sp, #12]
 800c0da:	46b8      	mov	r8, r7
 800c0dc:	4625      	mov	r5, r4
 800c0de:	e7f4      	b.n	800c0ca <_dtoa_r+0x94a>
 800c0e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c0e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f000 8101 	beq.w	800c2ee <_dtoa_r+0xb6e>
 800c0ec:	2e00      	cmp	r6, #0
 800c0ee:	dd05      	ble.n	800c0fc <_dtoa_r+0x97c>
 800c0f0:	4629      	mov	r1, r5
 800c0f2:	4632      	mov	r2, r6
 800c0f4:	4648      	mov	r0, r9
 800c0f6:	f000 fb63 	bl	800c7c0 <__lshift>
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	9b08      	ldr	r3, [sp, #32]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d05c      	beq.n	800c1bc <_dtoa_r+0xa3c>
 800c102:	6869      	ldr	r1, [r5, #4]
 800c104:	4648      	mov	r0, r9
 800c106:	f000 f955 	bl	800c3b4 <_Balloc>
 800c10a:	4606      	mov	r6, r0
 800c10c:	b928      	cbnz	r0, 800c11a <_dtoa_r+0x99a>
 800c10e:	4b82      	ldr	r3, [pc, #520]	@ (800c318 <_dtoa_r+0xb98>)
 800c110:	4602      	mov	r2, r0
 800c112:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c116:	f7ff bb4a 	b.w	800b7ae <_dtoa_r+0x2e>
 800c11a:	692a      	ldr	r2, [r5, #16]
 800c11c:	3202      	adds	r2, #2
 800c11e:	0092      	lsls	r2, r2, #2
 800c120:	f105 010c 	add.w	r1, r5, #12
 800c124:	300c      	adds	r0, #12
 800c126:	f000 ff85 	bl	800d034 <memcpy>
 800c12a:	2201      	movs	r2, #1
 800c12c:	4631      	mov	r1, r6
 800c12e:	4648      	mov	r0, r9
 800c130:	f000 fb46 	bl	800c7c0 <__lshift>
 800c134:	f10a 0301 	add.w	r3, sl, #1
 800c138:	9300      	str	r3, [sp, #0]
 800c13a:	eb0a 030b 	add.w	r3, sl, fp
 800c13e:	9308      	str	r3, [sp, #32]
 800c140:	9b04      	ldr	r3, [sp, #16]
 800c142:	f003 0301 	and.w	r3, r3, #1
 800c146:	462f      	mov	r7, r5
 800c148:	9306      	str	r3, [sp, #24]
 800c14a:	4605      	mov	r5, r0
 800c14c:	9b00      	ldr	r3, [sp, #0]
 800c14e:	9802      	ldr	r0, [sp, #8]
 800c150:	4621      	mov	r1, r4
 800c152:	f103 3bff 	add.w	fp, r3, #4294967295
 800c156:	f7ff fa8b 	bl	800b670 <quorem>
 800c15a:	4603      	mov	r3, r0
 800c15c:	3330      	adds	r3, #48	@ 0x30
 800c15e:	9003      	str	r0, [sp, #12]
 800c160:	4639      	mov	r1, r7
 800c162:	9802      	ldr	r0, [sp, #8]
 800c164:	9309      	str	r3, [sp, #36]	@ 0x24
 800c166:	f000 fb97 	bl	800c898 <__mcmp>
 800c16a:	462a      	mov	r2, r5
 800c16c:	9004      	str	r0, [sp, #16]
 800c16e:	4621      	mov	r1, r4
 800c170:	4648      	mov	r0, r9
 800c172:	f000 fbad 	bl	800c8d0 <__mdiff>
 800c176:	68c2      	ldr	r2, [r0, #12]
 800c178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c17a:	4606      	mov	r6, r0
 800c17c:	bb02      	cbnz	r2, 800c1c0 <_dtoa_r+0xa40>
 800c17e:	4601      	mov	r1, r0
 800c180:	9802      	ldr	r0, [sp, #8]
 800c182:	f000 fb89 	bl	800c898 <__mcmp>
 800c186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c188:	4602      	mov	r2, r0
 800c18a:	4631      	mov	r1, r6
 800c18c:	4648      	mov	r0, r9
 800c18e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c190:	9309      	str	r3, [sp, #36]	@ 0x24
 800c192:	f000 f94f 	bl	800c434 <_Bfree>
 800c196:	9b07      	ldr	r3, [sp, #28]
 800c198:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c19a:	9e00      	ldr	r6, [sp, #0]
 800c19c:	ea42 0103 	orr.w	r1, r2, r3
 800c1a0:	9b06      	ldr	r3, [sp, #24]
 800c1a2:	4319      	orrs	r1, r3
 800c1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a6:	d10d      	bne.n	800c1c4 <_dtoa_r+0xa44>
 800c1a8:	2b39      	cmp	r3, #57	@ 0x39
 800c1aa:	d027      	beq.n	800c1fc <_dtoa_r+0xa7c>
 800c1ac:	9a04      	ldr	r2, [sp, #16]
 800c1ae:	2a00      	cmp	r2, #0
 800c1b0:	dd01      	ble.n	800c1b6 <_dtoa_r+0xa36>
 800c1b2:	9b03      	ldr	r3, [sp, #12]
 800c1b4:	3331      	adds	r3, #49	@ 0x31
 800c1b6:	f88b 3000 	strb.w	r3, [fp]
 800c1ba:	e52e      	b.n	800bc1a <_dtoa_r+0x49a>
 800c1bc:	4628      	mov	r0, r5
 800c1be:	e7b9      	b.n	800c134 <_dtoa_r+0x9b4>
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	e7e2      	b.n	800c18a <_dtoa_r+0xa0a>
 800c1c4:	9904      	ldr	r1, [sp, #16]
 800c1c6:	2900      	cmp	r1, #0
 800c1c8:	db04      	blt.n	800c1d4 <_dtoa_r+0xa54>
 800c1ca:	9807      	ldr	r0, [sp, #28]
 800c1cc:	4301      	orrs	r1, r0
 800c1ce:	9806      	ldr	r0, [sp, #24]
 800c1d0:	4301      	orrs	r1, r0
 800c1d2:	d120      	bne.n	800c216 <_dtoa_r+0xa96>
 800c1d4:	2a00      	cmp	r2, #0
 800c1d6:	ddee      	ble.n	800c1b6 <_dtoa_r+0xa36>
 800c1d8:	9902      	ldr	r1, [sp, #8]
 800c1da:	9300      	str	r3, [sp, #0]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	4648      	mov	r0, r9
 800c1e0:	f000 faee 	bl	800c7c0 <__lshift>
 800c1e4:	4621      	mov	r1, r4
 800c1e6:	9002      	str	r0, [sp, #8]
 800c1e8:	f000 fb56 	bl	800c898 <__mcmp>
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	9b00      	ldr	r3, [sp, #0]
 800c1f0:	dc02      	bgt.n	800c1f8 <_dtoa_r+0xa78>
 800c1f2:	d1e0      	bne.n	800c1b6 <_dtoa_r+0xa36>
 800c1f4:	07da      	lsls	r2, r3, #31
 800c1f6:	d5de      	bpl.n	800c1b6 <_dtoa_r+0xa36>
 800c1f8:	2b39      	cmp	r3, #57	@ 0x39
 800c1fa:	d1da      	bne.n	800c1b2 <_dtoa_r+0xa32>
 800c1fc:	2339      	movs	r3, #57	@ 0x39
 800c1fe:	f88b 3000 	strb.w	r3, [fp]
 800c202:	4633      	mov	r3, r6
 800c204:	461e      	mov	r6, r3
 800c206:	3b01      	subs	r3, #1
 800c208:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c20c:	2a39      	cmp	r2, #57	@ 0x39
 800c20e:	d04e      	beq.n	800c2ae <_dtoa_r+0xb2e>
 800c210:	3201      	adds	r2, #1
 800c212:	701a      	strb	r2, [r3, #0]
 800c214:	e501      	b.n	800bc1a <_dtoa_r+0x49a>
 800c216:	2a00      	cmp	r2, #0
 800c218:	dd03      	ble.n	800c222 <_dtoa_r+0xaa2>
 800c21a:	2b39      	cmp	r3, #57	@ 0x39
 800c21c:	d0ee      	beq.n	800c1fc <_dtoa_r+0xa7c>
 800c21e:	3301      	adds	r3, #1
 800c220:	e7c9      	b.n	800c1b6 <_dtoa_r+0xa36>
 800c222:	9a00      	ldr	r2, [sp, #0]
 800c224:	9908      	ldr	r1, [sp, #32]
 800c226:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c22a:	428a      	cmp	r2, r1
 800c22c:	d028      	beq.n	800c280 <_dtoa_r+0xb00>
 800c22e:	9902      	ldr	r1, [sp, #8]
 800c230:	2300      	movs	r3, #0
 800c232:	220a      	movs	r2, #10
 800c234:	4648      	mov	r0, r9
 800c236:	f000 f91f 	bl	800c478 <__multadd>
 800c23a:	42af      	cmp	r7, r5
 800c23c:	9002      	str	r0, [sp, #8]
 800c23e:	f04f 0300 	mov.w	r3, #0
 800c242:	f04f 020a 	mov.w	r2, #10
 800c246:	4639      	mov	r1, r7
 800c248:	4648      	mov	r0, r9
 800c24a:	d107      	bne.n	800c25c <_dtoa_r+0xadc>
 800c24c:	f000 f914 	bl	800c478 <__multadd>
 800c250:	4607      	mov	r7, r0
 800c252:	4605      	mov	r5, r0
 800c254:	9b00      	ldr	r3, [sp, #0]
 800c256:	3301      	adds	r3, #1
 800c258:	9300      	str	r3, [sp, #0]
 800c25a:	e777      	b.n	800c14c <_dtoa_r+0x9cc>
 800c25c:	f000 f90c 	bl	800c478 <__multadd>
 800c260:	4629      	mov	r1, r5
 800c262:	4607      	mov	r7, r0
 800c264:	2300      	movs	r3, #0
 800c266:	220a      	movs	r2, #10
 800c268:	4648      	mov	r0, r9
 800c26a:	f000 f905 	bl	800c478 <__multadd>
 800c26e:	4605      	mov	r5, r0
 800c270:	e7f0      	b.n	800c254 <_dtoa_r+0xad4>
 800c272:	f1bb 0f00 	cmp.w	fp, #0
 800c276:	bfcc      	ite	gt
 800c278:	465e      	movgt	r6, fp
 800c27a:	2601      	movle	r6, #1
 800c27c:	4456      	add	r6, sl
 800c27e:	2700      	movs	r7, #0
 800c280:	9902      	ldr	r1, [sp, #8]
 800c282:	9300      	str	r3, [sp, #0]
 800c284:	2201      	movs	r2, #1
 800c286:	4648      	mov	r0, r9
 800c288:	f000 fa9a 	bl	800c7c0 <__lshift>
 800c28c:	4621      	mov	r1, r4
 800c28e:	9002      	str	r0, [sp, #8]
 800c290:	f000 fb02 	bl	800c898 <__mcmp>
 800c294:	2800      	cmp	r0, #0
 800c296:	dcb4      	bgt.n	800c202 <_dtoa_r+0xa82>
 800c298:	d102      	bne.n	800c2a0 <_dtoa_r+0xb20>
 800c29a:	9b00      	ldr	r3, [sp, #0]
 800c29c:	07db      	lsls	r3, r3, #31
 800c29e:	d4b0      	bmi.n	800c202 <_dtoa_r+0xa82>
 800c2a0:	4633      	mov	r3, r6
 800c2a2:	461e      	mov	r6, r3
 800c2a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c2a8:	2a30      	cmp	r2, #48	@ 0x30
 800c2aa:	d0fa      	beq.n	800c2a2 <_dtoa_r+0xb22>
 800c2ac:	e4b5      	b.n	800bc1a <_dtoa_r+0x49a>
 800c2ae:	459a      	cmp	sl, r3
 800c2b0:	d1a8      	bne.n	800c204 <_dtoa_r+0xa84>
 800c2b2:	2331      	movs	r3, #49	@ 0x31
 800c2b4:	f108 0801 	add.w	r8, r8, #1
 800c2b8:	f88a 3000 	strb.w	r3, [sl]
 800c2bc:	e4ad      	b.n	800bc1a <_dtoa_r+0x49a>
 800c2be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c31c <_dtoa_r+0xb9c>
 800c2c4:	b11b      	cbz	r3, 800c2ce <_dtoa_r+0xb4e>
 800c2c6:	f10a 0308 	add.w	r3, sl, #8
 800c2ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c2cc:	6013      	str	r3, [r2, #0]
 800c2ce:	4650      	mov	r0, sl
 800c2d0:	b017      	add	sp, #92	@ 0x5c
 800c2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d6:	9b07      	ldr	r3, [sp, #28]
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	f77f ae2e 	ble.w	800bf3a <_dtoa_r+0x7ba>
 800c2de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2e0:	9308      	str	r3, [sp, #32]
 800c2e2:	2001      	movs	r0, #1
 800c2e4:	e64d      	b.n	800bf82 <_dtoa_r+0x802>
 800c2e6:	f1bb 0f00 	cmp.w	fp, #0
 800c2ea:	f77f aed9 	ble.w	800c0a0 <_dtoa_r+0x920>
 800c2ee:	4656      	mov	r6, sl
 800c2f0:	9802      	ldr	r0, [sp, #8]
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	f7ff f9bc 	bl	800b670 <quorem>
 800c2f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c2fc:	f806 3b01 	strb.w	r3, [r6], #1
 800c300:	eba6 020a 	sub.w	r2, r6, sl
 800c304:	4593      	cmp	fp, r2
 800c306:	ddb4      	ble.n	800c272 <_dtoa_r+0xaf2>
 800c308:	9902      	ldr	r1, [sp, #8]
 800c30a:	2300      	movs	r3, #0
 800c30c:	220a      	movs	r2, #10
 800c30e:	4648      	mov	r0, r9
 800c310:	f000 f8b2 	bl	800c478 <__multadd>
 800c314:	9002      	str	r0, [sp, #8]
 800c316:	e7eb      	b.n	800c2f0 <_dtoa_r+0xb70>
 800c318:	0800d3b4 	.word	0x0800d3b4
 800c31c:	0800d338 	.word	0x0800d338

0800c320 <_free_r>:
 800c320:	b538      	push	{r3, r4, r5, lr}
 800c322:	4605      	mov	r5, r0
 800c324:	2900      	cmp	r1, #0
 800c326:	d041      	beq.n	800c3ac <_free_r+0x8c>
 800c328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c32c:	1f0c      	subs	r4, r1, #4
 800c32e:	2b00      	cmp	r3, #0
 800c330:	bfb8      	it	lt
 800c332:	18e4      	addlt	r4, r4, r3
 800c334:	f7fe fb8c 	bl	800aa50 <__malloc_lock>
 800c338:	4a1d      	ldr	r2, [pc, #116]	@ (800c3b0 <_free_r+0x90>)
 800c33a:	6813      	ldr	r3, [r2, #0]
 800c33c:	b933      	cbnz	r3, 800c34c <_free_r+0x2c>
 800c33e:	6063      	str	r3, [r4, #4]
 800c340:	6014      	str	r4, [r2, #0]
 800c342:	4628      	mov	r0, r5
 800c344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c348:	f7fe bb88 	b.w	800aa5c <__malloc_unlock>
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	d908      	bls.n	800c362 <_free_r+0x42>
 800c350:	6820      	ldr	r0, [r4, #0]
 800c352:	1821      	adds	r1, r4, r0
 800c354:	428b      	cmp	r3, r1
 800c356:	bf01      	itttt	eq
 800c358:	6819      	ldreq	r1, [r3, #0]
 800c35a:	685b      	ldreq	r3, [r3, #4]
 800c35c:	1809      	addeq	r1, r1, r0
 800c35e:	6021      	streq	r1, [r4, #0]
 800c360:	e7ed      	b.n	800c33e <_free_r+0x1e>
 800c362:	461a      	mov	r2, r3
 800c364:	685b      	ldr	r3, [r3, #4]
 800c366:	b10b      	cbz	r3, 800c36c <_free_r+0x4c>
 800c368:	42a3      	cmp	r3, r4
 800c36a:	d9fa      	bls.n	800c362 <_free_r+0x42>
 800c36c:	6811      	ldr	r1, [r2, #0]
 800c36e:	1850      	adds	r0, r2, r1
 800c370:	42a0      	cmp	r0, r4
 800c372:	d10b      	bne.n	800c38c <_free_r+0x6c>
 800c374:	6820      	ldr	r0, [r4, #0]
 800c376:	4401      	add	r1, r0
 800c378:	1850      	adds	r0, r2, r1
 800c37a:	4283      	cmp	r3, r0
 800c37c:	6011      	str	r1, [r2, #0]
 800c37e:	d1e0      	bne.n	800c342 <_free_r+0x22>
 800c380:	6818      	ldr	r0, [r3, #0]
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	6053      	str	r3, [r2, #4]
 800c386:	4408      	add	r0, r1
 800c388:	6010      	str	r0, [r2, #0]
 800c38a:	e7da      	b.n	800c342 <_free_r+0x22>
 800c38c:	d902      	bls.n	800c394 <_free_r+0x74>
 800c38e:	230c      	movs	r3, #12
 800c390:	602b      	str	r3, [r5, #0]
 800c392:	e7d6      	b.n	800c342 <_free_r+0x22>
 800c394:	6820      	ldr	r0, [r4, #0]
 800c396:	1821      	adds	r1, r4, r0
 800c398:	428b      	cmp	r3, r1
 800c39a:	bf04      	itt	eq
 800c39c:	6819      	ldreq	r1, [r3, #0]
 800c39e:	685b      	ldreq	r3, [r3, #4]
 800c3a0:	6063      	str	r3, [r4, #4]
 800c3a2:	bf04      	itt	eq
 800c3a4:	1809      	addeq	r1, r1, r0
 800c3a6:	6021      	streq	r1, [r4, #0]
 800c3a8:	6054      	str	r4, [r2, #4]
 800c3aa:	e7ca      	b.n	800c342 <_free_r+0x22>
 800c3ac:	bd38      	pop	{r3, r4, r5, pc}
 800c3ae:	bf00      	nop
 800c3b0:	20001fb0 	.word	0x20001fb0

0800c3b4 <_Balloc>:
 800c3b4:	b570      	push	{r4, r5, r6, lr}
 800c3b6:	69c6      	ldr	r6, [r0, #28]
 800c3b8:	4604      	mov	r4, r0
 800c3ba:	460d      	mov	r5, r1
 800c3bc:	b976      	cbnz	r6, 800c3dc <_Balloc+0x28>
 800c3be:	2010      	movs	r0, #16
 800c3c0:	f7fe fa9c 	bl	800a8fc <malloc>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	61e0      	str	r0, [r4, #28]
 800c3c8:	b920      	cbnz	r0, 800c3d4 <_Balloc+0x20>
 800c3ca:	4b18      	ldr	r3, [pc, #96]	@ (800c42c <_Balloc+0x78>)
 800c3cc:	4818      	ldr	r0, [pc, #96]	@ (800c430 <_Balloc+0x7c>)
 800c3ce:	216b      	movs	r1, #107	@ 0x6b
 800c3d0:	f7fe fa76 	bl	800a8c0 <__assert_func>
 800c3d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c3d8:	6006      	str	r6, [r0, #0]
 800c3da:	60c6      	str	r6, [r0, #12]
 800c3dc:	69e6      	ldr	r6, [r4, #28]
 800c3de:	68f3      	ldr	r3, [r6, #12]
 800c3e0:	b183      	cbz	r3, 800c404 <_Balloc+0x50>
 800c3e2:	69e3      	ldr	r3, [r4, #28]
 800c3e4:	68db      	ldr	r3, [r3, #12]
 800c3e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c3ea:	b9b8      	cbnz	r0, 800c41c <_Balloc+0x68>
 800c3ec:	2101      	movs	r1, #1
 800c3ee:	fa01 f605 	lsl.w	r6, r1, r5
 800c3f2:	1d72      	adds	r2, r6, #5
 800c3f4:	0092      	lsls	r2, r2, #2
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fe2a 	bl	800d050 <_calloc_r>
 800c3fc:	b160      	cbz	r0, 800c418 <_Balloc+0x64>
 800c3fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c402:	e00e      	b.n	800c422 <_Balloc+0x6e>
 800c404:	2221      	movs	r2, #33	@ 0x21
 800c406:	2104      	movs	r1, #4
 800c408:	4620      	mov	r0, r4
 800c40a:	f000 fe21 	bl	800d050 <_calloc_r>
 800c40e:	69e3      	ldr	r3, [r4, #28]
 800c410:	60f0      	str	r0, [r6, #12]
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d1e4      	bne.n	800c3e2 <_Balloc+0x2e>
 800c418:	2000      	movs	r0, #0
 800c41a:	bd70      	pop	{r4, r5, r6, pc}
 800c41c:	6802      	ldr	r2, [r0, #0]
 800c41e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c422:	2300      	movs	r3, #0
 800c424:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c428:	e7f7      	b.n	800c41a <_Balloc+0x66>
 800c42a:	bf00      	nop
 800c42c:	0800d345 	.word	0x0800d345
 800c430:	0800d3c5 	.word	0x0800d3c5

0800c434 <_Bfree>:
 800c434:	b570      	push	{r4, r5, r6, lr}
 800c436:	69c6      	ldr	r6, [r0, #28]
 800c438:	4605      	mov	r5, r0
 800c43a:	460c      	mov	r4, r1
 800c43c:	b976      	cbnz	r6, 800c45c <_Bfree+0x28>
 800c43e:	2010      	movs	r0, #16
 800c440:	f7fe fa5c 	bl	800a8fc <malloc>
 800c444:	4602      	mov	r2, r0
 800c446:	61e8      	str	r0, [r5, #28]
 800c448:	b920      	cbnz	r0, 800c454 <_Bfree+0x20>
 800c44a:	4b09      	ldr	r3, [pc, #36]	@ (800c470 <_Bfree+0x3c>)
 800c44c:	4809      	ldr	r0, [pc, #36]	@ (800c474 <_Bfree+0x40>)
 800c44e:	218f      	movs	r1, #143	@ 0x8f
 800c450:	f7fe fa36 	bl	800a8c0 <__assert_func>
 800c454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c458:	6006      	str	r6, [r0, #0]
 800c45a:	60c6      	str	r6, [r0, #12]
 800c45c:	b13c      	cbz	r4, 800c46e <_Bfree+0x3a>
 800c45e:	69eb      	ldr	r3, [r5, #28]
 800c460:	6862      	ldr	r2, [r4, #4]
 800c462:	68db      	ldr	r3, [r3, #12]
 800c464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c468:	6021      	str	r1, [r4, #0]
 800c46a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c46e:	bd70      	pop	{r4, r5, r6, pc}
 800c470:	0800d345 	.word	0x0800d345
 800c474:	0800d3c5 	.word	0x0800d3c5

0800c478 <__multadd>:
 800c478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c47c:	690d      	ldr	r5, [r1, #16]
 800c47e:	4607      	mov	r7, r0
 800c480:	460c      	mov	r4, r1
 800c482:	461e      	mov	r6, r3
 800c484:	f101 0c14 	add.w	ip, r1, #20
 800c488:	2000      	movs	r0, #0
 800c48a:	f8dc 3000 	ldr.w	r3, [ip]
 800c48e:	b299      	uxth	r1, r3
 800c490:	fb02 6101 	mla	r1, r2, r1, r6
 800c494:	0c1e      	lsrs	r6, r3, #16
 800c496:	0c0b      	lsrs	r3, r1, #16
 800c498:	fb02 3306 	mla	r3, r2, r6, r3
 800c49c:	b289      	uxth	r1, r1
 800c49e:	3001      	adds	r0, #1
 800c4a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c4a4:	4285      	cmp	r5, r0
 800c4a6:	f84c 1b04 	str.w	r1, [ip], #4
 800c4aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c4ae:	dcec      	bgt.n	800c48a <__multadd+0x12>
 800c4b0:	b30e      	cbz	r6, 800c4f6 <__multadd+0x7e>
 800c4b2:	68a3      	ldr	r3, [r4, #8]
 800c4b4:	42ab      	cmp	r3, r5
 800c4b6:	dc19      	bgt.n	800c4ec <__multadd+0x74>
 800c4b8:	6861      	ldr	r1, [r4, #4]
 800c4ba:	4638      	mov	r0, r7
 800c4bc:	3101      	adds	r1, #1
 800c4be:	f7ff ff79 	bl	800c3b4 <_Balloc>
 800c4c2:	4680      	mov	r8, r0
 800c4c4:	b928      	cbnz	r0, 800c4d2 <__multadd+0x5a>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	4b0c      	ldr	r3, [pc, #48]	@ (800c4fc <__multadd+0x84>)
 800c4ca:	480d      	ldr	r0, [pc, #52]	@ (800c500 <__multadd+0x88>)
 800c4cc:	21ba      	movs	r1, #186	@ 0xba
 800c4ce:	f7fe f9f7 	bl	800a8c0 <__assert_func>
 800c4d2:	6922      	ldr	r2, [r4, #16]
 800c4d4:	3202      	adds	r2, #2
 800c4d6:	f104 010c 	add.w	r1, r4, #12
 800c4da:	0092      	lsls	r2, r2, #2
 800c4dc:	300c      	adds	r0, #12
 800c4de:	f000 fda9 	bl	800d034 <memcpy>
 800c4e2:	4621      	mov	r1, r4
 800c4e4:	4638      	mov	r0, r7
 800c4e6:	f7ff ffa5 	bl	800c434 <_Bfree>
 800c4ea:	4644      	mov	r4, r8
 800c4ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c4f0:	3501      	adds	r5, #1
 800c4f2:	615e      	str	r6, [r3, #20]
 800c4f4:	6125      	str	r5, [r4, #16]
 800c4f6:	4620      	mov	r0, r4
 800c4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4fc:	0800d3b4 	.word	0x0800d3b4
 800c500:	0800d3c5 	.word	0x0800d3c5

0800c504 <__hi0bits>:
 800c504:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c508:	4603      	mov	r3, r0
 800c50a:	bf36      	itet	cc
 800c50c:	0403      	lslcc	r3, r0, #16
 800c50e:	2000      	movcs	r0, #0
 800c510:	2010      	movcc	r0, #16
 800c512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c516:	bf3c      	itt	cc
 800c518:	021b      	lslcc	r3, r3, #8
 800c51a:	3008      	addcc	r0, #8
 800c51c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c520:	bf3c      	itt	cc
 800c522:	011b      	lslcc	r3, r3, #4
 800c524:	3004      	addcc	r0, #4
 800c526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c52a:	bf3c      	itt	cc
 800c52c:	009b      	lslcc	r3, r3, #2
 800c52e:	3002      	addcc	r0, #2
 800c530:	2b00      	cmp	r3, #0
 800c532:	db05      	blt.n	800c540 <__hi0bits+0x3c>
 800c534:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c538:	f100 0001 	add.w	r0, r0, #1
 800c53c:	bf08      	it	eq
 800c53e:	2020      	moveq	r0, #32
 800c540:	4770      	bx	lr

0800c542 <__lo0bits>:
 800c542:	6803      	ldr	r3, [r0, #0]
 800c544:	4602      	mov	r2, r0
 800c546:	f013 0007 	ands.w	r0, r3, #7
 800c54a:	d00b      	beq.n	800c564 <__lo0bits+0x22>
 800c54c:	07d9      	lsls	r1, r3, #31
 800c54e:	d421      	bmi.n	800c594 <__lo0bits+0x52>
 800c550:	0798      	lsls	r0, r3, #30
 800c552:	bf49      	itett	mi
 800c554:	085b      	lsrmi	r3, r3, #1
 800c556:	089b      	lsrpl	r3, r3, #2
 800c558:	2001      	movmi	r0, #1
 800c55a:	6013      	strmi	r3, [r2, #0]
 800c55c:	bf5c      	itt	pl
 800c55e:	6013      	strpl	r3, [r2, #0]
 800c560:	2002      	movpl	r0, #2
 800c562:	4770      	bx	lr
 800c564:	b299      	uxth	r1, r3
 800c566:	b909      	cbnz	r1, 800c56c <__lo0bits+0x2a>
 800c568:	0c1b      	lsrs	r3, r3, #16
 800c56a:	2010      	movs	r0, #16
 800c56c:	b2d9      	uxtb	r1, r3
 800c56e:	b909      	cbnz	r1, 800c574 <__lo0bits+0x32>
 800c570:	3008      	adds	r0, #8
 800c572:	0a1b      	lsrs	r3, r3, #8
 800c574:	0719      	lsls	r1, r3, #28
 800c576:	bf04      	itt	eq
 800c578:	091b      	lsreq	r3, r3, #4
 800c57a:	3004      	addeq	r0, #4
 800c57c:	0799      	lsls	r1, r3, #30
 800c57e:	bf04      	itt	eq
 800c580:	089b      	lsreq	r3, r3, #2
 800c582:	3002      	addeq	r0, #2
 800c584:	07d9      	lsls	r1, r3, #31
 800c586:	d403      	bmi.n	800c590 <__lo0bits+0x4e>
 800c588:	085b      	lsrs	r3, r3, #1
 800c58a:	f100 0001 	add.w	r0, r0, #1
 800c58e:	d003      	beq.n	800c598 <__lo0bits+0x56>
 800c590:	6013      	str	r3, [r2, #0]
 800c592:	4770      	bx	lr
 800c594:	2000      	movs	r0, #0
 800c596:	4770      	bx	lr
 800c598:	2020      	movs	r0, #32
 800c59a:	4770      	bx	lr

0800c59c <__i2b>:
 800c59c:	b510      	push	{r4, lr}
 800c59e:	460c      	mov	r4, r1
 800c5a0:	2101      	movs	r1, #1
 800c5a2:	f7ff ff07 	bl	800c3b4 <_Balloc>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	b928      	cbnz	r0, 800c5b6 <__i2b+0x1a>
 800c5aa:	4b05      	ldr	r3, [pc, #20]	@ (800c5c0 <__i2b+0x24>)
 800c5ac:	4805      	ldr	r0, [pc, #20]	@ (800c5c4 <__i2b+0x28>)
 800c5ae:	f240 1145 	movw	r1, #325	@ 0x145
 800c5b2:	f7fe f985 	bl	800a8c0 <__assert_func>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	6144      	str	r4, [r0, #20]
 800c5ba:	6103      	str	r3, [r0, #16]
 800c5bc:	bd10      	pop	{r4, pc}
 800c5be:	bf00      	nop
 800c5c0:	0800d3b4 	.word	0x0800d3b4
 800c5c4:	0800d3c5 	.word	0x0800d3c5

0800c5c8 <__multiply>:
 800c5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5cc:	4617      	mov	r7, r2
 800c5ce:	690a      	ldr	r2, [r1, #16]
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	bfa8      	it	ge
 800c5d6:	463b      	movge	r3, r7
 800c5d8:	4689      	mov	r9, r1
 800c5da:	bfa4      	itt	ge
 800c5dc:	460f      	movge	r7, r1
 800c5de:	4699      	movge	r9, r3
 800c5e0:	693d      	ldr	r5, [r7, #16]
 800c5e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	6879      	ldr	r1, [r7, #4]
 800c5ea:	eb05 060a 	add.w	r6, r5, sl
 800c5ee:	42b3      	cmp	r3, r6
 800c5f0:	b085      	sub	sp, #20
 800c5f2:	bfb8      	it	lt
 800c5f4:	3101      	addlt	r1, #1
 800c5f6:	f7ff fedd 	bl	800c3b4 <_Balloc>
 800c5fa:	b930      	cbnz	r0, 800c60a <__multiply+0x42>
 800c5fc:	4602      	mov	r2, r0
 800c5fe:	4b41      	ldr	r3, [pc, #260]	@ (800c704 <__multiply+0x13c>)
 800c600:	4841      	ldr	r0, [pc, #260]	@ (800c708 <__multiply+0x140>)
 800c602:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c606:	f7fe f95b 	bl	800a8c0 <__assert_func>
 800c60a:	f100 0414 	add.w	r4, r0, #20
 800c60e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c612:	4623      	mov	r3, r4
 800c614:	2200      	movs	r2, #0
 800c616:	4573      	cmp	r3, lr
 800c618:	d320      	bcc.n	800c65c <__multiply+0x94>
 800c61a:	f107 0814 	add.w	r8, r7, #20
 800c61e:	f109 0114 	add.w	r1, r9, #20
 800c622:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c626:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c62a:	9302      	str	r3, [sp, #8]
 800c62c:	1beb      	subs	r3, r5, r7
 800c62e:	3b15      	subs	r3, #21
 800c630:	f023 0303 	bic.w	r3, r3, #3
 800c634:	3304      	adds	r3, #4
 800c636:	3715      	adds	r7, #21
 800c638:	42bd      	cmp	r5, r7
 800c63a:	bf38      	it	cc
 800c63c:	2304      	movcc	r3, #4
 800c63e:	9301      	str	r3, [sp, #4]
 800c640:	9b02      	ldr	r3, [sp, #8]
 800c642:	9103      	str	r1, [sp, #12]
 800c644:	428b      	cmp	r3, r1
 800c646:	d80c      	bhi.n	800c662 <__multiply+0x9a>
 800c648:	2e00      	cmp	r6, #0
 800c64a:	dd03      	ble.n	800c654 <__multiply+0x8c>
 800c64c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c650:	2b00      	cmp	r3, #0
 800c652:	d055      	beq.n	800c700 <__multiply+0x138>
 800c654:	6106      	str	r6, [r0, #16]
 800c656:	b005      	add	sp, #20
 800c658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65c:	f843 2b04 	str.w	r2, [r3], #4
 800c660:	e7d9      	b.n	800c616 <__multiply+0x4e>
 800c662:	f8b1 a000 	ldrh.w	sl, [r1]
 800c666:	f1ba 0f00 	cmp.w	sl, #0
 800c66a:	d01f      	beq.n	800c6ac <__multiply+0xe4>
 800c66c:	46c4      	mov	ip, r8
 800c66e:	46a1      	mov	r9, r4
 800c670:	2700      	movs	r7, #0
 800c672:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c676:	f8d9 3000 	ldr.w	r3, [r9]
 800c67a:	fa1f fb82 	uxth.w	fp, r2
 800c67e:	b29b      	uxth	r3, r3
 800c680:	fb0a 330b 	mla	r3, sl, fp, r3
 800c684:	443b      	add	r3, r7
 800c686:	f8d9 7000 	ldr.w	r7, [r9]
 800c68a:	0c12      	lsrs	r2, r2, #16
 800c68c:	0c3f      	lsrs	r7, r7, #16
 800c68e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c692:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c696:	b29b      	uxth	r3, r3
 800c698:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c69c:	4565      	cmp	r5, ip
 800c69e:	f849 3b04 	str.w	r3, [r9], #4
 800c6a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c6a6:	d8e4      	bhi.n	800c672 <__multiply+0xaa>
 800c6a8:	9b01      	ldr	r3, [sp, #4]
 800c6aa:	50e7      	str	r7, [r4, r3]
 800c6ac:	9b03      	ldr	r3, [sp, #12]
 800c6ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c6b2:	3104      	adds	r1, #4
 800c6b4:	f1b9 0f00 	cmp.w	r9, #0
 800c6b8:	d020      	beq.n	800c6fc <__multiply+0x134>
 800c6ba:	6823      	ldr	r3, [r4, #0]
 800c6bc:	4647      	mov	r7, r8
 800c6be:	46a4      	mov	ip, r4
 800c6c0:	f04f 0a00 	mov.w	sl, #0
 800c6c4:	f8b7 b000 	ldrh.w	fp, [r7]
 800c6c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c6cc:	fb09 220b 	mla	r2, r9, fp, r2
 800c6d0:	4452      	add	r2, sl
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6d8:	f84c 3b04 	str.w	r3, [ip], #4
 800c6dc:	f857 3b04 	ldr.w	r3, [r7], #4
 800c6e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6e4:	f8bc 3000 	ldrh.w	r3, [ip]
 800c6e8:	fb09 330a 	mla	r3, r9, sl, r3
 800c6ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c6f0:	42bd      	cmp	r5, r7
 800c6f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6f6:	d8e5      	bhi.n	800c6c4 <__multiply+0xfc>
 800c6f8:	9a01      	ldr	r2, [sp, #4]
 800c6fa:	50a3      	str	r3, [r4, r2]
 800c6fc:	3404      	adds	r4, #4
 800c6fe:	e79f      	b.n	800c640 <__multiply+0x78>
 800c700:	3e01      	subs	r6, #1
 800c702:	e7a1      	b.n	800c648 <__multiply+0x80>
 800c704:	0800d3b4 	.word	0x0800d3b4
 800c708:	0800d3c5 	.word	0x0800d3c5

0800c70c <__pow5mult>:
 800c70c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c710:	4615      	mov	r5, r2
 800c712:	f012 0203 	ands.w	r2, r2, #3
 800c716:	4607      	mov	r7, r0
 800c718:	460e      	mov	r6, r1
 800c71a:	d007      	beq.n	800c72c <__pow5mult+0x20>
 800c71c:	4c25      	ldr	r4, [pc, #148]	@ (800c7b4 <__pow5mult+0xa8>)
 800c71e:	3a01      	subs	r2, #1
 800c720:	2300      	movs	r3, #0
 800c722:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c726:	f7ff fea7 	bl	800c478 <__multadd>
 800c72a:	4606      	mov	r6, r0
 800c72c:	10ad      	asrs	r5, r5, #2
 800c72e:	d03d      	beq.n	800c7ac <__pow5mult+0xa0>
 800c730:	69fc      	ldr	r4, [r7, #28]
 800c732:	b97c      	cbnz	r4, 800c754 <__pow5mult+0x48>
 800c734:	2010      	movs	r0, #16
 800c736:	f7fe f8e1 	bl	800a8fc <malloc>
 800c73a:	4602      	mov	r2, r0
 800c73c:	61f8      	str	r0, [r7, #28]
 800c73e:	b928      	cbnz	r0, 800c74c <__pow5mult+0x40>
 800c740:	4b1d      	ldr	r3, [pc, #116]	@ (800c7b8 <__pow5mult+0xac>)
 800c742:	481e      	ldr	r0, [pc, #120]	@ (800c7bc <__pow5mult+0xb0>)
 800c744:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c748:	f7fe f8ba 	bl	800a8c0 <__assert_func>
 800c74c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c750:	6004      	str	r4, [r0, #0]
 800c752:	60c4      	str	r4, [r0, #12]
 800c754:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c758:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c75c:	b94c      	cbnz	r4, 800c772 <__pow5mult+0x66>
 800c75e:	f240 2171 	movw	r1, #625	@ 0x271
 800c762:	4638      	mov	r0, r7
 800c764:	f7ff ff1a 	bl	800c59c <__i2b>
 800c768:	2300      	movs	r3, #0
 800c76a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c76e:	4604      	mov	r4, r0
 800c770:	6003      	str	r3, [r0, #0]
 800c772:	f04f 0900 	mov.w	r9, #0
 800c776:	07eb      	lsls	r3, r5, #31
 800c778:	d50a      	bpl.n	800c790 <__pow5mult+0x84>
 800c77a:	4631      	mov	r1, r6
 800c77c:	4622      	mov	r2, r4
 800c77e:	4638      	mov	r0, r7
 800c780:	f7ff ff22 	bl	800c5c8 <__multiply>
 800c784:	4631      	mov	r1, r6
 800c786:	4680      	mov	r8, r0
 800c788:	4638      	mov	r0, r7
 800c78a:	f7ff fe53 	bl	800c434 <_Bfree>
 800c78e:	4646      	mov	r6, r8
 800c790:	106d      	asrs	r5, r5, #1
 800c792:	d00b      	beq.n	800c7ac <__pow5mult+0xa0>
 800c794:	6820      	ldr	r0, [r4, #0]
 800c796:	b938      	cbnz	r0, 800c7a8 <__pow5mult+0x9c>
 800c798:	4622      	mov	r2, r4
 800c79a:	4621      	mov	r1, r4
 800c79c:	4638      	mov	r0, r7
 800c79e:	f7ff ff13 	bl	800c5c8 <__multiply>
 800c7a2:	6020      	str	r0, [r4, #0]
 800c7a4:	f8c0 9000 	str.w	r9, [r0]
 800c7a8:	4604      	mov	r4, r0
 800c7aa:	e7e4      	b.n	800c776 <__pow5mult+0x6a>
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7b2:	bf00      	nop
 800c7b4:	0800d43c 	.word	0x0800d43c
 800c7b8:	0800d345 	.word	0x0800d345
 800c7bc:	0800d3c5 	.word	0x0800d3c5

0800c7c0 <__lshift>:
 800c7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	6849      	ldr	r1, [r1, #4]
 800c7c8:	6923      	ldr	r3, [r4, #16]
 800c7ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c7ce:	68a3      	ldr	r3, [r4, #8]
 800c7d0:	4607      	mov	r7, r0
 800c7d2:	4691      	mov	r9, r2
 800c7d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c7d8:	f108 0601 	add.w	r6, r8, #1
 800c7dc:	42b3      	cmp	r3, r6
 800c7de:	db0b      	blt.n	800c7f8 <__lshift+0x38>
 800c7e0:	4638      	mov	r0, r7
 800c7e2:	f7ff fde7 	bl	800c3b4 <_Balloc>
 800c7e6:	4605      	mov	r5, r0
 800c7e8:	b948      	cbnz	r0, 800c7fe <__lshift+0x3e>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	4b28      	ldr	r3, [pc, #160]	@ (800c890 <__lshift+0xd0>)
 800c7ee:	4829      	ldr	r0, [pc, #164]	@ (800c894 <__lshift+0xd4>)
 800c7f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c7f4:	f7fe f864 	bl	800a8c0 <__assert_func>
 800c7f8:	3101      	adds	r1, #1
 800c7fa:	005b      	lsls	r3, r3, #1
 800c7fc:	e7ee      	b.n	800c7dc <__lshift+0x1c>
 800c7fe:	2300      	movs	r3, #0
 800c800:	f100 0114 	add.w	r1, r0, #20
 800c804:	f100 0210 	add.w	r2, r0, #16
 800c808:	4618      	mov	r0, r3
 800c80a:	4553      	cmp	r3, sl
 800c80c:	db33      	blt.n	800c876 <__lshift+0xb6>
 800c80e:	6920      	ldr	r0, [r4, #16]
 800c810:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c814:	f104 0314 	add.w	r3, r4, #20
 800c818:	f019 091f 	ands.w	r9, r9, #31
 800c81c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c820:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c824:	d02b      	beq.n	800c87e <__lshift+0xbe>
 800c826:	f1c9 0e20 	rsb	lr, r9, #32
 800c82a:	468a      	mov	sl, r1
 800c82c:	2200      	movs	r2, #0
 800c82e:	6818      	ldr	r0, [r3, #0]
 800c830:	fa00 f009 	lsl.w	r0, r0, r9
 800c834:	4310      	orrs	r0, r2
 800c836:	f84a 0b04 	str.w	r0, [sl], #4
 800c83a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c83e:	459c      	cmp	ip, r3
 800c840:	fa22 f20e 	lsr.w	r2, r2, lr
 800c844:	d8f3      	bhi.n	800c82e <__lshift+0x6e>
 800c846:	ebac 0304 	sub.w	r3, ip, r4
 800c84a:	3b15      	subs	r3, #21
 800c84c:	f023 0303 	bic.w	r3, r3, #3
 800c850:	3304      	adds	r3, #4
 800c852:	f104 0015 	add.w	r0, r4, #21
 800c856:	4560      	cmp	r0, ip
 800c858:	bf88      	it	hi
 800c85a:	2304      	movhi	r3, #4
 800c85c:	50ca      	str	r2, [r1, r3]
 800c85e:	b10a      	cbz	r2, 800c864 <__lshift+0xa4>
 800c860:	f108 0602 	add.w	r6, r8, #2
 800c864:	3e01      	subs	r6, #1
 800c866:	4638      	mov	r0, r7
 800c868:	612e      	str	r6, [r5, #16]
 800c86a:	4621      	mov	r1, r4
 800c86c:	f7ff fde2 	bl	800c434 <_Bfree>
 800c870:	4628      	mov	r0, r5
 800c872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c876:	f842 0f04 	str.w	r0, [r2, #4]!
 800c87a:	3301      	adds	r3, #1
 800c87c:	e7c5      	b.n	800c80a <__lshift+0x4a>
 800c87e:	3904      	subs	r1, #4
 800c880:	f853 2b04 	ldr.w	r2, [r3], #4
 800c884:	f841 2f04 	str.w	r2, [r1, #4]!
 800c888:	459c      	cmp	ip, r3
 800c88a:	d8f9      	bhi.n	800c880 <__lshift+0xc0>
 800c88c:	e7ea      	b.n	800c864 <__lshift+0xa4>
 800c88e:	bf00      	nop
 800c890:	0800d3b4 	.word	0x0800d3b4
 800c894:	0800d3c5 	.word	0x0800d3c5

0800c898 <__mcmp>:
 800c898:	690a      	ldr	r2, [r1, #16]
 800c89a:	4603      	mov	r3, r0
 800c89c:	6900      	ldr	r0, [r0, #16]
 800c89e:	1a80      	subs	r0, r0, r2
 800c8a0:	b530      	push	{r4, r5, lr}
 800c8a2:	d10e      	bne.n	800c8c2 <__mcmp+0x2a>
 800c8a4:	3314      	adds	r3, #20
 800c8a6:	3114      	adds	r1, #20
 800c8a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c8ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c8b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c8b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c8b8:	4295      	cmp	r5, r2
 800c8ba:	d003      	beq.n	800c8c4 <__mcmp+0x2c>
 800c8bc:	d205      	bcs.n	800c8ca <__mcmp+0x32>
 800c8be:	f04f 30ff 	mov.w	r0, #4294967295
 800c8c2:	bd30      	pop	{r4, r5, pc}
 800c8c4:	42a3      	cmp	r3, r4
 800c8c6:	d3f3      	bcc.n	800c8b0 <__mcmp+0x18>
 800c8c8:	e7fb      	b.n	800c8c2 <__mcmp+0x2a>
 800c8ca:	2001      	movs	r0, #1
 800c8cc:	e7f9      	b.n	800c8c2 <__mcmp+0x2a>
	...

0800c8d0 <__mdiff>:
 800c8d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d4:	4689      	mov	r9, r1
 800c8d6:	4606      	mov	r6, r0
 800c8d8:	4611      	mov	r1, r2
 800c8da:	4648      	mov	r0, r9
 800c8dc:	4614      	mov	r4, r2
 800c8de:	f7ff ffdb 	bl	800c898 <__mcmp>
 800c8e2:	1e05      	subs	r5, r0, #0
 800c8e4:	d112      	bne.n	800c90c <__mdiff+0x3c>
 800c8e6:	4629      	mov	r1, r5
 800c8e8:	4630      	mov	r0, r6
 800c8ea:	f7ff fd63 	bl	800c3b4 <_Balloc>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	b928      	cbnz	r0, 800c8fe <__mdiff+0x2e>
 800c8f2:	4b3f      	ldr	r3, [pc, #252]	@ (800c9f0 <__mdiff+0x120>)
 800c8f4:	f240 2137 	movw	r1, #567	@ 0x237
 800c8f8:	483e      	ldr	r0, [pc, #248]	@ (800c9f4 <__mdiff+0x124>)
 800c8fa:	f7fd ffe1 	bl	800a8c0 <__assert_func>
 800c8fe:	2301      	movs	r3, #1
 800c900:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c904:	4610      	mov	r0, r2
 800c906:	b003      	add	sp, #12
 800c908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c90c:	bfbc      	itt	lt
 800c90e:	464b      	movlt	r3, r9
 800c910:	46a1      	movlt	r9, r4
 800c912:	4630      	mov	r0, r6
 800c914:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c918:	bfba      	itte	lt
 800c91a:	461c      	movlt	r4, r3
 800c91c:	2501      	movlt	r5, #1
 800c91e:	2500      	movge	r5, #0
 800c920:	f7ff fd48 	bl	800c3b4 <_Balloc>
 800c924:	4602      	mov	r2, r0
 800c926:	b918      	cbnz	r0, 800c930 <__mdiff+0x60>
 800c928:	4b31      	ldr	r3, [pc, #196]	@ (800c9f0 <__mdiff+0x120>)
 800c92a:	f240 2145 	movw	r1, #581	@ 0x245
 800c92e:	e7e3      	b.n	800c8f8 <__mdiff+0x28>
 800c930:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c934:	6926      	ldr	r6, [r4, #16]
 800c936:	60c5      	str	r5, [r0, #12]
 800c938:	f109 0310 	add.w	r3, r9, #16
 800c93c:	f109 0514 	add.w	r5, r9, #20
 800c940:	f104 0e14 	add.w	lr, r4, #20
 800c944:	f100 0b14 	add.w	fp, r0, #20
 800c948:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c94c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c950:	9301      	str	r3, [sp, #4]
 800c952:	46d9      	mov	r9, fp
 800c954:	f04f 0c00 	mov.w	ip, #0
 800c958:	9b01      	ldr	r3, [sp, #4]
 800c95a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c95e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c962:	9301      	str	r3, [sp, #4]
 800c964:	fa1f f38a 	uxth.w	r3, sl
 800c968:	4619      	mov	r1, r3
 800c96a:	b283      	uxth	r3, r0
 800c96c:	1acb      	subs	r3, r1, r3
 800c96e:	0c00      	lsrs	r0, r0, #16
 800c970:	4463      	add	r3, ip
 800c972:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c976:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c980:	4576      	cmp	r6, lr
 800c982:	f849 3b04 	str.w	r3, [r9], #4
 800c986:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c98a:	d8e5      	bhi.n	800c958 <__mdiff+0x88>
 800c98c:	1b33      	subs	r3, r6, r4
 800c98e:	3b15      	subs	r3, #21
 800c990:	f023 0303 	bic.w	r3, r3, #3
 800c994:	3415      	adds	r4, #21
 800c996:	3304      	adds	r3, #4
 800c998:	42a6      	cmp	r6, r4
 800c99a:	bf38      	it	cc
 800c99c:	2304      	movcc	r3, #4
 800c99e:	441d      	add	r5, r3
 800c9a0:	445b      	add	r3, fp
 800c9a2:	461e      	mov	r6, r3
 800c9a4:	462c      	mov	r4, r5
 800c9a6:	4544      	cmp	r4, r8
 800c9a8:	d30e      	bcc.n	800c9c8 <__mdiff+0xf8>
 800c9aa:	f108 0103 	add.w	r1, r8, #3
 800c9ae:	1b49      	subs	r1, r1, r5
 800c9b0:	f021 0103 	bic.w	r1, r1, #3
 800c9b4:	3d03      	subs	r5, #3
 800c9b6:	45a8      	cmp	r8, r5
 800c9b8:	bf38      	it	cc
 800c9ba:	2100      	movcc	r1, #0
 800c9bc:	440b      	add	r3, r1
 800c9be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c9c2:	b191      	cbz	r1, 800c9ea <__mdiff+0x11a>
 800c9c4:	6117      	str	r7, [r2, #16]
 800c9c6:	e79d      	b.n	800c904 <__mdiff+0x34>
 800c9c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800c9cc:	46e6      	mov	lr, ip
 800c9ce:	0c08      	lsrs	r0, r1, #16
 800c9d0:	fa1c fc81 	uxtah	ip, ip, r1
 800c9d4:	4471      	add	r1, lr
 800c9d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c9da:	b289      	uxth	r1, r1
 800c9dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c9e0:	f846 1b04 	str.w	r1, [r6], #4
 800c9e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c9e8:	e7dd      	b.n	800c9a6 <__mdiff+0xd6>
 800c9ea:	3f01      	subs	r7, #1
 800c9ec:	e7e7      	b.n	800c9be <__mdiff+0xee>
 800c9ee:	bf00      	nop
 800c9f0:	0800d3b4 	.word	0x0800d3b4
 800c9f4:	0800d3c5 	.word	0x0800d3c5

0800c9f8 <__d2b>:
 800c9f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c9fc:	460f      	mov	r7, r1
 800c9fe:	2101      	movs	r1, #1
 800ca00:	ec59 8b10 	vmov	r8, r9, d0
 800ca04:	4616      	mov	r6, r2
 800ca06:	f7ff fcd5 	bl	800c3b4 <_Balloc>
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	b930      	cbnz	r0, 800ca1c <__d2b+0x24>
 800ca0e:	4602      	mov	r2, r0
 800ca10:	4b23      	ldr	r3, [pc, #140]	@ (800caa0 <__d2b+0xa8>)
 800ca12:	4824      	ldr	r0, [pc, #144]	@ (800caa4 <__d2b+0xac>)
 800ca14:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca18:	f7fd ff52 	bl	800a8c0 <__assert_func>
 800ca1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca24:	b10d      	cbz	r5, 800ca2a <__d2b+0x32>
 800ca26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca2a:	9301      	str	r3, [sp, #4]
 800ca2c:	f1b8 0300 	subs.w	r3, r8, #0
 800ca30:	d023      	beq.n	800ca7a <__d2b+0x82>
 800ca32:	4668      	mov	r0, sp
 800ca34:	9300      	str	r3, [sp, #0]
 800ca36:	f7ff fd84 	bl	800c542 <__lo0bits>
 800ca3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca3e:	b1d0      	cbz	r0, 800ca76 <__d2b+0x7e>
 800ca40:	f1c0 0320 	rsb	r3, r0, #32
 800ca44:	fa02 f303 	lsl.w	r3, r2, r3
 800ca48:	430b      	orrs	r3, r1
 800ca4a:	40c2      	lsrs	r2, r0
 800ca4c:	6163      	str	r3, [r4, #20]
 800ca4e:	9201      	str	r2, [sp, #4]
 800ca50:	9b01      	ldr	r3, [sp, #4]
 800ca52:	61a3      	str	r3, [r4, #24]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	bf0c      	ite	eq
 800ca58:	2201      	moveq	r2, #1
 800ca5a:	2202      	movne	r2, #2
 800ca5c:	6122      	str	r2, [r4, #16]
 800ca5e:	b1a5      	cbz	r5, 800ca8a <__d2b+0x92>
 800ca60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca64:	4405      	add	r5, r0
 800ca66:	603d      	str	r5, [r7, #0]
 800ca68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ca6c:	6030      	str	r0, [r6, #0]
 800ca6e:	4620      	mov	r0, r4
 800ca70:	b003      	add	sp, #12
 800ca72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca76:	6161      	str	r1, [r4, #20]
 800ca78:	e7ea      	b.n	800ca50 <__d2b+0x58>
 800ca7a:	a801      	add	r0, sp, #4
 800ca7c:	f7ff fd61 	bl	800c542 <__lo0bits>
 800ca80:	9b01      	ldr	r3, [sp, #4]
 800ca82:	6163      	str	r3, [r4, #20]
 800ca84:	3020      	adds	r0, #32
 800ca86:	2201      	movs	r2, #1
 800ca88:	e7e8      	b.n	800ca5c <__d2b+0x64>
 800ca8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ca92:	6038      	str	r0, [r7, #0]
 800ca94:	6918      	ldr	r0, [r3, #16]
 800ca96:	f7ff fd35 	bl	800c504 <__hi0bits>
 800ca9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca9e:	e7e5      	b.n	800ca6c <__d2b+0x74>
 800caa0:	0800d3b4 	.word	0x0800d3b4
 800caa4:	0800d3c5 	.word	0x0800d3c5

0800caa8 <__sfputc_r>:
 800caa8:	6893      	ldr	r3, [r2, #8]
 800caaa:	3b01      	subs	r3, #1
 800caac:	2b00      	cmp	r3, #0
 800caae:	b410      	push	{r4}
 800cab0:	6093      	str	r3, [r2, #8]
 800cab2:	da08      	bge.n	800cac6 <__sfputc_r+0x1e>
 800cab4:	6994      	ldr	r4, [r2, #24]
 800cab6:	42a3      	cmp	r3, r4
 800cab8:	db01      	blt.n	800cabe <__sfputc_r+0x16>
 800caba:	290a      	cmp	r1, #10
 800cabc:	d103      	bne.n	800cac6 <__sfputc_r+0x1e>
 800cabe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cac2:	f000 b9df 	b.w	800ce84 <__swbuf_r>
 800cac6:	6813      	ldr	r3, [r2, #0]
 800cac8:	1c58      	adds	r0, r3, #1
 800caca:	6010      	str	r0, [r2, #0]
 800cacc:	7019      	strb	r1, [r3, #0]
 800cace:	4608      	mov	r0, r1
 800cad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cad4:	4770      	bx	lr

0800cad6 <__sfputs_r>:
 800cad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cad8:	4606      	mov	r6, r0
 800cada:	460f      	mov	r7, r1
 800cadc:	4614      	mov	r4, r2
 800cade:	18d5      	adds	r5, r2, r3
 800cae0:	42ac      	cmp	r4, r5
 800cae2:	d101      	bne.n	800cae8 <__sfputs_r+0x12>
 800cae4:	2000      	movs	r0, #0
 800cae6:	e007      	b.n	800caf8 <__sfputs_r+0x22>
 800cae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caec:	463a      	mov	r2, r7
 800caee:	4630      	mov	r0, r6
 800caf0:	f7ff ffda 	bl	800caa8 <__sfputc_r>
 800caf4:	1c43      	adds	r3, r0, #1
 800caf6:	d1f3      	bne.n	800cae0 <__sfputs_r+0xa>
 800caf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cafc <_vfiprintf_r>:
 800cafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb00:	460d      	mov	r5, r1
 800cb02:	b09d      	sub	sp, #116	@ 0x74
 800cb04:	4614      	mov	r4, r2
 800cb06:	4698      	mov	r8, r3
 800cb08:	4606      	mov	r6, r0
 800cb0a:	b118      	cbz	r0, 800cb14 <_vfiprintf_r+0x18>
 800cb0c:	6a03      	ldr	r3, [r0, #32]
 800cb0e:	b90b      	cbnz	r3, 800cb14 <_vfiprintf_r+0x18>
 800cb10:	f7fe fc8c 	bl	800b42c <__sinit>
 800cb14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb16:	07d9      	lsls	r1, r3, #31
 800cb18:	d405      	bmi.n	800cb26 <_vfiprintf_r+0x2a>
 800cb1a:	89ab      	ldrh	r3, [r5, #12]
 800cb1c:	059a      	lsls	r2, r3, #22
 800cb1e:	d402      	bmi.n	800cb26 <_vfiprintf_r+0x2a>
 800cb20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb22:	f7fe fd9c 	bl	800b65e <__retarget_lock_acquire_recursive>
 800cb26:	89ab      	ldrh	r3, [r5, #12]
 800cb28:	071b      	lsls	r3, r3, #28
 800cb2a:	d501      	bpl.n	800cb30 <_vfiprintf_r+0x34>
 800cb2c:	692b      	ldr	r3, [r5, #16]
 800cb2e:	b99b      	cbnz	r3, 800cb58 <_vfiprintf_r+0x5c>
 800cb30:	4629      	mov	r1, r5
 800cb32:	4630      	mov	r0, r6
 800cb34:	f000 f9e4 	bl	800cf00 <__swsetup_r>
 800cb38:	b170      	cbz	r0, 800cb58 <_vfiprintf_r+0x5c>
 800cb3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb3c:	07dc      	lsls	r4, r3, #31
 800cb3e:	d504      	bpl.n	800cb4a <_vfiprintf_r+0x4e>
 800cb40:	f04f 30ff 	mov.w	r0, #4294967295
 800cb44:	b01d      	add	sp, #116	@ 0x74
 800cb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb4a:	89ab      	ldrh	r3, [r5, #12]
 800cb4c:	0598      	lsls	r0, r3, #22
 800cb4e:	d4f7      	bmi.n	800cb40 <_vfiprintf_r+0x44>
 800cb50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb52:	f7fe fd85 	bl	800b660 <__retarget_lock_release_recursive>
 800cb56:	e7f3      	b.n	800cb40 <_vfiprintf_r+0x44>
 800cb58:	2300      	movs	r3, #0
 800cb5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb5c:	2320      	movs	r3, #32
 800cb5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb62:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb66:	2330      	movs	r3, #48	@ 0x30
 800cb68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cd18 <_vfiprintf_r+0x21c>
 800cb6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb70:	f04f 0901 	mov.w	r9, #1
 800cb74:	4623      	mov	r3, r4
 800cb76:	469a      	mov	sl, r3
 800cb78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb7c:	b10a      	cbz	r2, 800cb82 <_vfiprintf_r+0x86>
 800cb7e:	2a25      	cmp	r2, #37	@ 0x25
 800cb80:	d1f9      	bne.n	800cb76 <_vfiprintf_r+0x7a>
 800cb82:	ebba 0b04 	subs.w	fp, sl, r4
 800cb86:	d00b      	beq.n	800cba0 <_vfiprintf_r+0xa4>
 800cb88:	465b      	mov	r3, fp
 800cb8a:	4622      	mov	r2, r4
 800cb8c:	4629      	mov	r1, r5
 800cb8e:	4630      	mov	r0, r6
 800cb90:	f7ff ffa1 	bl	800cad6 <__sfputs_r>
 800cb94:	3001      	adds	r0, #1
 800cb96:	f000 80a7 	beq.w	800cce8 <_vfiprintf_r+0x1ec>
 800cb9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb9c:	445a      	add	r2, fp
 800cb9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cba0:	f89a 3000 	ldrb.w	r3, [sl]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	f000 809f 	beq.w	800cce8 <_vfiprintf_r+0x1ec>
 800cbaa:	2300      	movs	r3, #0
 800cbac:	f04f 32ff 	mov.w	r2, #4294967295
 800cbb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbb4:	f10a 0a01 	add.w	sl, sl, #1
 800cbb8:	9304      	str	r3, [sp, #16]
 800cbba:	9307      	str	r3, [sp, #28]
 800cbbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cbc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800cbc2:	4654      	mov	r4, sl
 800cbc4:	2205      	movs	r2, #5
 800cbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbca:	4853      	ldr	r0, [pc, #332]	@ (800cd18 <_vfiprintf_r+0x21c>)
 800cbcc:	f7f3 fb00 	bl	80001d0 <memchr>
 800cbd0:	9a04      	ldr	r2, [sp, #16]
 800cbd2:	b9d8      	cbnz	r0, 800cc0c <_vfiprintf_r+0x110>
 800cbd4:	06d1      	lsls	r1, r2, #27
 800cbd6:	bf44      	itt	mi
 800cbd8:	2320      	movmi	r3, #32
 800cbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbde:	0713      	lsls	r3, r2, #28
 800cbe0:	bf44      	itt	mi
 800cbe2:	232b      	movmi	r3, #43	@ 0x2b
 800cbe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbe8:	f89a 3000 	ldrb.w	r3, [sl]
 800cbec:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbee:	d015      	beq.n	800cc1c <_vfiprintf_r+0x120>
 800cbf0:	9a07      	ldr	r2, [sp, #28]
 800cbf2:	4654      	mov	r4, sl
 800cbf4:	2000      	movs	r0, #0
 800cbf6:	f04f 0c0a 	mov.w	ip, #10
 800cbfa:	4621      	mov	r1, r4
 800cbfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc00:	3b30      	subs	r3, #48	@ 0x30
 800cc02:	2b09      	cmp	r3, #9
 800cc04:	d94b      	bls.n	800cc9e <_vfiprintf_r+0x1a2>
 800cc06:	b1b0      	cbz	r0, 800cc36 <_vfiprintf_r+0x13a>
 800cc08:	9207      	str	r2, [sp, #28]
 800cc0a:	e014      	b.n	800cc36 <_vfiprintf_r+0x13a>
 800cc0c:	eba0 0308 	sub.w	r3, r0, r8
 800cc10:	fa09 f303 	lsl.w	r3, r9, r3
 800cc14:	4313      	orrs	r3, r2
 800cc16:	9304      	str	r3, [sp, #16]
 800cc18:	46a2      	mov	sl, r4
 800cc1a:	e7d2      	b.n	800cbc2 <_vfiprintf_r+0xc6>
 800cc1c:	9b03      	ldr	r3, [sp, #12]
 800cc1e:	1d19      	adds	r1, r3, #4
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	9103      	str	r1, [sp, #12]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	bfbb      	ittet	lt
 800cc28:	425b      	neglt	r3, r3
 800cc2a:	f042 0202 	orrlt.w	r2, r2, #2
 800cc2e:	9307      	strge	r3, [sp, #28]
 800cc30:	9307      	strlt	r3, [sp, #28]
 800cc32:	bfb8      	it	lt
 800cc34:	9204      	strlt	r2, [sp, #16]
 800cc36:	7823      	ldrb	r3, [r4, #0]
 800cc38:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc3a:	d10a      	bne.n	800cc52 <_vfiprintf_r+0x156>
 800cc3c:	7863      	ldrb	r3, [r4, #1]
 800cc3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc40:	d132      	bne.n	800cca8 <_vfiprintf_r+0x1ac>
 800cc42:	9b03      	ldr	r3, [sp, #12]
 800cc44:	1d1a      	adds	r2, r3, #4
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	9203      	str	r2, [sp, #12]
 800cc4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc4e:	3402      	adds	r4, #2
 800cc50:	9305      	str	r3, [sp, #20]
 800cc52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cd28 <_vfiprintf_r+0x22c>
 800cc56:	7821      	ldrb	r1, [r4, #0]
 800cc58:	2203      	movs	r2, #3
 800cc5a:	4650      	mov	r0, sl
 800cc5c:	f7f3 fab8 	bl	80001d0 <memchr>
 800cc60:	b138      	cbz	r0, 800cc72 <_vfiprintf_r+0x176>
 800cc62:	9b04      	ldr	r3, [sp, #16]
 800cc64:	eba0 000a 	sub.w	r0, r0, sl
 800cc68:	2240      	movs	r2, #64	@ 0x40
 800cc6a:	4082      	lsls	r2, r0
 800cc6c:	4313      	orrs	r3, r2
 800cc6e:	3401      	adds	r4, #1
 800cc70:	9304      	str	r3, [sp, #16]
 800cc72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc76:	4829      	ldr	r0, [pc, #164]	@ (800cd1c <_vfiprintf_r+0x220>)
 800cc78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc7c:	2206      	movs	r2, #6
 800cc7e:	f7f3 faa7 	bl	80001d0 <memchr>
 800cc82:	2800      	cmp	r0, #0
 800cc84:	d03f      	beq.n	800cd06 <_vfiprintf_r+0x20a>
 800cc86:	4b26      	ldr	r3, [pc, #152]	@ (800cd20 <_vfiprintf_r+0x224>)
 800cc88:	bb1b      	cbnz	r3, 800ccd2 <_vfiprintf_r+0x1d6>
 800cc8a:	9b03      	ldr	r3, [sp, #12]
 800cc8c:	3307      	adds	r3, #7
 800cc8e:	f023 0307 	bic.w	r3, r3, #7
 800cc92:	3308      	adds	r3, #8
 800cc94:	9303      	str	r3, [sp, #12]
 800cc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc98:	443b      	add	r3, r7
 800cc9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc9c:	e76a      	b.n	800cb74 <_vfiprintf_r+0x78>
 800cc9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cca2:	460c      	mov	r4, r1
 800cca4:	2001      	movs	r0, #1
 800cca6:	e7a8      	b.n	800cbfa <_vfiprintf_r+0xfe>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	3401      	adds	r4, #1
 800ccac:	9305      	str	r3, [sp, #20]
 800ccae:	4619      	mov	r1, r3
 800ccb0:	f04f 0c0a 	mov.w	ip, #10
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccba:	3a30      	subs	r2, #48	@ 0x30
 800ccbc:	2a09      	cmp	r2, #9
 800ccbe:	d903      	bls.n	800ccc8 <_vfiprintf_r+0x1cc>
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d0c6      	beq.n	800cc52 <_vfiprintf_r+0x156>
 800ccc4:	9105      	str	r1, [sp, #20]
 800ccc6:	e7c4      	b.n	800cc52 <_vfiprintf_r+0x156>
 800ccc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cccc:	4604      	mov	r4, r0
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e7f0      	b.n	800ccb4 <_vfiprintf_r+0x1b8>
 800ccd2:	ab03      	add	r3, sp, #12
 800ccd4:	9300      	str	r3, [sp, #0]
 800ccd6:	462a      	mov	r2, r5
 800ccd8:	4b12      	ldr	r3, [pc, #72]	@ (800cd24 <_vfiprintf_r+0x228>)
 800ccda:	a904      	add	r1, sp, #16
 800ccdc:	4630      	mov	r0, r6
 800ccde:	f7fd ff63 	bl	800aba8 <_printf_float>
 800cce2:	4607      	mov	r7, r0
 800cce4:	1c78      	adds	r0, r7, #1
 800cce6:	d1d6      	bne.n	800cc96 <_vfiprintf_r+0x19a>
 800cce8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccea:	07d9      	lsls	r1, r3, #31
 800ccec:	d405      	bmi.n	800ccfa <_vfiprintf_r+0x1fe>
 800ccee:	89ab      	ldrh	r3, [r5, #12]
 800ccf0:	059a      	lsls	r2, r3, #22
 800ccf2:	d402      	bmi.n	800ccfa <_vfiprintf_r+0x1fe>
 800ccf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccf6:	f7fe fcb3 	bl	800b660 <__retarget_lock_release_recursive>
 800ccfa:	89ab      	ldrh	r3, [r5, #12]
 800ccfc:	065b      	lsls	r3, r3, #25
 800ccfe:	f53f af1f 	bmi.w	800cb40 <_vfiprintf_r+0x44>
 800cd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd04:	e71e      	b.n	800cb44 <_vfiprintf_r+0x48>
 800cd06:	ab03      	add	r3, sp, #12
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	462a      	mov	r2, r5
 800cd0c:	4b05      	ldr	r3, [pc, #20]	@ (800cd24 <_vfiprintf_r+0x228>)
 800cd0e:	a904      	add	r1, sp, #16
 800cd10:	4630      	mov	r0, r6
 800cd12:	f7fe f9e1 	bl	800b0d8 <_printf_i>
 800cd16:	e7e4      	b.n	800cce2 <_vfiprintf_r+0x1e6>
 800cd18:	0800d41e 	.word	0x0800d41e
 800cd1c:	0800d428 	.word	0x0800d428
 800cd20:	0800aba9 	.word	0x0800aba9
 800cd24:	0800cad7 	.word	0x0800cad7
 800cd28:	0800d424 	.word	0x0800d424

0800cd2c <__sflush_r>:
 800cd2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd34:	0716      	lsls	r6, r2, #28
 800cd36:	4605      	mov	r5, r0
 800cd38:	460c      	mov	r4, r1
 800cd3a:	d454      	bmi.n	800cde6 <__sflush_r+0xba>
 800cd3c:	684b      	ldr	r3, [r1, #4]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	dc02      	bgt.n	800cd48 <__sflush_r+0x1c>
 800cd42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	dd48      	ble.n	800cdda <__sflush_r+0xae>
 800cd48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd4a:	2e00      	cmp	r6, #0
 800cd4c:	d045      	beq.n	800cdda <__sflush_r+0xae>
 800cd4e:	2300      	movs	r3, #0
 800cd50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cd54:	682f      	ldr	r7, [r5, #0]
 800cd56:	6a21      	ldr	r1, [r4, #32]
 800cd58:	602b      	str	r3, [r5, #0]
 800cd5a:	d030      	beq.n	800cdbe <__sflush_r+0x92>
 800cd5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd5e:	89a3      	ldrh	r3, [r4, #12]
 800cd60:	0759      	lsls	r1, r3, #29
 800cd62:	d505      	bpl.n	800cd70 <__sflush_r+0x44>
 800cd64:	6863      	ldr	r3, [r4, #4]
 800cd66:	1ad2      	subs	r2, r2, r3
 800cd68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cd6a:	b10b      	cbz	r3, 800cd70 <__sflush_r+0x44>
 800cd6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cd6e:	1ad2      	subs	r2, r2, r3
 800cd70:	2300      	movs	r3, #0
 800cd72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd74:	6a21      	ldr	r1, [r4, #32]
 800cd76:	4628      	mov	r0, r5
 800cd78:	47b0      	blx	r6
 800cd7a:	1c43      	adds	r3, r0, #1
 800cd7c:	89a3      	ldrh	r3, [r4, #12]
 800cd7e:	d106      	bne.n	800cd8e <__sflush_r+0x62>
 800cd80:	6829      	ldr	r1, [r5, #0]
 800cd82:	291d      	cmp	r1, #29
 800cd84:	d82b      	bhi.n	800cdde <__sflush_r+0xb2>
 800cd86:	4a2a      	ldr	r2, [pc, #168]	@ (800ce30 <__sflush_r+0x104>)
 800cd88:	40ca      	lsrs	r2, r1
 800cd8a:	07d6      	lsls	r6, r2, #31
 800cd8c:	d527      	bpl.n	800cdde <__sflush_r+0xb2>
 800cd8e:	2200      	movs	r2, #0
 800cd90:	6062      	str	r2, [r4, #4]
 800cd92:	04d9      	lsls	r1, r3, #19
 800cd94:	6922      	ldr	r2, [r4, #16]
 800cd96:	6022      	str	r2, [r4, #0]
 800cd98:	d504      	bpl.n	800cda4 <__sflush_r+0x78>
 800cd9a:	1c42      	adds	r2, r0, #1
 800cd9c:	d101      	bne.n	800cda2 <__sflush_r+0x76>
 800cd9e:	682b      	ldr	r3, [r5, #0]
 800cda0:	b903      	cbnz	r3, 800cda4 <__sflush_r+0x78>
 800cda2:	6560      	str	r0, [r4, #84]	@ 0x54
 800cda4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cda6:	602f      	str	r7, [r5, #0]
 800cda8:	b1b9      	cbz	r1, 800cdda <__sflush_r+0xae>
 800cdaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdae:	4299      	cmp	r1, r3
 800cdb0:	d002      	beq.n	800cdb8 <__sflush_r+0x8c>
 800cdb2:	4628      	mov	r0, r5
 800cdb4:	f7ff fab4 	bl	800c320 <_free_r>
 800cdb8:	2300      	movs	r3, #0
 800cdba:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdbc:	e00d      	b.n	800cdda <__sflush_r+0xae>
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	47b0      	blx	r6
 800cdc4:	4602      	mov	r2, r0
 800cdc6:	1c50      	adds	r0, r2, #1
 800cdc8:	d1c9      	bne.n	800cd5e <__sflush_r+0x32>
 800cdca:	682b      	ldr	r3, [r5, #0]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d0c6      	beq.n	800cd5e <__sflush_r+0x32>
 800cdd0:	2b1d      	cmp	r3, #29
 800cdd2:	d001      	beq.n	800cdd8 <__sflush_r+0xac>
 800cdd4:	2b16      	cmp	r3, #22
 800cdd6:	d11e      	bne.n	800ce16 <__sflush_r+0xea>
 800cdd8:	602f      	str	r7, [r5, #0]
 800cdda:	2000      	movs	r0, #0
 800cddc:	e022      	b.n	800ce24 <__sflush_r+0xf8>
 800cdde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cde2:	b21b      	sxth	r3, r3
 800cde4:	e01b      	b.n	800ce1e <__sflush_r+0xf2>
 800cde6:	690f      	ldr	r7, [r1, #16]
 800cde8:	2f00      	cmp	r7, #0
 800cdea:	d0f6      	beq.n	800cdda <__sflush_r+0xae>
 800cdec:	0793      	lsls	r3, r2, #30
 800cdee:	680e      	ldr	r6, [r1, #0]
 800cdf0:	bf08      	it	eq
 800cdf2:	694b      	ldreq	r3, [r1, #20]
 800cdf4:	600f      	str	r7, [r1, #0]
 800cdf6:	bf18      	it	ne
 800cdf8:	2300      	movne	r3, #0
 800cdfa:	eba6 0807 	sub.w	r8, r6, r7
 800cdfe:	608b      	str	r3, [r1, #8]
 800ce00:	f1b8 0f00 	cmp.w	r8, #0
 800ce04:	dde9      	ble.n	800cdda <__sflush_r+0xae>
 800ce06:	6a21      	ldr	r1, [r4, #32]
 800ce08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ce0a:	4643      	mov	r3, r8
 800ce0c:	463a      	mov	r2, r7
 800ce0e:	4628      	mov	r0, r5
 800ce10:	47b0      	blx	r6
 800ce12:	2800      	cmp	r0, #0
 800ce14:	dc08      	bgt.n	800ce28 <__sflush_r+0xfc>
 800ce16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce1e:	81a3      	strh	r3, [r4, #12]
 800ce20:	f04f 30ff 	mov.w	r0, #4294967295
 800ce24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce28:	4407      	add	r7, r0
 800ce2a:	eba8 0800 	sub.w	r8, r8, r0
 800ce2e:	e7e7      	b.n	800ce00 <__sflush_r+0xd4>
 800ce30:	20400001 	.word	0x20400001

0800ce34 <_fflush_r>:
 800ce34:	b538      	push	{r3, r4, r5, lr}
 800ce36:	690b      	ldr	r3, [r1, #16]
 800ce38:	4605      	mov	r5, r0
 800ce3a:	460c      	mov	r4, r1
 800ce3c:	b913      	cbnz	r3, 800ce44 <_fflush_r+0x10>
 800ce3e:	2500      	movs	r5, #0
 800ce40:	4628      	mov	r0, r5
 800ce42:	bd38      	pop	{r3, r4, r5, pc}
 800ce44:	b118      	cbz	r0, 800ce4e <_fflush_r+0x1a>
 800ce46:	6a03      	ldr	r3, [r0, #32]
 800ce48:	b90b      	cbnz	r3, 800ce4e <_fflush_r+0x1a>
 800ce4a:	f7fe faef 	bl	800b42c <__sinit>
 800ce4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d0f3      	beq.n	800ce3e <_fflush_r+0xa>
 800ce56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce58:	07d0      	lsls	r0, r2, #31
 800ce5a:	d404      	bmi.n	800ce66 <_fflush_r+0x32>
 800ce5c:	0599      	lsls	r1, r3, #22
 800ce5e:	d402      	bmi.n	800ce66 <_fflush_r+0x32>
 800ce60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce62:	f7fe fbfc 	bl	800b65e <__retarget_lock_acquire_recursive>
 800ce66:	4628      	mov	r0, r5
 800ce68:	4621      	mov	r1, r4
 800ce6a:	f7ff ff5f 	bl	800cd2c <__sflush_r>
 800ce6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce70:	07da      	lsls	r2, r3, #31
 800ce72:	4605      	mov	r5, r0
 800ce74:	d4e4      	bmi.n	800ce40 <_fflush_r+0xc>
 800ce76:	89a3      	ldrh	r3, [r4, #12]
 800ce78:	059b      	lsls	r3, r3, #22
 800ce7a:	d4e1      	bmi.n	800ce40 <_fflush_r+0xc>
 800ce7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce7e:	f7fe fbef 	bl	800b660 <__retarget_lock_release_recursive>
 800ce82:	e7dd      	b.n	800ce40 <_fflush_r+0xc>

0800ce84 <__swbuf_r>:
 800ce84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce86:	460e      	mov	r6, r1
 800ce88:	4614      	mov	r4, r2
 800ce8a:	4605      	mov	r5, r0
 800ce8c:	b118      	cbz	r0, 800ce96 <__swbuf_r+0x12>
 800ce8e:	6a03      	ldr	r3, [r0, #32]
 800ce90:	b90b      	cbnz	r3, 800ce96 <__swbuf_r+0x12>
 800ce92:	f7fe facb 	bl	800b42c <__sinit>
 800ce96:	69a3      	ldr	r3, [r4, #24]
 800ce98:	60a3      	str	r3, [r4, #8]
 800ce9a:	89a3      	ldrh	r3, [r4, #12]
 800ce9c:	071a      	lsls	r2, r3, #28
 800ce9e:	d501      	bpl.n	800cea4 <__swbuf_r+0x20>
 800cea0:	6923      	ldr	r3, [r4, #16]
 800cea2:	b943      	cbnz	r3, 800ceb6 <__swbuf_r+0x32>
 800cea4:	4621      	mov	r1, r4
 800cea6:	4628      	mov	r0, r5
 800cea8:	f000 f82a 	bl	800cf00 <__swsetup_r>
 800ceac:	b118      	cbz	r0, 800ceb6 <__swbuf_r+0x32>
 800ceae:	f04f 37ff 	mov.w	r7, #4294967295
 800ceb2:	4638      	mov	r0, r7
 800ceb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ceb6:	6823      	ldr	r3, [r4, #0]
 800ceb8:	6922      	ldr	r2, [r4, #16]
 800ceba:	1a98      	subs	r0, r3, r2
 800cebc:	6963      	ldr	r3, [r4, #20]
 800cebe:	b2f6      	uxtb	r6, r6
 800cec0:	4283      	cmp	r3, r0
 800cec2:	4637      	mov	r7, r6
 800cec4:	dc05      	bgt.n	800ced2 <__swbuf_r+0x4e>
 800cec6:	4621      	mov	r1, r4
 800cec8:	4628      	mov	r0, r5
 800ceca:	f7ff ffb3 	bl	800ce34 <_fflush_r>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d1ed      	bne.n	800ceae <__swbuf_r+0x2a>
 800ced2:	68a3      	ldr	r3, [r4, #8]
 800ced4:	3b01      	subs	r3, #1
 800ced6:	60a3      	str	r3, [r4, #8]
 800ced8:	6823      	ldr	r3, [r4, #0]
 800ceda:	1c5a      	adds	r2, r3, #1
 800cedc:	6022      	str	r2, [r4, #0]
 800cede:	701e      	strb	r6, [r3, #0]
 800cee0:	6962      	ldr	r2, [r4, #20]
 800cee2:	1c43      	adds	r3, r0, #1
 800cee4:	429a      	cmp	r2, r3
 800cee6:	d004      	beq.n	800cef2 <__swbuf_r+0x6e>
 800cee8:	89a3      	ldrh	r3, [r4, #12]
 800ceea:	07db      	lsls	r3, r3, #31
 800ceec:	d5e1      	bpl.n	800ceb2 <__swbuf_r+0x2e>
 800ceee:	2e0a      	cmp	r6, #10
 800cef0:	d1df      	bne.n	800ceb2 <__swbuf_r+0x2e>
 800cef2:	4621      	mov	r1, r4
 800cef4:	4628      	mov	r0, r5
 800cef6:	f7ff ff9d 	bl	800ce34 <_fflush_r>
 800cefa:	2800      	cmp	r0, #0
 800cefc:	d0d9      	beq.n	800ceb2 <__swbuf_r+0x2e>
 800cefe:	e7d6      	b.n	800ceae <__swbuf_r+0x2a>

0800cf00 <__swsetup_r>:
 800cf00:	b538      	push	{r3, r4, r5, lr}
 800cf02:	4b29      	ldr	r3, [pc, #164]	@ (800cfa8 <__swsetup_r+0xa8>)
 800cf04:	4605      	mov	r5, r0
 800cf06:	6818      	ldr	r0, [r3, #0]
 800cf08:	460c      	mov	r4, r1
 800cf0a:	b118      	cbz	r0, 800cf14 <__swsetup_r+0x14>
 800cf0c:	6a03      	ldr	r3, [r0, #32]
 800cf0e:	b90b      	cbnz	r3, 800cf14 <__swsetup_r+0x14>
 800cf10:	f7fe fa8c 	bl	800b42c <__sinit>
 800cf14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf18:	0719      	lsls	r1, r3, #28
 800cf1a:	d422      	bmi.n	800cf62 <__swsetup_r+0x62>
 800cf1c:	06da      	lsls	r2, r3, #27
 800cf1e:	d407      	bmi.n	800cf30 <__swsetup_r+0x30>
 800cf20:	2209      	movs	r2, #9
 800cf22:	602a      	str	r2, [r5, #0]
 800cf24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf28:	81a3      	strh	r3, [r4, #12]
 800cf2a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf2e:	e033      	b.n	800cf98 <__swsetup_r+0x98>
 800cf30:	0758      	lsls	r0, r3, #29
 800cf32:	d512      	bpl.n	800cf5a <__swsetup_r+0x5a>
 800cf34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf36:	b141      	cbz	r1, 800cf4a <__swsetup_r+0x4a>
 800cf38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf3c:	4299      	cmp	r1, r3
 800cf3e:	d002      	beq.n	800cf46 <__swsetup_r+0x46>
 800cf40:	4628      	mov	r0, r5
 800cf42:	f7ff f9ed 	bl	800c320 <_free_r>
 800cf46:	2300      	movs	r3, #0
 800cf48:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf4a:	89a3      	ldrh	r3, [r4, #12]
 800cf4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cf50:	81a3      	strh	r3, [r4, #12]
 800cf52:	2300      	movs	r3, #0
 800cf54:	6063      	str	r3, [r4, #4]
 800cf56:	6923      	ldr	r3, [r4, #16]
 800cf58:	6023      	str	r3, [r4, #0]
 800cf5a:	89a3      	ldrh	r3, [r4, #12]
 800cf5c:	f043 0308 	orr.w	r3, r3, #8
 800cf60:	81a3      	strh	r3, [r4, #12]
 800cf62:	6923      	ldr	r3, [r4, #16]
 800cf64:	b94b      	cbnz	r3, 800cf7a <__swsetup_r+0x7a>
 800cf66:	89a3      	ldrh	r3, [r4, #12]
 800cf68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cf6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf70:	d003      	beq.n	800cf7a <__swsetup_r+0x7a>
 800cf72:	4621      	mov	r1, r4
 800cf74:	4628      	mov	r0, r5
 800cf76:	f000 f8c4 	bl	800d102 <__smakebuf_r>
 800cf7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf7e:	f013 0201 	ands.w	r2, r3, #1
 800cf82:	d00a      	beq.n	800cf9a <__swsetup_r+0x9a>
 800cf84:	2200      	movs	r2, #0
 800cf86:	60a2      	str	r2, [r4, #8]
 800cf88:	6962      	ldr	r2, [r4, #20]
 800cf8a:	4252      	negs	r2, r2
 800cf8c:	61a2      	str	r2, [r4, #24]
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	b942      	cbnz	r2, 800cfa4 <__swsetup_r+0xa4>
 800cf92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cf96:	d1c5      	bne.n	800cf24 <__swsetup_r+0x24>
 800cf98:	bd38      	pop	{r3, r4, r5, pc}
 800cf9a:	0799      	lsls	r1, r3, #30
 800cf9c:	bf58      	it	pl
 800cf9e:	6962      	ldrpl	r2, [r4, #20]
 800cfa0:	60a2      	str	r2, [r4, #8]
 800cfa2:	e7f4      	b.n	800cf8e <__swsetup_r+0x8e>
 800cfa4:	2000      	movs	r0, #0
 800cfa6:	e7f7      	b.n	800cf98 <__swsetup_r+0x98>
 800cfa8:	20000108 	.word	0x20000108

0800cfac <_raise_r>:
 800cfac:	291f      	cmp	r1, #31
 800cfae:	b538      	push	{r3, r4, r5, lr}
 800cfb0:	4605      	mov	r5, r0
 800cfb2:	460c      	mov	r4, r1
 800cfb4:	d904      	bls.n	800cfc0 <_raise_r+0x14>
 800cfb6:	2316      	movs	r3, #22
 800cfb8:	6003      	str	r3, [r0, #0]
 800cfba:	f04f 30ff 	mov.w	r0, #4294967295
 800cfbe:	bd38      	pop	{r3, r4, r5, pc}
 800cfc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cfc2:	b112      	cbz	r2, 800cfca <_raise_r+0x1e>
 800cfc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cfc8:	b94b      	cbnz	r3, 800cfde <_raise_r+0x32>
 800cfca:	4628      	mov	r0, r5
 800cfcc:	f000 f830 	bl	800d030 <_getpid_r>
 800cfd0:	4622      	mov	r2, r4
 800cfd2:	4601      	mov	r1, r0
 800cfd4:	4628      	mov	r0, r5
 800cfd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfda:	f000 b817 	b.w	800d00c <_kill_r>
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	d00a      	beq.n	800cff8 <_raise_r+0x4c>
 800cfe2:	1c59      	adds	r1, r3, #1
 800cfe4:	d103      	bne.n	800cfee <_raise_r+0x42>
 800cfe6:	2316      	movs	r3, #22
 800cfe8:	6003      	str	r3, [r0, #0]
 800cfea:	2001      	movs	r0, #1
 800cfec:	e7e7      	b.n	800cfbe <_raise_r+0x12>
 800cfee:	2100      	movs	r1, #0
 800cff0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cff4:	4620      	mov	r0, r4
 800cff6:	4798      	blx	r3
 800cff8:	2000      	movs	r0, #0
 800cffa:	e7e0      	b.n	800cfbe <_raise_r+0x12>

0800cffc <raise>:
 800cffc:	4b02      	ldr	r3, [pc, #8]	@ (800d008 <raise+0xc>)
 800cffe:	4601      	mov	r1, r0
 800d000:	6818      	ldr	r0, [r3, #0]
 800d002:	f7ff bfd3 	b.w	800cfac <_raise_r>
 800d006:	bf00      	nop
 800d008:	20000108 	.word	0x20000108

0800d00c <_kill_r>:
 800d00c:	b538      	push	{r3, r4, r5, lr}
 800d00e:	4d07      	ldr	r5, [pc, #28]	@ (800d02c <_kill_r+0x20>)
 800d010:	2300      	movs	r3, #0
 800d012:	4604      	mov	r4, r0
 800d014:	4608      	mov	r0, r1
 800d016:	4611      	mov	r1, r2
 800d018:	602b      	str	r3, [r5, #0]
 800d01a:	f7f5 fcfd 	bl	8002a18 <_kill>
 800d01e:	1c43      	adds	r3, r0, #1
 800d020:	d102      	bne.n	800d028 <_kill_r+0x1c>
 800d022:	682b      	ldr	r3, [r5, #0]
 800d024:	b103      	cbz	r3, 800d028 <_kill_r+0x1c>
 800d026:	6023      	str	r3, [r4, #0]
 800d028:	bd38      	pop	{r3, r4, r5, pc}
 800d02a:	bf00      	nop
 800d02c:	200020f0 	.word	0x200020f0

0800d030 <_getpid_r>:
 800d030:	f7f5 bcea 	b.w	8002a08 <_getpid>

0800d034 <memcpy>:
 800d034:	440a      	add	r2, r1
 800d036:	4291      	cmp	r1, r2
 800d038:	f100 33ff 	add.w	r3, r0, #4294967295
 800d03c:	d100      	bne.n	800d040 <memcpy+0xc>
 800d03e:	4770      	bx	lr
 800d040:	b510      	push	{r4, lr}
 800d042:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d046:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d04a:	4291      	cmp	r1, r2
 800d04c:	d1f9      	bne.n	800d042 <memcpy+0xe>
 800d04e:	bd10      	pop	{r4, pc}

0800d050 <_calloc_r>:
 800d050:	b570      	push	{r4, r5, r6, lr}
 800d052:	fba1 5402 	umull	r5, r4, r1, r2
 800d056:	b934      	cbnz	r4, 800d066 <_calloc_r+0x16>
 800d058:	4629      	mov	r1, r5
 800d05a:	f7fd fc79 	bl	800a950 <_malloc_r>
 800d05e:	4606      	mov	r6, r0
 800d060:	b928      	cbnz	r0, 800d06e <_calloc_r+0x1e>
 800d062:	4630      	mov	r0, r6
 800d064:	bd70      	pop	{r4, r5, r6, pc}
 800d066:	220c      	movs	r2, #12
 800d068:	6002      	str	r2, [r0, #0]
 800d06a:	2600      	movs	r6, #0
 800d06c:	e7f9      	b.n	800d062 <_calloc_r+0x12>
 800d06e:	462a      	mov	r2, r5
 800d070:	4621      	mov	r1, r4
 800d072:	f7fe fa66 	bl	800b542 <memset>
 800d076:	e7f4      	b.n	800d062 <_calloc_r+0x12>

0800d078 <__ascii_mbtowc>:
 800d078:	b082      	sub	sp, #8
 800d07a:	b901      	cbnz	r1, 800d07e <__ascii_mbtowc+0x6>
 800d07c:	a901      	add	r1, sp, #4
 800d07e:	b142      	cbz	r2, 800d092 <__ascii_mbtowc+0x1a>
 800d080:	b14b      	cbz	r3, 800d096 <__ascii_mbtowc+0x1e>
 800d082:	7813      	ldrb	r3, [r2, #0]
 800d084:	600b      	str	r3, [r1, #0]
 800d086:	7812      	ldrb	r2, [r2, #0]
 800d088:	1e10      	subs	r0, r2, #0
 800d08a:	bf18      	it	ne
 800d08c:	2001      	movne	r0, #1
 800d08e:	b002      	add	sp, #8
 800d090:	4770      	bx	lr
 800d092:	4610      	mov	r0, r2
 800d094:	e7fb      	b.n	800d08e <__ascii_mbtowc+0x16>
 800d096:	f06f 0001 	mvn.w	r0, #1
 800d09a:	e7f8      	b.n	800d08e <__ascii_mbtowc+0x16>

0800d09c <__ascii_wctomb>:
 800d09c:	4603      	mov	r3, r0
 800d09e:	4608      	mov	r0, r1
 800d0a0:	b141      	cbz	r1, 800d0b4 <__ascii_wctomb+0x18>
 800d0a2:	2aff      	cmp	r2, #255	@ 0xff
 800d0a4:	d904      	bls.n	800d0b0 <__ascii_wctomb+0x14>
 800d0a6:	228a      	movs	r2, #138	@ 0x8a
 800d0a8:	601a      	str	r2, [r3, #0]
 800d0aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ae:	4770      	bx	lr
 800d0b0:	700a      	strb	r2, [r1, #0]
 800d0b2:	2001      	movs	r0, #1
 800d0b4:	4770      	bx	lr

0800d0b6 <__swhatbuf_r>:
 800d0b6:	b570      	push	{r4, r5, r6, lr}
 800d0b8:	460c      	mov	r4, r1
 800d0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0be:	2900      	cmp	r1, #0
 800d0c0:	b096      	sub	sp, #88	@ 0x58
 800d0c2:	4615      	mov	r5, r2
 800d0c4:	461e      	mov	r6, r3
 800d0c6:	da0d      	bge.n	800d0e4 <__swhatbuf_r+0x2e>
 800d0c8:	89a3      	ldrh	r3, [r4, #12]
 800d0ca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d0ce:	f04f 0100 	mov.w	r1, #0
 800d0d2:	bf14      	ite	ne
 800d0d4:	2340      	movne	r3, #64	@ 0x40
 800d0d6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d0da:	2000      	movs	r0, #0
 800d0dc:	6031      	str	r1, [r6, #0]
 800d0de:	602b      	str	r3, [r5, #0]
 800d0e0:	b016      	add	sp, #88	@ 0x58
 800d0e2:	bd70      	pop	{r4, r5, r6, pc}
 800d0e4:	466a      	mov	r2, sp
 800d0e6:	f000 f849 	bl	800d17c <_fstat_r>
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	dbec      	blt.n	800d0c8 <__swhatbuf_r+0x12>
 800d0ee:	9901      	ldr	r1, [sp, #4]
 800d0f0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d0f4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d0f8:	4259      	negs	r1, r3
 800d0fa:	4159      	adcs	r1, r3
 800d0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d100:	e7eb      	b.n	800d0da <__swhatbuf_r+0x24>

0800d102 <__smakebuf_r>:
 800d102:	898b      	ldrh	r3, [r1, #12]
 800d104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d106:	079d      	lsls	r5, r3, #30
 800d108:	4606      	mov	r6, r0
 800d10a:	460c      	mov	r4, r1
 800d10c:	d507      	bpl.n	800d11e <__smakebuf_r+0x1c>
 800d10e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d112:	6023      	str	r3, [r4, #0]
 800d114:	6123      	str	r3, [r4, #16]
 800d116:	2301      	movs	r3, #1
 800d118:	6163      	str	r3, [r4, #20]
 800d11a:	b003      	add	sp, #12
 800d11c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d11e:	ab01      	add	r3, sp, #4
 800d120:	466a      	mov	r2, sp
 800d122:	f7ff ffc8 	bl	800d0b6 <__swhatbuf_r>
 800d126:	9f00      	ldr	r7, [sp, #0]
 800d128:	4605      	mov	r5, r0
 800d12a:	4639      	mov	r1, r7
 800d12c:	4630      	mov	r0, r6
 800d12e:	f7fd fc0f 	bl	800a950 <_malloc_r>
 800d132:	b948      	cbnz	r0, 800d148 <__smakebuf_r+0x46>
 800d134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d138:	059a      	lsls	r2, r3, #22
 800d13a:	d4ee      	bmi.n	800d11a <__smakebuf_r+0x18>
 800d13c:	f023 0303 	bic.w	r3, r3, #3
 800d140:	f043 0302 	orr.w	r3, r3, #2
 800d144:	81a3      	strh	r3, [r4, #12]
 800d146:	e7e2      	b.n	800d10e <__smakebuf_r+0xc>
 800d148:	89a3      	ldrh	r3, [r4, #12]
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d150:	81a3      	strh	r3, [r4, #12]
 800d152:	9b01      	ldr	r3, [sp, #4]
 800d154:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d158:	b15b      	cbz	r3, 800d172 <__smakebuf_r+0x70>
 800d15a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d15e:	4630      	mov	r0, r6
 800d160:	f000 f81e 	bl	800d1a0 <_isatty_r>
 800d164:	b128      	cbz	r0, 800d172 <__smakebuf_r+0x70>
 800d166:	89a3      	ldrh	r3, [r4, #12]
 800d168:	f023 0303 	bic.w	r3, r3, #3
 800d16c:	f043 0301 	orr.w	r3, r3, #1
 800d170:	81a3      	strh	r3, [r4, #12]
 800d172:	89a3      	ldrh	r3, [r4, #12]
 800d174:	431d      	orrs	r5, r3
 800d176:	81a5      	strh	r5, [r4, #12]
 800d178:	e7cf      	b.n	800d11a <__smakebuf_r+0x18>
	...

0800d17c <_fstat_r>:
 800d17c:	b538      	push	{r3, r4, r5, lr}
 800d17e:	4d07      	ldr	r5, [pc, #28]	@ (800d19c <_fstat_r+0x20>)
 800d180:	2300      	movs	r3, #0
 800d182:	4604      	mov	r4, r0
 800d184:	4608      	mov	r0, r1
 800d186:	4611      	mov	r1, r2
 800d188:	602b      	str	r3, [r5, #0]
 800d18a:	f7f5 fc89 	bl	8002aa0 <_fstat>
 800d18e:	1c43      	adds	r3, r0, #1
 800d190:	d102      	bne.n	800d198 <_fstat_r+0x1c>
 800d192:	682b      	ldr	r3, [r5, #0]
 800d194:	b103      	cbz	r3, 800d198 <_fstat_r+0x1c>
 800d196:	6023      	str	r3, [r4, #0]
 800d198:	bd38      	pop	{r3, r4, r5, pc}
 800d19a:	bf00      	nop
 800d19c:	200020f0 	.word	0x200020f0

0800d1a0 <_isatty_r>:
 800d1a0:	b538      	push	{r3, r4, r5, lr}
 800d1a2:	4d06      	ldr	r5, [pc, #24]	@ (800d1bc <_isatty_r+0x1c>)
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	4604      	mov	r4, r0
 800d1a8:	4608      	mov	r0, r1
 800d1aa:	602b      	str	r3, [r5, #0]
 800d1ac:	f7f5 fc88 	bl	8002ac0 <_isatty>
 800d1b0:	1c43      	adds	r3, r0, #1
 800d1b2:	d102      	bne.n	800d1ba <_isatty_r+0x1a>
 800d1b4:	682b      	ldr	r3, [r5, #0]
 800d1b6:	b103      	cbz	r3, 800d1ba <_isatty_r+0x1a>
 800d1b8:	6023      	str	r3, [r4, #0]
 800d1ba:	bd38      	pop	{r3, r4, r5, pc}
 800d1bc:	200020f0 	.word	0x200020f0

0800d1c0 <_init>:
 800d1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1c2:	bf00      	nop
 800d1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1c6:	bc08      	pop	{r3}
 800d1c8:	469e      	mov	lr, r3
 800d1ca:	4770      	bx	lr

0800d1cc <_fini>:
 800d1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ce:	bf00      	nop
 800d1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1d2:	bc08      	pop	{r3}
 800d1d4:	469e      	mov	lr, r3
 800d1d6:	4770      	bx	lr
