ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc_ex.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
  19              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCCEx_PeriphCLKConfig
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB144:
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the root directory of this software component.
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines RCCEx Private Defines
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWP
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, 
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC).
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * (*) : Available on some STM32H7 lines only.
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 106 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 296
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 2DE9B04F 		push	{r4, r5, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 CAB0     		sub	sp, sp, #296
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 328
  46 0006 00AF     		add	r7, sp, #0
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 7
  49 0008 C7F81401 		str	r0, [r7, #276]
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  50              		.loc 1 109 21
  51 000c 0023     		movs	r3, #0
  52 000e 87F82731 		strb	r3, [r7, #295]
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  53              		.loc 1 110 21
  54 0012 0023     		movs	r3, #0
  55 0014 87F82631 		strb	r3, [r7, #294]
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  56              		.loc 1 114 22
  57 0018 D7F81431 		ldr	r3, [r7, #276]
  58 001c D3E90023 		ldrd	r2, [r3]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 4


  59              		.loc 1 114 46
  60 0020 02F00064 		and	r4, r2, #134217728
  61 0024 0025     		movs	r5, #0
  62              		.loc 1 114 6
  63 0026 54EA0503 		orrs	r3, r4, r5
  64 002a 49D0     		beq	.L2
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->SpdifrxClockSelection)
  65              		.loc 1 117 26
  66 002c D7F81431 		ldr	r3, [r7, #276]
  67 0030 9B6E     		ldr	r3, [r3, #104]
  68              		.loc 1 117 5
  69 0032 B3F5401F 		cmp	r3, #3145728
  70 0036 2FD0     		beq	.L220
  71 0038 B3F5401F 		cmp	r3, #3145728
  72 003c 28D8     		bhi	.L4
  73 003e B3F5001F 		cmp	r3, #2097152
  74 0042 1AD0     		beq	.L5
  75 0044 B3F5001F 		cmp	r3, #2097152
  76 0048 22D8     		bhi	.L4
  77 004a 002B     		cmp	r3, #0
  78 004c 03D0     		beq	.L6
  79 004e B3F5801F 		cmp	r3, #1048576
  80 0052 07D0     		beq	.L7
  81 0054 1CE0     		b	.L4
  82              	.L6:
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable PLL1Q Clock output generated form System PLL . */
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  83              		.loc 1 121 9
  84 0056 B84B     		ldr	r3, .L262
  85 0058 DB6A     		ldr	r3, [r3, #44]
  86 005a B74A     		ldr	r2, .L262
  87 005c 43F40033 		orr	r3, r3, #131072
  88 0060 D362     		str	r3, [r2, #44]
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
  89              		.loc 1 124 9
  90 0062 1AE0     		b	.L8
  91              	.L7:
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
  92              		.loc 1 128 33
  93 0064 D7F81431 		ldr	r3, [r7, #276]
  94 0068 0833     		adds	r3, r3, #8
  95              		.loc 1 128 15
  96 006a 0221     		movs	r1, #2
  97 006c 1846     		mov	r0, r3
  98 006e FFF7FEFF 		bl	RCCEx_PLL2_Config
  99 0072 0346     		mov	r3, r0
 100 0074 87F82731 		strb	r3, [r7, #295]
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 5


 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 101              		.loc 1 131 9
 102 0078 0FE0     		b	.L8
 103              	.L5:
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 104              		.loc 1 134 33
 105 007a D7F81431 		ldr	r3, [r7, #276]
 106 007e 2833     		adds	r3, r3, #40
 107              		.loc 1 134 15
 108 0080 0221     		movs	r1, #2
 109 0082 1846     		mov	r0, r3
 110 0084 FFF7FEFF 		bl	RCCEx_PLL3_Config
 111 0088 0346     		mov	r3, r0
 112 008a 87F82731 		strb	r3, [r7, #295]
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 113              		.loc 1 137 9
 114 008e 04E0     		b	.L8
 115              	.L4:
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_HSI:
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal OSC clock is used as source of SPDIFRX clock*/
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 116              		.loc 1 145 13
 117 0090 0123     		movs	r3, #1
 118 0092 87F82731 		strb	r3, [r7, #295]
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 119              		.loc 1 146 9
 120 0096 00E0     		b	.L8
 121              	.L220:
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 122              		.loc 1 142 9
 123 0098 00BF     		nop
 124              	.L8:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 125              		.loc 1 149 8
 126 009a 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 127 009e 002B     		cmp	r3, #0
 128 00a0 0AD1     		bne	.L9
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 129              		.loc 1 152 7
 130 00a2 A54B     		ldr	r3, .L262
 131 00a4 1B6D     		ldr	r3, [r3, #80]
 132 00a6 23F44011 		bic	r1, r3, #3145728
 133 00aa D7F81431 		ldr	r3, [r7, #276]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 6


 134 00ae 9B6E     		ldr	r3, [r3, #104]
 135 00b0 A14A     		ldr	r2, .L262
 136 00b2 0B43     		orrs	r3, r3, r1
 137 00b4 1365     		str	r3, [r2, #80]
 138 00b6 03E0     		b	.L2
 139              	.L9:
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 140              		.loc 1 157 14
 141 00b8 97F82731 		ldrb	r3, [r7, #295]
 142 00bc 87F82631 		strb	r3, [r7, #294]
 143              	.L2:
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 144              		.loc 1 162 22
 145 00c0 D7F81431 		ldr	r3, [r7, #276]
 146 00c4 D3E90023 		ldrd	r2, [r3]
 147              		.loc 1 162 46
 148 00c8 02F48078 		and	r8, r2, #256
 149 00cc 4FF00009 		mov	r9, #0
 150              		.loc 1 162 6
 151 00d0 58EA0903 		orrs	r3, r8, r9
 152 00d4 47D0     		beq	.L10
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai1ClockSelection)
 153              		.loc 1 164 26
 154 00d6 D7F81431 		ldr	r3, [r7, #276]
 155 00da 9B6D     		ldr	r3, [r3, #88]
 156              		.loc 1 164 5
 157 00dc 042B     		cmp	r3, #4
 158 00de 2AD8     		bhi	.L11
 159 00e0 01A2     		adr	r2, .L13
 160 00e2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 161 00e6 00BF     		.p2align 2
 162              	.L13:
 163 00e8 FD000000 		.word	.L17+1
 164 00ec 0B010000 		.word	.L16+1
 165 00f0 21010000 		.word	.L15+1
 166 00f4 3F010000 		.word	.L221+1
 167 00f8 3F010000 		.word	.L221+1
 168              		.p2align 1
 169              	.L17:
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 170              		.loc 1 168 9
 171 00fc 8E4B     		ldr	r3, .L262
 172 00fe DB6A     		ldr	r3, [r3, #44]
 173 0100 8D4A     		ldr	r2, .L262
 174 0102 43F40033 		orr	r3, r3, #131072
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 7


 175 0106 D362     		str	r3, [r2, #44]
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 176              		.loc 1 171 9
 177 0108 1AE0     		b	.L18
 178              	.L16:
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 179              		.loc 1 175 33
 180 010a D7F81431 		ldr	r3, [r7, #276]
 181 010e 0833     		adds	r3, r3, #8
 182              		.loc 1 175 15
 183 0110 0021     		movs	r1, #0
 184 0112 1846     		mov	r0, r3
 185 0114 FFF7FEFF 		bl	RCCEx_PLL2_Config
 186 0118 0346     		mov	r3, r0
 187 011a 87F82731 		strb	r3, [r7, #295]
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 188              		.loc 1 178 9
 189 011e 0FE0     		b	.L18
 190              	.L15:
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 191              		.loc 1 181 33
 192 0120 D7F81431 		ldr	r3, [r7, #276]
 193 0124 2833     		adds	r3, r3, #40
 194              		.loc 1 181 15
 195 0126 0021     		movs	r1, #0
 196 0128 1846     		mov	r0, r3
 197 012a FFF7FEFF 		bl	RCCEx_PLL3_Config
 198 012e 0346     		mov	r3, r0
 199 0130 87F82731 		strb	r3, [r7, #295]
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 200              		.loc 1 184 9
 201 0134 04E0     		b	.L18
 202              	.L11:
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PIN:
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI1 clock*/
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP:
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 8


 203              		.loc 1 197 13
 204 0136 0123     		movs	r3, #1
 205 0138 87F82731 		strb	r3, [r7, #295]
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 206              		.loc 1 198 9
 207 013c 00E0     		b	.L18
 208              	.L221:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 209              		.loc 1 189 9
 210 013e 00BF     		nop
 211              	.L18:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 212              		.loc 1 201 8
 213 0140 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 214 0144 002B     		cmp	r3, #0
 215 0146 0AD1     		bne	.L19
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 216              		.loc 1 204 7
 217 0148 7B4B     		ldr	r3, .L262
 218 014a 1B6D     		ldr	r3, [r3, #80]
 219 014c 23F00701 		bic	r1, r3, #7
 220 0150 D7F81431 		ldr	r3, [r7, #276]
 221 0154 9B6D     		ldr	r3, [r3, #88]
 222 0156 784A     		ldr	r2, .L262
 223 0158 0B43     		orrs	r3, r3, r1
 224 015a 1365     		str	r3, [r2, #80]
 225 015c 03E0     		b	.L10
 226              	.L19:
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 227              		.loc 1 209 14
 228 015e 97F82731 		ldrb	r3, [r7, #295]
 229 0162 87F82631 		strb	r3, [r7, #294]
 230              	.L10:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 231              		.loc 1 215 22
 232 0166 D7F81431 		ldr	r3, [r7, #276]
 233 016a D3E90023 		ldrd	r2, [r3]
 234              		.loc 1 215 46
 235 016e 02F4007A 		and	r10, r2, #512
 236 0172 4FF0000B 		mov	fp, #0
 237              		.loc 1 215 6
 238 0176 5AEA0B03 		orrs	r3, r10, fp
 239 017a 4CD0     		beq	.L20
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 9


 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai23ClockSelection)
 240              		.loc 1 217 26
 241 017c D7F81431 		ldr	r3, [r7, #276]
 242 0180 DB6D     		ldr	r3, [r3, #92]
 243              		.loc 1 217 5
 244 0182 B3F5807F 		cmp	r3, #256
 245 0186 30D0     		beq	.L222
 246 0188 B3F5807F 		cmp	r3, #256
 247 018c 29D8     		bhi	.L22
 248 018e C02B     		cmp	r3, #192
 249 0190 2DD0     		beq	.L223
 250 0192 C02B     		cmp	r3, #192
 251 0194 25D8     		bhi	.L22
 252 0196 802B     		cmp	r3, #128
 253 0198 18D0     		beq	.L24
 254 019a 802B     		cmp	r3, #128
 255 019c 21D8     		bhi	.L22
 256 019e 002B     		cmp	r3, #0
 257 01a0 02D0     		beq	.L25
 258 01a2 402B     		cmp	r3, #64
 259 01a4 07D0     		beq	.L26
 260 01a6 1CE0     		b	.L22
 261              	.L25:
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 262              		.loc 1 221 9
 263 01a8 634B     		ldr	r3, .L262
 264 01aa DB6A     		ldr	r3, [r3, #44]
 265 01ac 624A     		ldr	r2, .L262
 266 01ae 43F40033 		orr	r3, r3, #131072
 267 01b2 D362     		str	r3, [r2, #44]
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 268              		.loc 1 224 9
 269 01b4 1CE0     		b	.L27
 270              	.L26:
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 271              		.loc 1 228 33
 272 01b6 D7F81431 		ldr	r3, [r7, #276]
 273 01ba 0833     		adds	r3, r3, #8
 274              		.loc 1 228 15
 275 01bc 0021     		movs	r1, #0
 276 01be 1846     		mov	r0, r3
 277 01c0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 278 01c4 0346     		mov	r3, r0
 279 01c6 87F82731 		strb	r3, [r7, #295]
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 280              		.loc 1 231 9
 281 01ca 11E0     		b	.L27
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 10


 282              	.L24:
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 283              		.loc 1 234 33
 284 01cc D7F81431 		ldr	r3, [r7, #276]
 285 01d0 2833     		adds	r3, r3, #40
 286              		.loc 1 234 15
 287 01d2 0021     		movs	r1, #0
 288 01d4 1846     		mov	r0, r3
 289 01d6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 290 01da 0346     		mov	r3, r0
 291 01dc 87F82731 		strb	r3, [r7, #295]
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 292              		.loc 1 237 9
 293 01e0 06E0     		b	.L27
 294              	.L22:
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PIN:
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2/3 clock*/
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP:
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 295              		.loc 1 250 13
 296 01e2 0123     		movs	r3, #1
 297 01e4 87F82731 		strb	r3, [r7, #295]
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 298              		.loc 1 251 9
 299 01e8 02E0     		b	.L27
 300              	.L222:
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 301              		.loc 1 247 9
 302 01ea 00BF     		nop
 303 01ec 00E0     		b	.L27
 304              	.L223:
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 305              		.loc 1 242 9
 306 01ee 00BF     		nop
 307              	.L27:
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 308              		.loc 1 254 8
 309 01f0 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 310 01f4 002B     		cmp	r3, #0
 311 01f6 0AD1     		bne	.L28
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 11


 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 312              		.loc 1 257 7
 313 01f8 4F4B     		ldr	r3, .L262
 314 01fa 1B6D     		ldr	r3, [r3, #80]
 315 01fc 23F4E071 		bic	r1, r3, #448
 316 0200 D7F81431 		ldr	r3, [r7, #276]
 317 0204 DB6D     		ldr	r3, [r3, #92]
 318 0206 4C4A     		ldr	r2, .L262
 319 0208 0B43     		orrs	r3, r3, r1
 320 020a 1365     		str	r3, [r2, #80]
 321 020c 03E0     		b	.L20
 322              	.L28:
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 323              		.loc 1 262 14
 324 020e 97F82731 		ldrb	r3, [r7, #295]
 325 0212 87F82631 		strb	r3, [r7, #294]
 326              	.L20:
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2A configuration -------------------------------*/
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai2AClockSelection)
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI2A Clock output generated form System PLL . */
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PIN:
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2A clock*/
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 12


 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP:
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_SPDIF:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI2A clock */
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2A clock*/
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2B configuration -------------------------------*/
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai2BClockSelection)
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PIN:
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2B clock*/
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 13


 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP:
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_SPDIF:
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI2B clock */
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2B clock*/
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 327              		.loc 1 389 22
 328 0216 D7F81431 		ldr	r3, [r7, #276]
 329 021a D3E90023 		ldrd	r2, [r3]
 330              		.loc 1 389 46
 331 021e 02F48063 		and	r3, r2, #1024
 332 0222 C7F80831 		str	r3, [r7, #264]
 333 0226 0023     		movs	r3, #0
 334 0228 C7F80C31 		str	r3, [r7, #268]
 335              		.loc 1 389 6
 336 022c D7E94212 		ldrd	r1, [r7, #264]
 337 0230 0B46     		mov	r3, r1
 338 0232 1343     		orrs	r3, r3, r2
 339 0234 53D0     		beq	.L29
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai4AClockSelection)
 340              		.loc 1 391 26
 341 0236 D7F81431 		ldr	r3, [r7, #276]
 342 023a D3F8A830 		ldr	r3, [r3, #168]
 343              		.loc 1 391 5
 344 023e B3F5000F 		cmp	r3, #8388608
 345 0242 35D0     		beq	.L224
 346 0244 B3F5000F 		cmp	r3, #8388608
 347 0248 2ED8     		bhi	.L31
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 14


 348 024a B3F5C00F 		cmp	r3, #6291456
 349 024e 31D0     		beq	.L225
 350 0250 B3F5C00F 		cmp	r3, #6291456
 351 0254 28D8     		bhi	.L31
 352 0256 B3F5800F 		cmp	r3, #4194304
 353 025a 1AD0     		beq	.L33
 354 025c B3F5800F 		cmp	r3, #4194304
 355 0260 22D8     		bhi	.L31
 356 0262 002B     		cmp	r3, #0
 357 0264 03D0     		beq	.L34
 358 0266 B3F5001F 		cmp	r3, #2097152
 359 026a 07D0     		beq	.L35
 360 026c 1CE0     		b	.L31
 361              	.L34:
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 362              		.loc 1 395 9
 363 026e 324B     		ldr	r3, .L262
 364 0270 DB6A     		ldr	r3, [r3, #44]
 365 0272 314A     		ldr	r2, .L262
 366 0274 43F40033 		orr	r3, r3, #131072
 367 0278 D362     		str	r3, [r2, #44]
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 368              		.loc 1 398 9
 369 027a 1CE0     		b	.L36
 370              	.L35:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 371              		.loc 1 402 33
 372 027c D7F81431 		ldr	r3, [r7, #276]
 373 0280 0833     		adds	r3, r3, #8
 374              		.loc 1 402 15
 375 0282 0021     		movs	r1, #0
 376 0284 1846     		mov	r0, r3
 377 0286 FFF7FEFF 		bl	RCCEx_PLL2_Config
 378 028a 0346     		mov	r3, r0
 379 028c 87F82731 		strb	r3, [r7, #295]
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 380              		.loc 1 405 9
 381 0290 11E0     		b	.L36
 382              	.L33:
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 383              		.loc 1 408 33
 384 0292 D7F81431 		ldr	r3, [r7, #276]
 385 0296 2833     		adds	r3, r3, #40
 386              		.loc 1 408 15
 387 0298 0021     		movs	r1, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 15


 388 029a 1846     		mov	r0, r3
 389 029c FFF7FEFF 		bl	RCCEx_PLL3_Config
 390 02a0 0346     		mov	r3, r0
 391 02a2 87F82731 		strb	r3, [r7, #295]
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 392              		.loc 1 411 9
 393 02a6 06E0     		b	.L36
 394              	.L31:
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2 clock*/
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP:
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_SPDIF:
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI4A clock */
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI4A clock source configuration done later after clock selection check */
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 395              		.loc 1 431 13
 396 02a8 0123     		movs	r3, #1
 397 02aa 87F82731 		strb	r3, [r7, #295]
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 398              		.loc 1 432 9
 399 02ae 02E0     		b	.L36
 400              	.L224:
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 401              		.loc 1 421 9
 402 02b0 00BF     		nop
 403 02b2 00E0     		b	.L36
 404              	.L225:
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 405              		.loc 1 416 9
 406 02b4 00BF     		nop
 407              	.L36:
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 408              		.loc 1 435 8
 409 02b6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 410 02ba 002B     		cmp	r3, #0
 411 02bc 0BD1     		bne	.L37
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4A clock*/
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 412              		.loc 1 438 7
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 16


 413 02be 1E4B     		ldr	r3, .L262
 414 02c0 9B6D     		ldr	r3, [r3, #88]
 415 02c2 23F46001 		bic	r1, r3, #14680064
 416 02c6 D7F81431 		ldr	r3, [r7, #276]
 417 02ca D3F8A830 		ldr	r3, [r3, #168]
 418 02ce 1A4A     		ldr	r2, .L262
 419 02d0 0B43     		orrs	r3, r3, r1
 420 02d2 9365     		str	r3, [r2, #88]
 421 02d4 03E0     		b	.L29
 422              	.L37:
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 423              		.loc 1 443 14
 424 02d6 97F82731 		ldrb	r3, [r7, #295]
 425 02da 87F82631 		strb	r3, [r7, #294]
 426              	.L29:
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 427              		.loc 1 447 22
 428 02de D7F81431 		ldr	r3, [r7, #276]
 429 02e2 D3E90023 		ldrd	r2, [r3]
 430              		.loc 1 447 46
 431 02e6 02F40063 		and	r3, r2, #2048
 432 02ea C7F80031 		str	r3, [r7, #256]
 433 02ee 0023     		movs	r3, #0
 434 02f0 C7F80431 		str	r3, [r7, #260]
 435              		.loc 1 447 6
 436 02f4 D7E94012 		ldrd	r1, [r7, #256]
 437 02f8 0B46     		mov	r3, r1
 438 02fa 1343     		orrs	r3, r3, r2
 439 02fc 56D0     		beq	.L38
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai4BClockSelection)
 440              		.loc 1 449 26
 441 02fe D7F81431 		ldr	r3, [r7, #276]
 442 0302 D3F8AC30 		ldr	r3, [r3, #172]
 443              		.loc 1 449 5
 444 0306 B3F1806F 		cmp	r3, #67108864
 445 030a 38D0     		beq	.L226
 446 030c B3F1806F 		cmp	r3, #67108864
 447 0310 31D8     		bhi	.L40
 448 0312 B3F1407F 		cmp	r3, #50331648
 449 0316 34D0     		beq	.L227
 450 0318 B3F1407F 		cmp	r3, #50331648
 451 031c 2BD8     		bhi	.L40
 452 031e B3F1007F 		cmp	r3, #33554432
 453 0322 1DD0     		beq	.L42
 454 0324 B3F1007F 		cmp	r3, #33554432
 455 0328 25D8     		bhi	.L40
 456 032a 002B     		cmp	r3, #0
 457 032c 06D0     		beq	.L43
 458 032e B3F1807F 		cmp	r3, #16777216
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 17


 459 0332 0AD0     		beq	.L44
 460 0334 1FE0     		b	.L40
 461              	.L263:
 462 0336 00BF     		.align	2
 463              	.L262:
 464 0338 00440258 		.word	1476543488
 465              	.L43:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 466              		.loc 1 453 9
 467 033c A24B     		ldr	r3, .L264
 468 033e DB6A     		ldr	r3, [r3, #44]
 469 0340 A14A     		ldr	r2, .L264
 470 0342 43F40033 		orr	r3, r3, #131072
 471 0346 D362     		str	r3, [r2, #44]
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 472              		.loc 1 456 9
 473 0348 1CE0     		b	.L45
 474              	.L44:
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 475              		.loc 1 460 33
 476 034a D7F81431 		ldr	r3, [r7, #276]
 477 034e 0833     		adds	r3, r3, #8
 478              		.loc 1 460 15
 479 0350 0021     		movs	r1, #0
 480 0352 1846     		mov	r0, r3
 481 0354 FFF7FEFF 		bl	RCCEx_PLL2_Config
 482 0358 0346     		mov	r3, r0
 483 035a 87F82731 		strb	r3, [r7, #295]
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 484              		.loc 1 463 9
 485 035e 11E0     		b	.L45
 486              	.L42:
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 487              		.loc 1 466 33
 488 0360 D7F81431 		ldr	r3, [r7, #276]
 489 0364 2833     		adds	r3, r3, #40
 490              		.loc 1 466 15
 491 0366 0021     		movs	r1, #0
 492 0368 1846     		mov	r0, r3
 493 036a FFF7FEFF 		bl	RCCEx_PLL3_Config
 494 036e 0346     		mov	r3, r0
 495 0370 87F82731 		strb	r3, [r7, #295]
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 18


 496              		.loc 1 469 9
 497 0374 06E0     		b	.L45
 498              	.L40:
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2 clock*/
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP:
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_SPDIF:
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI4B clock */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI4B clock source configuration done later after clock selection check */
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 499              		.loc 1 489 13
 500 0376 0123     		movs	r3, #1
 501 0378 87F82731 		strb	r3, [r7, #295]
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 502              		.loc 1 490 9
 503 037c 02E0     		b	.L45
 504              	.L226:
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 505              		.loc 1 479 9
 506 037e 00BF     		nop
 507 0380 00E0     		b	.L45
 508              	.L227:
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 509              		.loc 1 474 9
 510 0382 00BF     		nop
 511              	.L45:
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 512              		.loc 1 493 8
 513 0384 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 514 0388 002B     		cmp	r3, #0
 515 038a 0BD1     		bne	.L46
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4B clock*/
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 516              		.loc 1 496 7
 517 038c 8E4B     		ldr	r3, .L264
 518 038e 9B6D     		ldr	r3, [r3, #88]
 519 0390 23F0E061 		bic	r1, r3, #117440512
 520 0394 D7F81431 		ldr	r3, [r7, #276]
 521 0398 D3F8AC30 		ldr	r3, [r3, #172]
 522 039c 8A4A     		ldr	r2, .L264
 523 039e 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 19


 524 03a0 9365     		str	r3, [r2, #88]
 525 03a2 03E0     		b	.L38
 526              	.L46:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 527              		.loc 1 501 14
 528 03a4 97F82731 		ldrb	r3, [r7, #295]
 529 03a8 87F82631 		strb	r3, [r7, #294]
 530              	.L38:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 531              		.loc 1 508 22
 532 03ac D7F81431 		ldr	r3, [r7, #276]
 533 03b0 D3E90023 		ldrd	r2, [r3]
 534              		.loc 1 508 46
 535 03b4 02F00073 		and	r3, r2, #33554432
 536 03b8 C7F8F830 		str	r3, [r7, #248]
 537 03bc 0023     		movs	r3, #0
 538 03be C7F8FC30 		str	r3, [r7, #252]
 539              		.loc 1 508 6
 540 03c2 D7E93E12 		ldrd	r1, [r7, #248]
 541 03c6 0B46     		mov	r3, r1
 542 03c8 1343     		orrs	r3, r3, r2
 543 03ca 3AD0     		beq	.L47
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->QspiClockSelection)
 544              		.loc 1 510 26
 545 03cc D7F81431 		ldr	r3, [r7, #276]
 546 03d0 DB6C     		ldr	r3, [r3, #76]
 547              		.loc 1 510 5
 548 03d2 302B     		cmp	r3, #48
 549 03d4 1FD0     		beq	.L228
 550 03d6 302B     		cmp	r3, #48
 551 03d8 19D8     		bhi	.L49
 552 03da 202B     		cmp	r3, #32
 553 03dc 0CD0     		beq	.L50
 554 03de 202B     		cmp	r3, #32
 555 03e0 15D8     		bhi	.L49
 556 03e2 002B     		cmp	r3, #0
 557 03e4 19D0     		beq	.L229
 558 03e6 102B     		cmp	r3, #16
 559 03e8 11D1     		bne	.L49
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable QSPI Clock output generated form System PLL . */
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 560              		.loc 1 514 9
 561 03ea 774B     		ldr	r3, .L264
 562 03ec DB6A     		ldr	r3, [r3, #44]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 20


 563 03ee 764A     		ldr	r2, .L264
 564 03f0 43F40033 		orr	r3, r3, #131072
 565 03f4 D362     		str	r3, [r2, #44]
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 566              		.loc 1 517 9
 567 03f6 11E0     		b	.L52
 568              	.L50:
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 569              		.loc 1 521 33
 570 03f8 D7F81431 		ldr	r3, [r7, #276]
 571 03fc 0833     		adds	r3, r3, #8
 572              		.loc 1 521 15
 573 03fe 0221     		movs	r1, #2
 574 0400 1846     		mov	r0, r3
 575 0402 FFF7FEFF 		bl	RCCEx_PLL2_Config
 576 0406 0346     		mov	r3, r0
 577 0408 87F82731 		strb	r3, [r7, #295]
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 578              		.loc 1 524 9
 579 040c 06E0     		b	.L52
 580              	.L49:
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_CLKP:
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_D1HCLK:
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 581              		.loc 1 537 13
 582 040e 0123     		movs	r3, #1
 583 0410 87F82731 		strb	r3, [r7, #295]
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 584              		.loc 1 538 9
 585 0414 02E0     		b	.L52
 586              	.L228:
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 587              		.loc 1 530 9
 588 0416 00BF     		nop
 589 0418 00E0     		b	.L52
 590              	.L229:
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 591              		.loc 1 534 9
 592 041a 00BF     		nop
 593              	.L52:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 21


 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 594              		.loc 1 541 8
 595 041c 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 596 0420 002B     		cmp	r3, #0
 597 0422 0AD1     		bne	.L53
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 598              		.loc 1 544 7
 599 0424 684B     		ldr	r3, .L264
 600 0426 DB6C     		ldr	r3, [r3, #76]
 601 0428 23F03001 		bic	r1, r3, #48
 602 042c D7F81431 		ldr	r3, [r7, #276]
 603 0430 DB6C     		ldr	r3, [r3, #76]
 604 0432 654A     		ldr	r2, .L264
 605 0434 0B43     		orrs	r3, r3, r1
 606 0436 D364     		str	r3, [r2, #76]
 607 0438 03E0     		b	.L47
 608              	.L53:
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 609              		.loc 1 549 14
 610 043a 97F82731 		ldrb	r3, [r7, #295]
 611 043e 87F82631 		strb	r3, [r7, #294]
 612              	.L47:
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*QUADSPI*/
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- OCTOSPI configuration -------------------------------*/
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->OspiClockSelection)
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable OSPI Clock output generated form System PLL . */
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_CLKP:
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 22


 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_HCLK:
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HCLK clock selected as OSPI kernel peripheral clock */
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of OSPI clock*/
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*OCTOSPI*/
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 613              		.loc 1 603 22
 614 0442 D7F81431 		ldr	r3, [r7, #276]
 615 0446 D3E90023 		ldrd	r2, [r3]
 616              		.loc 1 603 46
 617 044a 02F48053 		and	r3, r2, #4096
 618 044e C7F8F030 		str	r3, [r7, #240]
 619 0452 0023     		movs	r3, #0
 620 0454 C7F8F430 		str	r3, [r7, #244]
 621              		.loc 1 603 6
 622 0458 D7E93C12 		ldrd	r1, [r7, #240]
 623 045c 0B46     		mov	r3, r1
 624 045e 1343     		orrs	r3, r3, r2
 625 0460 51D0     		beq	.L54
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi123ClockSelection)
 626              		.loc 1 605 26
 627 0462 D7F81431 		ldr	r3, [r7, #276]
 628 0466 1B6E     		ldr	r3, [r3, #96]
 629              		.loc 1 605 5
 630 0468 B3F5804F 		cmp	r3, #16384
 631 046c 35D0     		beq	.L230
 632 046e B3F5804F 		cmp	r3, #16384
 633 0472 2ED8     		bhi	.L56
 634 0474 B3F5405F 		cmp	r3, #12288
 635 0478 31D0     		beq	.L231
 636 047a B3F5405F 		cmp	r3, #12288
 637 047e 28D8     		bhi	.L56
 638 0480 B3F5005F 		cmp	r3, #8192
 639 0484 1AD0     		beq	.L58
 640 0486 B3F5005F 		cmp	r3, #8192
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 23


 641 048a 22D8     		bhi	.L56
 642 048c 002B     		cmp	r3, #0
 643 048e 03D0     		beq	.L59
 644 0490 B3F5805F 		cmp	r3, #4096
 645 0494 07D0     		beq	.L60
 646 0496 1CE0     		b	.L56
 647              	.L59:
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SPI Clock output generated form System PLL . */
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 648              		.loc 1 609 9
 649 0498 4B4B     		ldr	r3, .L264
 650 049a DB6A     		ldr	r3, [r3, #44]
 651 049c 4A4A     		ldr	r2, .L264
 652 049e 43F40033 		orr	r3, r3, #131072
 653 04a2 D362     		str	r3, [r2, #44]
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 654              		.loc 1 612 9
 655 04a4 1CE0     		b	.L61
 656              	.L60:
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 657              		.loc 1 615 33
 658 04a6 D7F81431 		ldr	r3, [r7, #276]
 659 04aa 0833     		adds	r3, r3, #8
 660              		.loc 1 615 15
 661 04ac 0021     		movs	r1, #0
 662 04ae 1846     		mov	r0, r3
 663 04b0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 664 04b4 0346     		mov	r3, r0
 665 04b6 87F82731 		strb	r3, [r7, #295]
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 666              		.loc 1 618 9
 667 04ba 11E0     		b	.L61
 668              	.L58:
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 669              		.loc 1 621 33
 670 04bc D7F81431 		ldr	r3, [r7, #276]
 671 04c0 2833     		adds	r3, r3, #40
 672              		.loc 1 621 15
 673 04c2 0021     		movs	r1, #0
 674 04c4 1846     		mov	r0, r3
 675 04c6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 676 04ca 0346     		mov	r3, r0
 677 04cc 87F82731 		strb	r3, [r7, #295]
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 678              		.loc 1 624 9
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 24


 679 04d0 06E0     		b	.L61
 680              	.L56:
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PIN:
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SPI1/2/3 clock*/
 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP:
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 681              		.loc 1 637 13
 682 04d2 0123     		movs	r3, #1
 683 04d4 87F82731 		strb	r3, [r7, #295]
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 684              		.loc 1 638 9
 685 04d8 02E0     		b	.L61
 686              	.L230:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 687              		.loc 1 634 9
 688 04da 00BF     		nop
 689 04dc 00E0     		b	.L61
 690              	.L231:
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 691              		.loc 1 629 9
 692 04de 00BF     		nop
 693              	.L61:
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 694              		.loc 1 641 8
 695 04e0 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 696 04e4 002B     		cmp	r3, #0
 697 04e6 0AD1     		bne	.L62
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 698              		.loc 1 644 7
 699 04e8 374B     		ldr	r3, .L264
 700 04ea 1B6D     		ldr	r3, [r3, #80]
 701 04ec 23F4E041 		bic	r1, r3, #28672
 702 04f0 D7F81431 		ldr	r3, [r7, #276]
 703 04f4 1B6E     		ldr	r3, [r3, #96]
 704 04f6 344A     		ldr	r2, .L264
 705 04f8 0B43     		orrs	r3, r3, r1
 706 04fa 1365     		str	r3, [r2, #80]
 707 04fc 03E0     		b	.L54
 708              	.L62:
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 25


 709              		.loc 1 649 14
 710 04fe 97F82731 		ldrb	r3, [r7, #295]
 711 0502 87F82631 		strb	r3, [r7, #294]
 712              	.L54:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 713              		.loc 1 654 22
 714 0506 D7F81431 		ldr	r3, [r7, #276]
 715 050a D3E90023 		ldrd	r2, [r3]
 716              		.loc 1 654 46
 717 050e 02F40053 		and	r3, r2, #8192
 718 0512 C7F8E830 		str	r3, [r7, #232]
 719 0516 0023     		movs	r3, #0
 720 0518 C7F8EC30 		str	r3, [r7, #236]
 721              		.loc 1 654 6
 722 051c D7E93A12 		ldrd	r1, [r7, #232]
 723 0520 0B46     		mov	r3, r1
 724 0522 1343     		orrs	r3, r3, r2
 725 0524 56D0     		beq	.L63
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi45ClockSelection)
 726              		.loc 1 656 26
 727 0526 D7F81431 		ldr	r3, [r7, #276]
 728 052a 5B6E     		ldr	r3, [r3, #100]
 729              		.loc 1 656 5
 730 052c B3F5A02F 		cmp	r3, #327680
 731 0530 33D0     		beq	.L232
 732 0532 B3F5A02F 		cmp	r3, #327680
 733 0536 2CD8     		bhi	.L65
 734 0538 B3F5802F 		cmp	r3, #262144
 735 053c 2FD0     		beq	.L233
 736 053e B3F5802F 		cmp	r3, #262144
 737 0542 26D8     		bhi	.L65
 738 0544 B3F5403F 		cmp	r3, #196608
 739 0548 2BD0     		beq	.L234
 740 054a B3F5403F 		cmp	r3, #196608
 741 054e 20D8     		bhi	.L65
 742 0550 B3F5003F 		cmp	r3, #131072
 743 0554 12D0     		beq	.L68
 744 0556 B3F5003F 		cmp	r3, #131072
 745 055a 1AD8     		bhi	.L65
 746 055c 002B     		cmp	r3, #0
 747 055e 22D0     		beq	.L235
 748 0560 B3F5803F 		cmp	r3, #65536
 749 0564 15D1     		bne	.L65
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PCLK2:      /* CD/D2 PCLK2 as clock source for SPI4/5 */
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 750              		.loc 1 664 33
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 26


 751 0566 D7F81431 		ldr	r3, [r7, #276]
 752 056a 0833     		adds	r3, r3, #8
 753              		.loc 1 664 15
 754 056c 0121     		movs	r1, #1
 755 056e 1846     		mov	r0, r3
 756 0570 FFF7FEFF 		bl	RCCEx_PLL2_Config
 757 0574 0346     		mov	r3, r0
 758 0576 87F82731 		strb	r3, [r7, #295]
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 759              		.loc 1 667 9
 760 057a 15E0     		b	.L71
 761              	.L68:
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 762              		.loc 1 669 33
 763 057c D7F81431 		ldr	r3, [r7, #276]
 764 0580 2833     		adds	r3, r3, #40
 765              		.loc 1 669 15
 766 0582 0121     		movs	r1, #1
 767 0584 1846     		mov	r0, r3
 768 0586 FFF7FEFF 		bl	RCCEx_PLL3_Config
 769 058a 0346     		mov	r3, r0
 770 058c 87F82731 		strb	r3, [r7, #295]
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 771              		.loc 1 671 9
 772 0590 0AE0     		b	.L71
 773              	.L65:
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSI:
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of SPI4/5 clock*/
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_CSI:
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /*  CSI oscillator clock is used as source of SPI4/5 clock */
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSE:
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE,  oscillator is used as source of SPI4/5 clock */
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 774              		.loc 1 689 13
 775 0592 0123     		movs	r3, #1
 776 0594 87F82731 		strb	r3, [r7, #295]
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 777              		.loc 1 690 9
 778 0598 06E0     		b	.L71
 779              	.L232:
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 780              		.loc 1 686 9
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 27


 781 059a 00BF     		nop
 782 059c 04E0     		b	.L71
 783              	.L233:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 784              		.loc 1 681 9
 785 059e 00BF     		nop
 786 05a0 02E0     		b	.L71
 787              	.L234:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 788              		.loc 1 676 9
 789 05a2 00BF     		nop
 790 05a4 00E0     		b	.L71
 791              	.L235:
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 792              		.loc 1 660 9
 793 05a6 00BF     		nop
 794              	.L71:
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 795              		.loc 1 693 8
 796 05a8 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 797 05ac 002B     		cmp	r3, #0
 798 05ae 0DD1     		bne	.L72
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 799              		.loc 1 696 7
 800 05b0 054B     		ldr	r3, .L264
 801 05b2 1B6D     		ldr	r3, [r3, #80]
 802 05b4 23F4E021 		bic	r1, r3, #458752
 803 05b8 D7F81431 		ldr	r3, [r7, #276]
 804 05bc 5B6E     		ldr	r3, [r3, #100]
 805 05be 024A     		ldr	r2, .L264
 806 05c0 0B43     		orrs	r3, r3, r1
 807 05c2 1365     		str	r3, [r2, #80]
 808 05c4 06E0     		b	.L63
 809              	.L265:
 810 05c6 00BF     		.align	2
 811              	.L264:
 812 05c8 00440258 		.word	1476543488
 813              	.L72:
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 814              		.loc 1 701 14
 815 05cc 97F82731 		ldrb	r3, [r7, #295]
 816 05d0 87F82631 		strb	r3, [r7, #294]
 817              	.L63:
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 818              		.loc 1 706 22
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 28


 819 05d4 D7F81431 		ldr	r3, [r7, #276]
 820 05d8 D3E90023 		ldrd	r2, [r3]
 821              		.loc 1 706 46
 822 05dc 02F48043 		and	r3, r2, #16384
 823 05e0 C7F8E030 		str	r3, [r7, #224]
 824 05e4 0023     		movs	r3, #0
 825 05e6 C7F8E430 		str	r3, [r7, #228]
 826              		.loc 1 706 6
 827 05ea D7E93812 		ldrd	r1, [r7, #224]
 828 05ee 0B46     		mov	r3, r1
 829 05f0 1343     		orrs	r3, r3, r2
 830 05f2 55D0     		beq	.L73
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi6ClockSelection)
 831              		.loc 1 708 26
 832 05f4 D7F81431 		ldr	r3, [r7, #276]
 833 05f8 D3F8B030 		ldr	r3, [r3, #176]
 834              		.loc 1 708 5
 835 05fc B3F1A04F 		cmp	r3, #1342177280
 836 0600 33D0     		beq	.L236
 837 0602 B3F1A04F 		cmp	r3, #1342177280
 838 0606 2CD8     		bhi	.L75
 839 0608 B3F1804F 		cmp	r3, #1073741824
 840 060c 2FD0     		beq	.L237
 841 060e B3F1804F 		cmp	r3, #1073741824
 842 0612 26D8     		bhi	.L75
 843 0614 B3F1405F 		cmp	r3, #805306368
 844 0618 2BD0     		beq	.L238
 845 061a B3F1405F 		cmp	r3, #805306368
 846 061e 20D8     		bhi	.L75
 847 0620 B3F1005F 		cmp	r3, #536870912
 848 0624 12D0     		beq	.L78
 849 0626 B3F1005F 		cmp	r3, #536870912
 850 062a 1AD8     		bhi	.L75
 851 062c 002B     		cmp	r3, #0
 852 062e 22D0     		beq	.L239
 853 0630 B3F1805F 		cmp	r3, #268435456
 854 0634 15D1     		bne	.L75
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 855              		.loc 1 716 33
 856 0636 D7F81431 		ldr	r3, [r7, #276]
 857 063a 0833     		adds	r3, r3, #8
 858              		.loc 1 716 15
 859 063c 0121     		movs	r1, #1
 860 063e 1846     		mov	r0, r3
 861 0640 FFF7FEFF 		bl	RCCEx_PLL2_Config
 862 0644 0346     		mov	r3, r0
 863 0646 87F82731 		strb	r3, [r7, #295]
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 29


 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 864              		.loc 1 719 9
 865 064a 15E0     		b	.L81
 866              	.L78:
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 867              		.loc 1 721 33
 868 064c D7F81431 		ldr	r3, [r7, #276]
 869 0650 2833     		adds	r3, r3, #40
 870              		.loc 1 721 15
 871 0652 0121     		movs	r1, #1
 872 0654 1846     		mov	r0, r3
 873 0656 FFF7FEFF 		bl	RCCEx_PLL3_Config
 874 065a 0346     		mov	r3, r0
 875 065c 87F82731 		strb	r3, [r7, #295]
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 876              		.loc 1 723 9
 877 0660 0AE0     		b	.L81
 878              	.L75:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI:
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of SPI6 clock*/
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /*  CSI oscillator clock is used as source of SPI6 clock */
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE,  oscillator is used as source of SPI6 clock */
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN:
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* 2S_CKIN is used as source of SPI6 clock */
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 879              		.loc 1 747 13
 880 0662 0123     		movs	r3, #1
 881 0664 87F82731 		strb	r3, [r7, #295]
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 882              		.loc 1 748 9
 883 0668 06E0     		b	.L81
 884              	.L236:
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 885              		.loc 1 738 9
 886 066a 00BF     		nop
 887 066c 04E0     		b	.L81
 888              	.L237:
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 30


 889              		.loc 1 733 9
 890 066e 00BF     		nop
 891 0670 02E0     		b	.L81
 892              	.L238:
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 893              		.loc 1 728 9
 894 0672 00BF     		nop
 895 0674 00E0     		b	.L81
 896              	.L239:
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 897              		.loc 1 712 9
 898 0676 00BF     		nop
 899              	.L81:
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 900              		.loc 1 751 8
 901 0678 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 902 067c 002B     		cmp	r3, #0
 903 067e 0BD1     		bne	.L82
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 904              		.loc 1 754 7
 905 0680 A34B     		ldr	r3, .L266
 906 0682 9B6D     		ldr	r3, [r3, #88]
 907 0684 23F0E041 		bic	r1, r3, #1879048192
 908 0688 D7F81431 		ldr	r3, [r7, #276]
 909 068c D3F8B030 		ldr	r3, [r3, #176]
 910 0690 9F4A     		ldr	r2, .L266
 911 0692 0B43     		orrs	r3, r3, r1
 912 0694 9365     		str	r3, [r2, #88]
 913 0696 03E0     		b	.L73
 914              	.L82:
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 915              		.loc 1 759 14
 916 0698 97F82731 		ldrb	r3, [r7, #295]
 917 069c 87F82631 		strb	r3, [r7, #294]
 918              	.L73:
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->DsiClockSelection)
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 31


 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* DSI clock source configuration done later after clock selection check */
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_DSICLKSOURCE_PHY:
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* PHY is used as clock source for DSI*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* DSI clock source configuration done later after clock selection check */
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 919              		.loc 1 802 22
 920 06a0 D7F81431 		ldr	r3, [r7, #276]
 921 06a4 D3E90023 		ldrd	r2, [r3]
 922              		.loc 1 802 46
 923 06a8 02F40043 		and	r3, r2, #32768
 924 06ac C7F8D830 		str	r3, [r7, #216]
 925 06b0 0023     		movs	r3, #0
 926 06b2 C7F8DC30 		str	r3, [r7, #220]
 927              		.loc 1 802 6
 928 06b6 D7E93612 		ldrd	r1, [r7, #216]
 929 06ba 0B46     		mov	r3, r1
 930 06bc 1343     		orrs	r3, r3, r2
 931 06be 37D0     		beq	.L83
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->FdcanClockSelection)
 932              		.loc 1 804 26
 933 06c0 D7F81431 		ldr	r3, [r7, #276]
 934 06c4 1B6F     		ldr	r3, [r3, #112]
 935              		.loc 1 804 5
 936 06c6 B3F1005F 		cmp	r3, #536870912
 937 06ca 0ED0     		beq	.L84
 938 06cc B3F1005F 		cmp	r3, #536870912
 939 06d0 16D8     		bhi	.L85
 940 06d2 002B     		cmp	r3, #0
 941 06d4 18D0     		beq	.L240
 942 06d6 B3F1805F 		cmp	r3, #268435456
 943 06da 11D1     		bne	.L85
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 32


 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable FDCAN Clock output generated form System PLL . */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 944              		.loc 1 808 9
 945 06dc 8C4B     		ldr	r3, .L266
 946 06de DB6A     		ldr	r3, [r3, #44]
 947 06e0 8B4A     		ldr	r2, .L266
 948 06e2 43F40033 		orr	r3, r3, #131072
 949 06e6 D362     		str	r3, [r2, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 950              		.loc 1 811 9
 951 06e8 0FE0     		b	.L87
 952              	.L84:
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 953              		.loc 1 815 33
 954 06ea D7F81431 		ldr	r3, [r7, #276]
 955 06ee 0833     		adds	r3, r3, #8
 956              		.loc 1 815 15
 957 06f0 0121     		movs	r1, #1
 958 06f2 1846     		mov	r0, r3
 959 06f4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 960 06f8 0346     		mov	r3, r0
 961 06fa 87F82731 		strb	r3, [r7, #295]
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 962              		.loc 1 818 9
 963 06fe 04E0     		b	.L87
 964              	.L85:
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE:
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE is used as clock source for FDCAN*/
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 965              		.loc 1 826 13
 966 0700 0123     		movs	r3, #1
 967 0702 87F82731 		strb	r3, [r7, #295]
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 968              		.loc 1 827 9
 969 0706 00E0     		b	.L87
 970              	.L240:
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 971              		.loc 1 823 9
 972 0708 00BF     		nop
 973              	.L87:
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 974              		.loc 1 830 8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 33


 975 070a 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 976 070e 002B     		cmp	r3, #0
 977 0710 0AD1     		bne	.L88
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 978              		.loc 1 833 7
 979 0712 7F4B     		ldr	r3, .L266
 980 0714 1B6D     		ldr	r3, [r3, #80]
 981 0716 23F04051 		bic	r1, r3, #805306368
 982 071a D7F81431 		ldr	r3, [r7, #276]
 983 071e 1B6F     		ldr	r3, [r3, #112]
 984 0720 7B4A     		ldr	r2, .L266
 985 0722 0B43     		orrs	r3, r3, r1
 986 0724 1365     		str	r3, [r2, #80]
 987 0726 03E0     		b	.L83
 988              	.L88:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 989              		.loc 1 838 14
 990 0728 97F82731 		ldrb	r3, [r7, #295]
 991 072c 87F82631 		strb	r3, [r7, #294]
 992              	.L83:
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 993              		.loc 1 844 22
 994 0730 D7F81431 		ldr	r3, [r7, #276]
 995 0734 D3E90023 		ldrd	r2, [r3]
 996              		.loc 1 844 46
 997 0738 02F08073 		and	r3, r2, #16777216
 998 073c C7F8D030 		str	r3, [r7, #208]
 999 0740 0023     		movs	r3, #0
 1000 0742 C7F8D430 		str	r3, [r7, #212]
 1001              		.loc 1 844 6
 1002 0746 D7E93412 		ldrd	r1, [r7, #208]
 1003 074a 0B46     		mov	r3, r1
 1004 074c 1343     		orrs	r3, r3, r2
 1005 074e 39D0     		beq	.L89
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->FmcClockSelection)
 1006              		.loc 1 846 26
 1007 0750 D7F81431 		ldr	r3, [r7, #276]
 1008 0754 9B6C     		ldr	r3, [r3, #72]
 1009              		.loc 1 846 5
 1010 0756 032B     		cmp	r3, #3
 1011 0758 1CD8     		bhi	.L90
 1012 075a 01A2     		adr	r2, .L92
 1013 075c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1014              		.p2align 2
 1015              	.L92:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 34


 1016 0760 9D070000 		.word	.L241+1
 1017 0764 71070000 		.word	.L94+1
 1018 0768 7F070000 		.word	.L93+1
 1019 076c 9D070000 		.word	.L241+1
 1020              		.p2align 1
 1021              	.L94:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable FMC Clock output generated form System PLL . */
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1022              		.loc 1 850 9
 1023 0770 674B     		ldr	r3, .L266
 1024 0772 DB6A     		ldr	r3, [r3, #44]
 1025 0774 664A     		ldr	r2, .L266
 1026 0776 43F40033 		orr	r3, r3, #131072
 1027 077a D362     		str	r3, [r2, #44]
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1028              		.loc 1 853 9
 1029 077c 0FE0     		b	.L96
 1030              	.L93:
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 1031              		.loc 1 857 33
 1032 077e D7F81431 		ldr	r3, [r7, #276]
 1033 0782 0833     		adds	r3, r3, #8
 1034              		.loc 1 857 15
 1035 0784 0221     		movs	r1, #2
 1036 0786 1846     		mov	r0, r3
 1037 0788 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1038 078c 0346     		mov	r3, r0
 1039 078e 87F82731 		strb	r3, [r7, #295]
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1040              		.loc 1 860 9
 1041 0792 04E0     		b	.L96
 1042              	.L90:
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_CLKP:
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_HCLK:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1043              		.loc 1 873 13
 1044 0794 0123     		movs	r3, #1
 1045 0796 87F82731 		strb	r3, [r7, #295]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 35


 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1046              		.loc 1 874 9
 1047 079a 00E0     		b	.L96
 1048              	.L241:
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1049              		.loc 1 870 9
 1050 079c 00BF     		nop
 1051              	.L96:
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1052              		.loc 1 877 8
 1053 079e 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1054 07a2 002B     		cmp	r3, #0
 1055 07a4 0AD1     		bne	.L97
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 1056              		.loc 1 880 7
 1057 07a6 5A4B     		ldr	r3, .L266
 1058 07a8 DB6C     		ldr	r3, [r3, #76]
 1059 07aa 23F00301 		bic	r1, r3, #3
 1060 07ae D7F81431 		ldr	r3, [r7, #276]
 1061 07b2 9B6C     		ldr	r3, [r3, #72]
 1062 07b4 564A     		ldr	r2, .L266
 1063 07b6 0B43     		orrs	r3, r3, r1
 1064 07b8 D364     		str	r3, [r2, #76]
 1065 07ba 03E0     		b	.L89
 1066              	.L97:
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1067              		.loc 1 885 14
 1068 07bc 97F82731 		ldrb	r3, [r7, #295]
 1069 07c0 87F82631 		strb	r3, [r7, #294]
 1070              	.L89:
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 1071              		.loc 1 890 22
 1072 07c4 D7F81431 		ldr	r3, [r7, #276]
 1073 07c8 D3E90023 		ldrd	r2, [r3]
 1074              		.loc 1 890 46
 1075 07cc 02F48003 		and	r3, r2, #4194304
 1076 07d0 C7F8C830 		str	r3, [r7, #200]
 1077 07d4 0023     		movs	r3, #0
 1078 07d6 C7F8CC30 		str	r3, [r7, #204]
 1079              		.loc 1 890 6
 1080 07da D7E93212 		ldrd	r1, [r7, #200]
 1081 07de 0B46     		mov	r3, r1
 1082 07e0 1343     		orrs	r3, r3, r2
 1083 07e2 00F09F80 		beq	.L98
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 36


 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 1084              		.loc 1 896 5
 1085 07e6 4B4B     		ldr	r3, .L266+4
 1086 07e8 1B68     		ldr	r3, [r3]
 1087 07ea 4A4A     		ldr	r2, .L266+4
 1088 07ec 43F48073 		orr	r3, r3, #256
 1089 07f0 1360     		str	r3, [r2]
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1090              		.loc 1 899 17
 1091 07f2 FFF7FEFF 		bl	HAL_GetTick
 1092 07f6 C7F82001 		str	r0, [r7, #288]
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1093              		.loc 1 901 11
 1094 07fa 0BE0     		b	.L99
 1095              	.L101:
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1096              		.loc 1 903 12
 1097 07fc FFF7FEFF 		bl	HAL_GetTick
 1098 0800 0246     		mov	r2, r0
 1099              		.loc 1 903 26 discriminator 1
 1100 0802 D7F82031 		ldr	r3, [r7, #288]
 1101 0806 D31A     		subs	r3, r2, r3
 1102              		.loc 1 903 10 discriminator 1
 1103 0808 642B     		cmp	r3, #100
 1104 080a 03D9     		bls	.L99
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 1105              		.loc 1 905 13
 1106 080c 0323     		movs	r3, #3
 1107 080e 87F82731 		strb	r3, [r7, #295]
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1108              		.loc 1 906 9
 1109 0812 05E0     		b	.L100
 1110              	.L99:
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1111              		.loc 1 901 16
 1112 0814 3F4B     		ldr	r3, .L266+4
 1113 0816 1B68     		ldr	r3, [r3]
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1114              		.loc 1 901 22
 1115 0818 03F48073 		and	r3, r3, #256
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1116              		.loc 1 901 37
 1117 081c 002B     		cmp	r3, #0
 1118 081e EDD0     		beq	.L101
 1119              	.L100:
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 37


 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1120              		.loc 1 910 8
 1121 0820 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1122 0824 002B     		cmp	r3, #0
 1123 0826 79D1     		bne	.L102
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 1124              		.loc 1 913 15
 1125 0828 394B     		ldr	r3, .L266
 1126 082a 1A6F     		ldr	r2, [r3, #112]
 1127              		.loc 1 913 58
 1128 082c D7F81431 		ldr	r3, [r7, #276]
 1129 0830 D3F8B430 		ldr	r3, [r3, #180]
 1130              		.loc 1 913 41
 1131 0834 5340     		eors	r3, r3, r2
 1132 0836 03F44073 		and	r3, r3, #768
 1133              		.loc 1 913 10
 1134 083a 002B     		cmp	r3, #0
 1135 083c 15D0     		beq	.L103
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 1136              		.loc 1 916 22
 1137 083e 344B     		ldr	r3, .L266
 1138 0840 1B6F     		ldr	r3, [r3, #112]
 1139              		.loc 1 916 16
 1140 0842 23F44073 		bic	r3, r3, #768
 1141 0846 C7F81C31 		str	r3, [r7, #284]
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 1142              		.loc 1 918 9
 1143 084a 314B     		ldr	r3, .L266
 1144 084c 1B6F     		ldr	r3, [r3, #112]
 1145 084e 304A     		ldr	r2, .L266
 1146 0850 43F48033 		orr	r3, r3, #65536
 1147 0854 1367     		str	r3, [r2, #112]
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1148              		.loc 1 919 9
 1149 0856 2E4B     		ldr	r3, .L266
 1150 0858 1B6F     		ldr	r3, [r3, #112]
 1151 085a 2D4A     		ldr	r2, .L266
 1152 085c 23F48033 		bic	r3, r3, #65536
 1153 0860 1367     		str	r3, [r2, #112]
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1154              		.loc 1 921 12
 1155 0862 2B4A     		ldr	r2, .L266
 1156              		.loc 1 921 19
 1157 0864 D7F81C31 		ldr	r3, [r7, #284]
 1158 0868 1367     		str	r3, [r2, #112]
 1159              	.L103:
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait fo
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1160              		.loc 1 925 24
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 38


 1161 086a D7F81431 		ldr	r3, [r7, #276]
 1162 086e D3F8B430 		ldr	r3, [r3, #180]
 1163              		.loc 1 925 10
 1164 0872 B3F5807F 		cmp	r3, #256
 1165 0876 18D1     		bne	.L104
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1166              		.loc 1 928 21
 1167 0878 FFF7FEFF 		bl	HAL_GetTick
 1168 087c C7F82001 		str	r0, [r7, #288]
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1169              		.loc 1 931 15
 1170 0880 0DE0     		b	.L105
 1171              	.L106:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1172              		.loc 1 933 16
 1173 0882 FFF7FEFF 		bl	HAL_GetTick
 1174 0886 0246     		mov	r2, r0
 1175              		.loc 1 933 30 discriminator 1
 1176 0888 D7F82031 		ldr	r3, [r7, #288]
 1177 088c D21A     		subs	r2, r2, r3
 1178              		.loc 1 933 14 discriminator 1
 1179 088e 41F28833 		movw	r3, #5000
 1180 0892 9A42     		cmp	r2, r3
 1181 0894 03D9     		bls	.L105
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1182              		.loc 1 935 17
 1183 0896 0323     		movs	r3, #3
 1184 0898 87F82731 		strb	r3, [r7, #295]
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1185              		.loc 1 936 13
 1186 089c 05E0     		b	.L104
 1187              	.L105:
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1188              		.loc 1 931 16
 1189 089e 1C4B     		ldr	r3, .L266
 1190 08a0 1B6F     		ldr	r3, [r3, #112]
 1191 08a2 03F00203 		and	r3, r3, #2
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1192              		.loc 1 931 52
 1193 08a6 002B     		cmp	r3, #0
 1194 08a8 EBD0     		beq	.L106
 1195              	.L104:
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 1196              		.loc 1 941 10
 1197 08aa 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1198 08ae 002B     		cmp	r3, #0
 1199 08b0 29D1     		bne	.L107
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 39


 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1200              		.loc 1 943 9
 1201 08b2 D7F81431 		ldr	r3, [r7, #276]
 1202 08b6 D3F8B430 		ldr	r3, [r3, #180]
 1203 08ba 03F44073 		and	r3, r3, #768
 1204 08be B3F5407F 		cmp	r3, #768
 1205 08c2 0ED1     		bne	.L108
 1206              		.loc 1 943 9 is_stmt 0 discriminator 1
 1207 08c4 124B     		ldr	r3, .L266
 1208 08c6 1B69     		ldr	r3, [r3, #16]
 1209 08c8 23F47C51 		bic	r1, r3, #16128
 1210 08cc D7F81431 		ldr	r3, [r7, #276]
 1211 08d0 D3F8B430 		ldr	r3, [r3, #180]
 1212 08d4 1A09     		lsrs	r2, r3, #4
 1213 08d6 104B     		ldr	r3, .L266+8
 1214 08d8 1340     		ands	r3, r3, r2
 1215 08da 0D4A     		ldr	r2, .L266
 1216 08dc 0B43     		orrs	r3, r3, r1
 1217 08de 1361     		str	r3, [r2, #16]
 1218 08e0 05E0     		b	.L109
 1219              	.L108:
 1220              		.loc 1 943 9 discriminator 2
 1221 08e2 0B4B     		ldr	r3, .L266
 1222 08e4 1B69     		ldr	r3, [r3, #16]
 1223 08e6 0A4A     		ldr	r2, .L266
 1224 08e8 23F47C53 		bic	r3, r3, #16128
 1225 08ec 1361     		str	r3, [r2, #16]
 1226              	.L109:
 1227              		.loc 1 943 9 discriminator 4
 1228 08ee 084B     		ldr	r3, .L266
 1229 08f0 196F     		ldr	r1, [r3, #112]
 1230 08f2 D7F81431 		ldr	r3, [r7, #276]
 1231 08f6 D3F8B430 		ldr	r3, [r3, #180]
 1232 08fa C3F30B03 		ubfx	r3, r3, #0, #12
 1233 08fe 044A     		ldr	r2, .L266
 1234 0900 0B43     		orrs	r3, r3, r1
 1235 0902 1367     		str	r3, [r2, #112]
 1236 0904 0EE0     		b	.L98
 1237              	.L107:
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1238              		.loc 1 948 16 is_stmt 1
 1239 0906 97F82731 		ldrb	r3, [r7, #295]
 1240 090a 87F82631 		strb	r3, [r7, #294]
 1241 090e 09E0     		b	.L98
 1242              	.L267:
 1243              		.align	2
 1244              	.L266:
 1245 0910 00440258 		.word	1476543488
 1246 0914 00480258 		.word	1476544512
 1247 0918 CFFFFF00 		.word	16777167
 1248              	.L102:
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 40


 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1249              		.loc 1 954 14
 1250 091c 97F82731 		ldrb	r3, [r7, #295]
 1251 0920 87F82631 		strb	r3, [r7, #294]
 1252              	.L98:
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1253              		.loc 1 960 22
 1254 0924 D7F81431 		ldr	r3, [r7, #276]
 1255 0928 D3E90023 		ldrd	r2, [r3]
 1256              		.loc 1 960 46
 1257 092c 02F00103 		and	r3, r2, #1
 1258 0930 C7F8C030 		str	r3, [r7, #192]
 1259 0934 0023     		movs	r3, #0
 1260 0936 C7F8C430 		str	r3, [r7, #196]
 1261              		.loc 1 960 6
 1262 093a D7E93012 		ldrd	r1, [r7, #192]
 1263 093e 0B46     		mov	r3, r1
 1264 0940 1343     		orrs	r3, r3, r2
 1265 0942 00F08980 		beq	.L110
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Usart16ClockSelection)
 1266              		.loc 1 962 26
 1267 0946 D7F81431 		ldr	r3, [r7, #276]
 1268 094a DB6F     		ldr	r3, [r3, #124]
 1269              		.loc 1 962 5
 1270 094c 282B     		cmp	r3, #40
 1271 094e 6BD8     		bhi	.L111
 1272 0950 01A2     		adr	r2, .L113
 1273 0952 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1274 0956 00BF     		.p2align 2
 1275              	.L113:
 1276 0958 310A0000 		.word	.L242+1
 1277 095c 290A0000 		.word	.L111+1
 1278 0960 290A0000 		.word	.L111+1
 1279 0964 290A0000 		.word	.L111+1
 1280 0968 290A0000 		.word	.L111+1
 1281 096c 290A0000 		.word	.L111+1
 1282 0970 290A0000 		.word	.L111+1
 1283 0974 290A0000 		.word	.L111+1
 1284 0978 FD090000 		.word	.L117+1
 1285 097c 290A0000 		.word	.L111+1
 1286 0980 290A0000 		.word	.L111+1
 1287 0984 290A0000 		.word	.L111+1
 1288 0988 290A0000 		.word	.L111+1
 1289 098c 290A0000 		.word	.L111+1
 1290 0990 290A0000 		.word	.L111+1
 1291 0994 290A0000 		.word	.L111+1
 1292 0998 130A0000 		.word	.L116+1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 41


 1293 099c 290A0000 		.word	.L111+1
 1294 09a0 290A0000 		.word	.L111+1
 1295 09a4 290A0000 		.word	.L111+1
 1296 09a8 290A0000 		.word	.L111+1
 1297 09ac 290A0000 		.word	.L111+1
 1298 09b0 290A0000 		.word	.L111+1
 1299 09b4 290A0000 		.word	.L111+1
 1300 09b8 310A0000 		.word	.L242+1
 1301 09bc 290A0000 		.word	.L111+1
 1302 09c0 290A0000 		.word	.L111+1
 1303 09c4 290A0000 		.word	.L111+1
 1304 09c8 290A0000 		.word	.L111+1
 1305 09cc 290A0000 		.word	.L111+1
 1306 09d0 290A0000 		.word	.L111+1
 1307 09d4 290A0000 		.word	.L111+1
 1308 09d8 310A0000 		.word	.L242+1
 1309 09dc 290A0000 		.word	.L111+1
 1310 09e0 290A0000 		.word	.L111+1
 1311 09e4 290A0000 		.word	.L111+1
 1312 09e8 290A0000 		.word	.L111+1
 1313 09ec 290A0000 		.word	.L111+1
 1314 09f0 290A0000 		.word	.L111+1
 1315 09f4 290A0000 		.word	.L111+1
 1316 09f8 310A0000 		.word	.L242+1
 1317              		.p2align 1
 1318              	.L117:
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1319              		.loc 1 969 33
 1320 09fc D7F81431 		ldr	r3, [r7, #276]
 1321 0a00 0833     		adds	r3, r3, #8
 1322              		.loc 1 969 15
 1323 0a02 0121     		movs	r1, #1
 1324 0a04 1846     		mov	r0, r3
 1325 0a06 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1326 0a0a 0346     		mov	r3, r0
 1327 0a0c 87F82731 		strb	r3, [r7, #295]
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1328              		.loc 1 971 9
 1329 0a10 0FE0     		b	.L119
 1330              	.L116:
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1331              		.loc 1 974 33
 1332 0a12 D7F81431 		ldr	r3, [r7, #276]
 1333 0a16 2833     		adds	r3, r3, #40
 1334              		.loc 1 974 15
 1335 0a18 0121     		movs	r1, #1
 1336 0a1a 1846     		mov	r0, r3
 1337 0a1c FFF7FEFF 		bl	RCCEx_PLL3_Config
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 42


 1338 0a20 0346     		mov	r3, r0
 1339 0a22 87F82731 		strb	r3, [r7, #295]
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1340              		.loc 1 976 9
 1341 0a26 04E0     		b	.L119
 1342              	.L111:
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_HSI:
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of USART1/6 clock */
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_CSI:
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of USART1/6 clock */
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_LSE:
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of USART1/6 clock */
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1343              		.loc 1 994 13
 1344 0a28 0123     		movs	r3, #1
 1345 0a2a 87F82731 		strb	r3, [r7, #295]
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1346              		.loc 1 995 9
 1347 0a2e 00E0     		b	.L119
 1348              	.L242:
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1349              		.loc 1 966 9
 1350 0a30 00BF     		nop
 1351              	.L119:
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1352              		.loc 1 998 8
 1353 0a32 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1354 0a36 002B     		cmp	r3, #0
 1355 0a38 0AD1     		bne	.L120
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1356              		.loc 1 1001 7
 1357 0a3a BF4B     		ldr	r3, .L268
 1358 0a3c 5B6D     		ldr	r3, [r3, #84]
 1359 0a3e 23F03801 		bic	r1, r3, #56
 1360 0a42 D7F81431 		ldr	r3, [r7, #276]
 1361 0a46 DB6F     		ldr	r3, [r3, #124]
 1362 0a48 BB4A     		ldr	r2, .L268
 1363 0a4a 0B43     		orrs	r3, r3, r1
 1364 0a4c 5365     		str	r3, [r2, #84]
 1365 0a4e 03E0     		b	.L110
 1366              	.L120:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 43


1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1367              		.loc 1 1006 14
 1368 0a50 97F82731 		ldrb	r3, [r7, #295]
 1369 0a54 87F82631 		strb	r3, [r7, #294]
 1370              	.L110:
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234
 1371              		.loc 1 1011 22
 1372 0a58 D7F81431 		ldr	r3, [r7, #276]
 1373 0a5c D3E90023 		ldrd	r2, [r3]
 1374              		.loc 1 1011 46
 1375 0a60 02F00203 		and	r3, r2, #2
 1376 0a64 C7F8B830 		str	r3, [r7, #184]
 1377 0a68 0023     		movs	r3, #0
 1378 0a6a C7F8BC30 		str	r3, [r7, #188]
 1379              		.loc 1 1011 6
 1380 0a6e D7E92E12 		ldrd	r1, [r7, #184]
 1381 0a72 0B46     		mov	r3, r1
 1382 0a74 1343     		orrs	r3, r3, r2
 1383 0a76 41D0     		beq	.L121
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Usart234578ClockSelection)
 1384              		.loc 1 1013 26
 1385 0a78 D7F81431 		ldr	r3, [r7, #276]
 1386 0a7c 9B6F     		ldr	r3, [r3, #120]
 1387              		.loc 1 1013 5
 1388 0a7e 052B     		cmp	r3, #5
 1389 0a80 24D8     		bhi	.L122
 1390 0a82 01A2     		adr	r2, .L124
 1391 0a84 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1392              		.p2align 2
 1393              	.L124:
 1394 0a88 D50A0000 		.word	.L243+1
 1395 0a8c A10A0000 		.word	.L128+1
 1396 0a90 B70A0000 		.word	.L127+1
 1397 0a94 D50A0000 		.word	.L243+1
 1398 0a98 D50A0000 		.word	.L243+1
 1399 0a9c D50A0000 		.word	.L243+1
 1400              		.p2align 1
 1401              	.L128:
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1402              		.loc 1 1020 33
 1403 0aa0 D7F81431 		ldr	r3, [r7, #276]
 1404 0aa4 0833     		adds	r3, r3, #8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 44


 1405              		.loc 1 1020 15
 1406 0aa6 0121     		movs	r1, #1
 1407 0aa8 1846     		mov	r0, r3
 1408 0aaa FFF7FEFF 		bl	RCCEx_PLL2_Config
 1409 0aae 0346     		mov	r3, r0
 1410 0ab0 87F82731 		strb	r3, [r7, #295]
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1411              		.loc 1 1022 9
 1412 0ab4 0FE0     		b	.L130
 1413              	.L127:
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1414              		.loc 1 1025 33
 1415 0ab6 D7F81431 		ldr	r3, [r7, #276]
 1416 0aba 2833     		adds	r3, r3, #40
 1417              		.loc 1 1025 15
 1418 0abc 0121     		movs	r1, #1
 1419 0abe 1846     		mov	r0, r3
 1420 0ac0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1421 0ac4 0346     		mov	r3, r0
 1422 0ac6 87F82731 		strb	r3, [r7, #295]
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1423              		.loc 1 1027 9
 1424 0aca 04E0     		b	.L130
 1425              	.L122:
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_HSI:
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_CSI:
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_LSE:
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1426              		.loc 1 1045 13
 1427 0acc 0123     		movs	r3, #1
 1428 0ace 87F82731 		strb	r3, [r7, #295]
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1429              		.loc 1 1046 9
 1430 0ad2 00E0     		b	.L130
 1431              	.L243:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1432              		.loc 1 1017 9
 1433 0ad4 00BF     		nop
 1434              	.L130:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 45


1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1435              		.loc 1 1049 8
 1436 0ad6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1437 0ada 002B     		cmp	r3, #0
 1438 0adc 0AD1     		bne	.L131
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1439              		.loc 1 1052 7
 1440 0ade 964B     		ldr	r3, .L268
 1441 0ae0 5B6D     		ldr	r3, [r3, #84]
 1442 0ae2 23F00701 		bic	r1, r3, #7
 1443 0ae6 D7F81431 		ldr	r3, [r7, #276]
 1444 0aea 9B6F     		ldr	r3, [r3, #120]
 1445 0aec 924A     		ldr	r2, .L268
 1446 0aee 0B43     		orrs	r3, r3, r1
 1447 0af0 5365     		str	r3, [r2, #84]
 1448 0af2 03E0     		b	.L121
 1449              	.L131:
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1450              		.loc 1 1057 14
 1451 0af4 97F82731 		ldrb	r3, [r7, #295]
 1452 0af8 87F82631 		strb	r3, [r7, #294]
 1453              	.L121:
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1454              		.loc 1 1062 22
 1455 0afc D7F81431 		ldr	r3, [r7, #276]
 1456 0b00 D3E90023 		ldrd	r2, [r3]
 1457              		.loc 1 1062 46
 1458 0b04 02F00403 		and	r3, r2, #4
 1459 0b08 C7F8B030 		str	r3, [r7, #176]
 1460 0b0c 0023     		movs	r3, #0
 1461 0b0e C7F8B430 		str	r3, [r7, #180]
 1462              		.loc 1 1062 6
 1463 0b12 D7E92C12 		ldrd	r1, [r7, #176]
 1464 0b16 0B46     		mov	r3, r1
 1465 0b18 1343     		orrs	r3, r3, r2
 1466 0b1a 44D0     		beq	.L132
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lpuart1ClockSelection)
 1467              		.loc 1 1064 26
 1468 0b1c D7F81431 		ldr	r3, [r7, #276]
 1469 0b20 D3F89430 		ldr	r3, [r3, #148]
 1470              		.loc 1 1064 5
 1471 0b24 052B     		cmp	r3, #5
 1472 0b26 25D8     		bhi	.L133
 1473 0b28 01A2     		adr	r2, .L135
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 46


 1474 0b2a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1475 0b2e 00BF     		.p2align 2
 1476              	.L135:
 1477 0b30 7D0B0000 		.word	.L244+1
 1478 0b34 490B0000 		.word	.L139+1
 1479 0b38 5F0B0000 		.word	.L138+1
 1480 0b3c 7D0B0000 		.word	.L244+1
 1481 0b40 7D0B0000 		.word	.L244+1
 1482 0b44 7D0B0000 		.word	.L244+1
 1483              		.p2align 1
 1484              	.L139:
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1485              		.loc 1 1071 33
 1486 0b48 D7F81431 		ldr	r3, [r7, #276]
 1487 0b4c 0833     		adds	r3, r3, #8
 1488              		.loc 1 1071 15
 1489 0b4e 0121     		movs	r1, #1
 1490 0b50 1846     		mov	r0, r3
 1491 0b52 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1492 0b56 0346     		mov	r3, r0
 1493 0b58 87F82731 		strb	r3, [r7, #295]
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1494              		.loc 1 1073 9
 1495 0b5c 0FE0     		b	.L141
 1496              	.L138:
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1497              		.loc 1 1076 33
 1498 0b5e D7F81431 		ldr	r3, [r7, #276]
 1499 0b62 2833     		adds	r3, r3, #40
 1500              		.loc 1 1076 15
 1501 0b64 0121     		movs	r1, #1
 1502 0b66 1846     		mov	r0, r3
 1503 0b68 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1504 0b6c 0346     		mov	r3, r0
 1505 0b6e 87F82731 		strb	r3, [r7, #295]
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1506              		.loc 1 1078 9
 1507 0b72 04E0     		b	.L141
 1508              	.L133:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_HSI:
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of LPUART1 clock */
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_CSI:
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of LPUART1 clock */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 47


1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_LSE:
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of LPUART1 clock */
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1509              		.loc 1 1096 13
 1510 0b74 0123     		movs	r3, #1
 1511 0b76 87F82731 		strb	r3, [r7, #295]
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1512              		.loc 1 1097 9
 1513 0b7a 00E0     		b	.L141
 1514              	.L244:
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1515              		.loc 1 1068 9
 1516 0b7c 00BF     		nop
 1517              	.L141:
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1518              		.loc 1 1100 8
 1519 0b7e 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1520 0b82 002B     		cmp	r3, #0
 1521 0b84 0BD1     		bne	.L142
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1522              		.loc 1 1103 7
 1523 0b86 6C4B     		ldr	r3, .L268
 1524 0b88 9B6D     		ldr	r3, [r3, #88]
 1525 0b8a 23F00701 		bic	r1, r3, #7
 1526 0b8e D7F81431 		ldr	r3, [r7, #276]
 1527 0b92 D3F89430 		ldr	r3, [r3, #148]
 1528 0b96 684A     		ldr	r2, .L268
 1529 0b98 0B43     		orrs	r3, r3, r1
 1530 0b9a 9365     		str	r3, [r2, #88]
 1531 0b9c 03E0     		b	.L132
 1532              	.L142:
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1533              		.loc 1 1108 14
 1534 0b9e 97F82731 		ldrb	r3, [r7, #295]
 1535 0ba2 87F82631 		strb	r3, [r7, #294]
 1536              	.L132:
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1537              		.loc 1 1113 22
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 48


 1538 0ba6 D7F81431 		ldr	r3, [r7, #276]
 1539 0baa D3E90023 		ldrd	r2, [r3]
 1540              		.loc 1 1113 46
 1541 0bae 02F02003 		and	r3, r2, #32
 1542 0bb2 C7F8A830 		str	r3, [r7, #168]
 1543 0bb6 0023     		movs	r3, #0
 1544 0bb8 C7F8AC30 		str	r3, [r7, #172]
 1545              		.loc 1 1113 6
 1546 0bbc D7E92A12 		ldrd	r1, [r7, #168]
 1547 0bc0 0B46     		mov	r3, r1
 1548 0bc2 1343     		orrs	r3, r3, r2
 1549 0bc4 55D0     		beq	.L143
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim1ClockSelection)
 1550              		.loc 1 1115 26
 1551 0bc6 D7F81431 		ldr	r3, [r7, #276]
 1552 0bca D3F89030 		ldr	r3, [r3, #144]
 1553              		.loc 1 1115 5
 1554 0bce B3F1A04F 		cmp	r3, #1342177280
 1555 0bd2 33D0     		beq	.L245
 1556 0bd4 B3F1A04F 		cmp	r3, #1342177280
 1557 0bd8 2CD8     		bhi	.L145
 1558 0bda B3F1804F 		cmp	r3, #1073741824
 1559 0bde 2FD0     		beq	.L246
 1560 0be0 B3F1804F 		cmp	r3, #1073741824
 1561 0be4 26D8     		bhi	.L145
 1562 0be6 B3F1405F 		cmp	r3, #805306368
 1563 0bea 2BD0     		beq	.L247
 1564 0bec B3F1405F 		cmp	r3, #805306368
 1565 0bf0 20D8     		bhi	.L145
 1566 0bf2 B3F1005F 		cmp	r3, #536870912
 1567 0bf6 12D0     		beq	.L148
 1568 0bf8 B3F1005F 		cmp	r3, #536870912
 1569 0bfc 1AD8     		bhi	.L145
 1570 0bfe 002B     		cmp	r3, #0
 1571 0c00 22D0     		beq	.L248
 1572 0c02 B3F1805F 		cmp	r3, #268435456
 1573 0c06 15D1     		bne	.L145
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for LPTIM1*/
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1574              		.loc 1 1123 33
 1575 0c08 D7F81431 		ldr	r3, [r7, #276]
 1576 0c0c 0833     		adds	r3, r3, #8
 1577              		.loc 1 1123 15
 1578 0c0e 0021     		movs	r1, #0
 1579 0c10 1846     		mov	r0, r3
 1580 0c12 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1581 0c16 0346     		mov	r3, r0
 1582 0c18 87F82731 		strb	r3, [r7, #295]
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 49


1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1583              		.loc 1 1126 9
 1584 0c1c 15E0     		b	.L151
 1585              	.L148:
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1586              		.loc 1 1129 33
 1587 0c1e D7F81431 		ldr	r3, [r7, #276]
 1588 0c22 2833     		adds	r3, r3, #40
 1589              		.loc 1 1129 15
 1590 0c24 0221     		movs	r1, #2
 1591 0c26 1846     		mov	r0, r3
 1592 0c28 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1593 0c2c 0346     		mov	r3, r0
 1594 0c2e 87F82731 		strb	r3, [r7, #295]
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1595              		.loc 1 1132 9
 1596 0c32 0AE0     		b	.L151
 1597              	.L145:
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_LSE:
1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM1 clock*/
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_LSI:
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_CLKP:
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1598              		.loc 1 1149 13
 1599 0c34 0123     		movs	r3, #1
 1600 0c36 87F82731 		strb	r3, [r7, #295]
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1601              		.loc 1 1150 9
 1602 0c3a 06E0     		b	.L151
 1603              	.L245:
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1604              		.loc 1 1146 9
 1605 0c3c 00BF     		nop
 1606 0c3e 04E0     		b	.L151
 1607              	.L246:
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_CLKP:
 1608              		.loc 1 1142 9
 1609 0c40 00BF     		nop
 1610 0c42 02E0     		b	.L151
 1611              	.L247:
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 50


 1612              		.loc 1 1137 9
 1613 0c44 00BF     		nop
 1614 0c46 00E0     		b	.L151
 1615              	.L248:
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1616              		.loc 1 1119 9
 1617 0c48 00BF     		nop
 1618              	.L151:
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1619              		.loc 1 1153 8
 1620 0c4a 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1621 0c4e 002B     		cmp	r3, #0
 1622 0c50 0BD1     		bne	.L152
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1623              		.loc 1 1156 7
 1624 0c52 394B     		ldr	r3, .L268
 1625 0c54 5B6D     		ldr	r3, [r3, #84]
 1626 0c56 23F0E041 		bic	r1, r3, #1879048192
 1627 0c5a D7F81431 		ldr	r3, [r7, #276]
 1628 0c5e D3F89030 		ldr	r3, [r3, #144]
 1629 0c62 354A     		ldr	r2, .L268
 1630 0c64 0B43     		orrs	r3, r3, r1
 1631 0c66 5365     		str	r3, [r2, #84]
 1632 0c68 03E0     		b	.L143
 1633              	.L152:
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1634              		.loc 1 1161 14
 1635 0c6a 97F82731 		ldrb	r3, [r7, #295]
 1636 0c6e 87F82631 		strb	r3, [r7, #294]
 1637              	.L143:
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1638              		.loc 1 1166 22
 1639 0c72 D7F81431 		ldr	r3, [r7, #276]
 1640 0c76 D3E90023 		ldrd	r2, [r3]
 1641              		.loc 1 1166 46
 1642 0c7a 02F04003 		and	r3, r2, #64
 1643 0c7e C7F8A030 		str	r3, [r7, #160]
 1644 0c82 0023     		movs	r3, #0
 1645 0c84 C7F8A430 		str	r3, [r7, #164]
 1646              		.loc 1 1166 6
 1647 0c88 D7E92812 		ldrd	r1, [r7, #160]
 1648 0c8c 0B46     		mov	r3, r1
 1649 0c8e 1343     		orrs	r3, r3, r2
 1650 0c90 58D0     		beq	.L153
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 51


1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim2ClockSelection)
 1651              		.loc 1 1168 26
 1652 0c92 D7F81431 		ldr	r3, [r7, #276]
 1653 0c96 D3F89C30 		ldr	r3, [r3, #156]
 1654              		.loc 1 1168 5
 1655 0c9a B3F5A05F 		cmp	r3, #5120
 1656 0c9e 33D0     		beq	.L249
 1657 0ca0 B3F5A05F 		cmp	r3, #5120
 1658 0ca4 2CD8     		bhi	.L155
 1659 0ca6 B3F5805F 		cmp	r3, #4096
 1660 0caa 2FD0     		beq	.L250
 1661 0cac B3F5805F 		cmp	r3, #4096
 1662 0cb0 26D8     		bhi	.L155
 1663 0cb2 B3F5406F 		cmp	r3, #3072
 1664 0cb6 2BD0     		beq	.L251
 1665 0cb8 B3F5406F 		cmp	r3, #3072
 1666 0cbc 20D8     		bhi	.L155
 1667 0cbe B3F5006F 		cmp	r3, #2048
 1668 0cc2 12D0     		beq	.L158
 1669 0cc4 B3F5006F 		cmp	r3, #2048
 1670 0cc8 1AD8     		bhi	.L155
 1671 0cca 002B     		cmp	r3, #0
 1672 0ccc 22D0     		beq	.L252
 1673 0cce B3F5806F 		cmp	r3, #1024
 1674 0cd2 15D1     		bne	.L155
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1675              		.loc 1 1176 33
 1676 0cd4 D7F81431 		ldr	r3, [r7, #276]
 1677 0cd8 0833     		adds	r3, r3, #8
 1678              		.loc 1 1176 15
 1679 0cda 0021     		movs	r1, #0
 1680 0cdc 1846     		mov	r0, r3
 1681 0cde FFF7FEFF 		bl	RCCEx_PLL2_Config
 1682 0ce2 0346     		mov	r3, r0
 1683 0ce4 87F82731 		strb	r3, [r7, #295]
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1684              		.loc 1 1179 9
 1685 0ce8 15E0     		b	.L161
 1686              	.L158:
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1687              		.loc 1 1182 33
 1688 0cea D7F81431 		ldr	r3, [r7, #276]
 1689 0cee 2833     		adds	r3, r3, #40
 1690              		.loc 1 1182 15
 1691 0cf0 0221     		movs	r1, #2
 1692 0cf2 1846     		mov	r0, r3
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 52


 1693 0cf4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1694 0cf8 0346     		mov	r3, r0
 1695 0cfa 87F82731 		strb	r3, [r7, #295]
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1696              		.loc 1 1185 9
 1697 0cfe 0AE0     		b	.L161
 1698              	.L155:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_LSE:
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM2 clock*/
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_LSI:
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_CLKP:
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1699              		.loc 1 1202 13
 1700 0d00 0123     		movs	r3, #1
 1701 0d02 87F82731 		strb	r3, [r7, #295]
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1702              		.loc 1 1203 9
 1703 0d06 06E0     		b	.L161
 1704              	.L249:
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1705              		.loc 1 1199 9
 1706 0d08 00BF     		nop
 1707 0d0a 04E0     		b	.L161
 1708              	.L250:
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_CLKP:
 1709              		.loc 1 1195 9
 1710 0d0c 00BF     		nop
 1711 0d0e 02E0     		b	.L161
 1712              	.L251:
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1713              		.loc 1 1190 9
 1714 0d10 00BF     		nop
 1715 0d12 00E0     		b	.L161
 1716              	.L252:
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1717              		.loc 1 1172 9
 1718 0d14 00BF     		nop
 1719              	.L161:
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1720              		.loc 1 1206 8
 1721 0d16 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 53


 1722 0d1a 002B     		cmp	r3, #0
 1723 0d1c 0ED1     		bne	.L162
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1724              		.loc 1 1209 7
 1725 0d1e 064B     		ldr	r3, .L268
 1726 0d20 9B6D     		ldr	r3, [r3, #88]
 1727 0d22 23F4E051 		bic	r1, r3, #7168
 1728 0d26 D7F81431 		ldr	r3, [r7, #276]
 1729 0d2a D3F89C30 		ldr	r3, [r3, #156]
 1730 0d2e 024A     		ldr	r2, .L268
 1731 0d30 0B43     		orrs	r3, r3, r1
 1732 0d32 9365     		str	r3, [r2, #88]
 1733 0d34 06E0     		b	.L153
 1734              	.L269:
 1735 0d36 00BF     		.align	2
 1736              	.L268:
 1737 0d38 00440258 		.word	1476543488
 1738              	.L162:
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1739              		.loc 1 1214 14
 1740 0d3c 97F82731 		ldrb	r3, [r7, #295]
 1741 0d40 87F82631 		strb	r3, [r7, #294]
 1742              	.L153:
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1743              		.loc 1 1219 22
 1744 0d44 D7F81431 		ldr	r3, [r7, #276]
 1745 0d48 D3E90023 		ldrd	r2, [r3]
 1746              		.loc 1 1219 46
 1747 0d4c 02F08003 		and	r3, r2, #128
 1748 0d50 C7F89830 		str	r3, [r7, #152]
 1749 0d54 0023     		movs	r3, #0
 1750 0d56 C7F89C30 		str	r3, [r7, #156]
 1751              		.loc 1 1219 6
 1752 0d5a D7E92612 		ldrd	r1, [r7, #152]
 1753 0d5e 0B46     		mov	r3, r1
 1754 0d60 1343     		orrs	r3, r3, r2
 1755 0d62 55D0     		beq	.L163
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim345ClockSelection)
 1756              		.loc 1 1221 26
 1757 0d64 D7F81431 		ldr	r3, [r7, #276]
 1758 0d68 D3F8A030 		ldr	r3, [r3, #160]
 1759              		.loc 1 1221 5
 1760 0d6c B3F5204F 		cmp	r3, #40960
 1761 0d70 33D0     		beq	.L253
 1762 0d72 B3F5204F 		cmp	r3, #40960
 1763 0d76 2CD8     		bhi	.L165
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 54


 1764 0d78 B3F5004F 		cmp	r3, #32768
 1765 0d7c 2FD0     		beq	.L254
 1766 0d7e B3F5004F 		cmp	r3, #32768
 1767 0d82 26D8     		bhi	.L165
 1768 0d84 B3F5C04F 		cmp	r3, #24576
 1769 0d88 2BD0     		beq	.L255
 1770 0d8a B3F5C04F 		cmp	r3, #24576
 1771 0d8e 20D8     		bhi	.L165
 1772 0d90 B3F5804F 		cmp	r3, #16384
 1773 0d94 12D0     		beq	.L168
 1774 0d96 B3F5804F 		cmp	r3, #16384
 1775 0d9a 1AD8     		bhi	.L165
 1776 0d9c 002B     		cmp	r3, #0
 1777 0d9e 22D0     		beq	.L256
 1778 0da0 B3F5005F 		cmp	r3, #8192
 1779 0da4 15D1     		bne	.L165
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1780              		.loc 1 1229 33
 1781 0da6 D7F81431 		ldr	r3, [r7, #276]
 1782 0daa 0833     		adds	r3, r3, #8
 1783              		.loc 1 1229 15
 1784 0dac 0021     		movs	r1, #0
 1785 0dae 1846     		mov	r0, r3
 1786 0db0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1787 0db4 0346     		mov	r3, r0
 1788 0db6 87F82731 		strb	r3, [r7, #295]
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1789              		.loc 1 1232 9
 1790 0dba 15E0     		b	.L171
 1791              	.L168:
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1792              		.loc 1 1235 33
 1793 0dbc D7F81431 		ldr	r3, [r7, #276]
 1794 0dc0 2833     		adds	r3, r3, #40
 1795              		.loc 1 1235 15
 1796 0dc2 0221     		movs	r1, #2
 1797 0dc4 1846     		mov	r0, r3
 1798 0dc6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1799 0dca 0346     		mov	r3, r0
 1800 0dcc 87F82731 		strb	r3, [r7, #295]
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1801              		.loc 1 1238 9
 1802 0dd0 0AE0     		b	.L171
 1803              	.L165:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 55


1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_LSE:
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_LSI:
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_CLKP:
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1804              		.loc 1 1255 13
 1805 0dd2 0123     		movs	r3, #1
 1806 0dd4 87F82731 		strb	r3, [r7, #295]
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1807              		.loc 1 1256 9
 1808 0dd8 06E0     		b	.L171
 1809              	.L253:
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1810              		.loc 1 1252 9
 1811 0dda 00BF     		nop
 1812 0ddc 04E0     		b	.L171
 1813              	.L254:
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_CLKP:
 1814              		.loc 1 1248 9
 1815 0dde 00BF     		nop
 1816 0de0 02E0     		b	.L171
 1817              	.L255:
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1818              		.loc 1 1243 9
 1819 0de2 00BF     		nop
 1820 0de4 00E0     		b	.L171
 1821              	.L256:
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1822              		.loc 1 1226 9
 1823 0de6 00BF     		nop
 1824              	.L171:
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1825              		.loc 1 1259 8
 1826 0de8 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1827 0dec 002B     		cmp	r3, #0
 1828 0dee 0BD1     		bne	.L172
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1829              		.loc 1 1262 7
 1830 0df0 A14B     		ldr	r3, .L270
 1831 0df2 9B6D     		ldr	r3, [r3, #88]
 1832 0df4 23F46041 		bic	r1, r3, #57344
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 56


 1833 0df8 D7F81431 		ldr	r3, [r7, #276]
 1834 0dfc D3F8A030 		ldr	r3, [r3, #160]
 1835 0e00 9D4A     		ldr	r2, .L270
 1836 0e02 0B43     		orrs	r3, r3, r1
 1837 0e04 9365     		str	r3, [r2, #88]
 1838 0e06 03E0     		b	.L163
 1839              	.L172:
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1840              		.loc 1 1267 14
 1841 0e08 97F82731 		ldrb	r3, [r7, #295]
 1842 0e0c 87F82631 		strb	r3, [r7, #294]
 1843              	.L163:
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 1844              		.loc 1 1290 22
 1845 0e10 D7F81431 		ldr	r3, [r7, #276]
 1846 0e14 D3E90023 		ldrd	r2, [r3]
 1847              		.loc 1 1290 46
 1848 0e18 02F00803 		and	r3, r2, #8
 1849 0e1c C7F89030 		str	r3, [r7, #144]
 1850 0e20 0023     		movs	r3, #0
 1851 0e22 C7F89430 		str	r3, [r7, #148]
 1852              		.loc 1 1290 6
 1853 0e26 D7E92412 		ldrd	r1, [r7, #144]
 1854 0e2a 0B46     		mov	r3, r1
 1855 0e2c 1343     		orrs	r3, r3, r2
 1856 0e2e 1ED0     		beq	.L173
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 57


 1857              		.loc 1 1295 23
 1858 0e30 D7F81431 		ldr	r3, [r7, #276]
 1859 0e34 D3F88430 		ldr	r3, [r3, #132]
 1860              		.loc 1 1295 8
 1861 0e38 B3F5805F 		cmp	r3, #4096
 1862 0e3c 0CD1     		bne	.L174
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 1863              		.loc 1 1297 29
 1864 0e3e D7F81431 		ldr	r3, [r7, #276]
 1865 0e42 2833     		adds	r3, r3, #40
 1866              		.loc 1 1297 11
 1867 0e44 0221     		movs	r1, #2
 1868 0e46 1846     		mov	r0, r3
 1869 0e48 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1870 0e4c 0346     		mov	r3, r0
 1871              		.loc 1 1297 10 discriminator 1
 1872 0e4e 002B     		cmp	r3, #0
 1873 0e50 02D0     		beq	.L174
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1874              		.loc 1 1299 16
 1875 0e52 0123     		movs	r3, #1
 1876 0e54 87F82631 		strb	r3, [r7, #294]
 1877              	.L174:
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 1878              		.loc 1 1303 5
 1879 0e58 874B     		ldr	r3, .L270
 1880 0e5a 5B6D     		ldr	r3, [r3, #84]
 1881 0e5c 23F44051 		bic	r1, r3, #12288
 1882 0e60 D7F81431 		ldr	r3, [r7, #276]
 1883 0e64 D3F88430 		ldr	r3, [r3, #132]
 1884 0e68 834A     		ldr	r2, .L270
 1885 0e6a 0B43     		orrs	r3, r3, r1
 1886 0e6c 5365     		str	r3, [r2, #84]
 1887              	.L173:
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* I2C5 */
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1888              		.loc 1 1309 22
 1889 0e6e D7F81431 		ldr	r3, [r7, #276]
 1890 0e72 D3E90023 		ldrd	r2, [r3]
 1891              		.loc 1 1309 46
 1892 0e76 02F01003 		and	r3, r2, #16
 1893 0e7a C7F88830 		str	r3, [r7, #136]
 1894 0e7e 0023     		movs	r3, #0
 1895 0e80 C7F88C30 		str	r3, [r7, #140]
 1896              		.loc 1 1309 6
 1897 0e84 D7E92212 		ldrd	r1, [r7, #136]
 1898 0e88 0B46     		mov	r3, r1
 1899 0e8a 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 58


 1900 0e8c 1ED0     		beq	.L175
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 1901              		.loc 1 1314 23
 1902 0e8e D7F81431 		ldr	r3, [r7, #276]
 1903 0e92 D3F89830 		ldr	r3, [r3, #152]
 1904              		.loc 1 1314 8
 1905 0e96 B3F5807F 		cmp	r3, #256
 1906 0e9a 0CD1     		bne	.L176
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 1907              		.loc 1 1316 29
 1908 0e9c D7F81431 		ldr	r3, [r7, #276]
 1909 0ea0 2833     		adds	r3, r3, #40
 1910              		.loc 1 1316 11
 1911 0ea2 0221     		movs	r1, #2
 1912 0ea4 1846     		mov	r0, r3
 1913 0ea6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1914 0eaa 0346     		mov	r3, r0
 1915              		.loc 1 1316 10 discriminator 1
 1916 0eac 002B     		cmp	r3, #0
 1917 0eae 02D0     		beq	.L176
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1918              		.loc 1 1318 16
 1919 0eb0 0123     		movs	r3, #1
 1920 0eb2 87F82631 		strb	r3, [r7, #294]
 1921              	.L176:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1922              		.loc 1 1322 5
 1923 0eb6 704B     		ldr	r3, .L270
 1924 0eb8 9B6D     		ldr	r3, [r3, #88]
 1925 0eba 23F44071 		bic	r1, r3, #768
 1926 0ebe D7F81431 		ldr	r3, [r7, #276]
 1927 0ec2 D3F89830 		ldr	r3, [r3, #152]
 1928 0ec6 6C4A     		ldr	r2, .L270
 1929 0ec8 0B43     		orrs	r3, r3, r1
 1930 0eca 9365     		str	r3, [r2, #88]
 1931              	.L175:
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1932              		.loc 1 1327 22
 1933 0ecc D7F81431 		ldr	r3, [r7, #276]
 1934 0ed0 D3E90023 		ldrd	r2, [r3]
 1935              		.loc 1 1327 46
 1936 0ed4 02F40023 		and	r3, r2, #524288
 1937 0ed8 C7F88030 		str	r3, [r7, #128]
 1938 0edc 0023     		movs	r3, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 59


 1939 0ede C7F88430 		str	r3, [r7, #132]
 1940              		.loc 1 1327 6
 1941 0ee2 D7E92012 		ldrd	r1, [r7, #128]
 1942 0ee6 0B46     		mov	r3, r1
 1943 0ee8 1343     		orrs	r3, r3, r2
 1944 0eea 3ED0     		beq	.L177
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->AdcClockSelection)
 1945              		.loc 1 1329 26
 1946 0eec D7F81431 		ldr	r3, [r7, #276]
 1947 0ef0 D3F8A430 		ldr	r3, [r3, #164]
 1948              		.loc 1 1329 5
 1949 0ef4 B3F5003F 		cmp	r3, #131072
 1950 0ef8 22D0     		beq	.L257
 1951 0efa B3F5003F 		cmp	r3, #131072
 1952 0efe 1BD8     		bhi	.L179
 1953 0f00 002B     		cmp	r3, #0
 1954 0f02 03D0     		beq	.L180
 1955 0f04 B3F5803F 		cmp	r3, #65536
 1956 0f08 0BD0     		beq	.L181
 1957 0f0a 15E0     		b	.L179
 1958              	.L180:
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1959              		.loc 1 1334 33
 1960 0f0c D7F81431 		ldr	r3, [r7, #276]
 1961 0f10 0833     		adds	r3, r3, #8
 1962              		.loc 1 1334 15
 1963 0f12 0021     		movs	r1, #0
 1964 0f14 1846     		mov	r0, r3
 1965 0f16 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1966 0f1a 0346     		mov	r3, r0
 1967 0f1c 87F82731 		strb	r3, [r7, #295]
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1968              		.loc 1 1337 9
 1969 0f20 0FE0     		b	.L182
 1970              	.L181:
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1971              		.loc 1 1340 33
 1972 0f22 D7F81431 		ldr	r3, [r7, #276]
 1973 0f26 2833     		adds	r3, r3, #40
 1974              		.loc 1 1340 15
 1975 0f28 0221     		movs	r1, #2
 1976 0f2a 1846     		mov	r0, r3
 1977 0f2c FFF7FEFF 		bl	RCCEx_PLL3_Config
 1978 0f30 0346     		mov	r3, r0
 1979 0f32 87F82731 		strb	r3, [r7, #295]
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 60


 1980              		.loc 1 1343 9
 1981 0f36 04E0     		b	.L182
 1982              	.L179:
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1983              		.loc 1 1351 13
 1984 0f38 0123     		movs	r3, #1
 1985 0f3a 87F82731 		strb	r3, [r7, #295]
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1986              		.loc 1 1352 9
 1987 0f3e 00E0     		b	.L182
 1988              	.L257:
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1989              		.loc 1 1348 9
 1990 0f40 00BF     		nop
 1991              	.L182:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1992              		.loc 1 1355 8
 1993 0f42 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 1994 0f46 002B     		cmp	r3, #0
 1995 0f48 0BD1     		bne	.L183
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1996              		.loc 1 1358 7
 1997 0f4a 4B4B     		ldr	r3, .L270
 1998 0f4c 9B6D     		ldr	r3, [r3, #88]
 1999 0f4e 23F44031 		bic	r1, r3, #196608
 2000 0f52 D7F81431 		ldr	r3, [r7, #276]
 2001 0f56 D3F8A430 		ldr	r3, [r3, #164]
 2002 0f5a 474A     		ldr	r2, .L270
 2003 0f5c 0B43     		orrs	r3, r3, r1
 2004 0f5e 9365     		str	r3, [r2, #88]
 2005 0f60 03E0     		b	.L177
 2006              	.L183:
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2007              		.loc 1 1363 14
 2008 0f62 97F82731 		ldrb	r3, [r7, #295]
 2009 0f66 87F82631 		strb	r3, [r7, #294]
 2010              	.L177:
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 61


 2011              		.loc 1 1368 22
 2012 0f6a D7F81431 		ldr	r3, [r7, #276]
 2013 0f6e D3E90023 		ldrd	r2, [r3]
 2014              		.loc 1 1368 46
 2015 0f72 02F48023 		and	r3, r2, #262144
 2016 0f76 BB67     		str	r3, [r7, #120]
 2017 0f78 0023     		movs	r3, #0
 2018 0f7a FB67     		str	r3, [r7, #124]
 2019              		.loc 1 1368 6
 2020 0f7c D7E91E12 		ldrd	r1, [r7, #120]
 2021 0f80 0B46     		mov	r3, r1
 2022 0f82 1343     		orrs	r3, r3, r2
 2023 0f84 3BD0     		beq	.L184
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->UsbClockSelection)
 2024              		.loc 1 1371 26
 2025 0f86 D7F81431 		ldr	r3, [r7, #276]
 2026 0f8a D3F88830 		ldr	r3, [r3, #136]
 2027              		.loc 1 1371 5
 2028 0f8e B3F5401F 		cmp	r3, #3145728
 2029 0f92 1FD0     		beq	.L258
 2030 0f94 B3F5401F 		cmp	r3, #3145728
 2031 0f98 18D8     		bhi	.L186
 2032 0f9a B3F5801F 		cmp	r3, #1048576
 2033 0f9e 03D0     		beq	.L187
 2034 0fa0 B3F5001F 		cmp	r3, #2097152
 2035 0fa4 07D0     		beq	.L188
 2036 0fa6 11E0     		b	.L186
 2037              	.L187:
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable USB Clock output generated form System USB . */
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2038              		.loc 1 1375 9
 2039 0fa8 334B     		ldr	r3, .L270
 2040 0faa DB6A     		ldr	r3, [r3, #44]
 2041 0fac 324A     		ldr	r2, .L270
 2042 0fae 43F40033 		orr	r3, r3, #131072
 2043 0fb2 D362     		str	r3, [r2, #44]
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2044              		.loc 1 1378 9
 2045 0fb4 0FE0     		b	.L189
 2046              	.L188:
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 2047              		.loc 1 1382 33
 2048 0fb6 D7F81431 		ldr	r3, [r7, #276]
 2049 0fba 2833     		adds	r3, r3, #40
 2050              		.loc 1 1382 15
 2051 0fbc 0121     		movs	r1, #1
 2052 0fbe 1846     		mov	r0, r3
 2053 0fc0 FFF7FEFF 		bl	RCCEx_PLL3_Config
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 62


 2054 0fc4 0346     		mov	r3, r0
 2055 0fc6 87F82731 		strb	r3, [r7, #295]
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2056              		.loc 1 1385 9
 2057 0fca 04E0     		b	.L189
 2058              	.L186:
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_HSI48:
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI48 oscillator is used as source of USB clock */
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 2059              		.loc 1 1393 13
 2060 0fcc 0123     		movs	r3, #1
 2061 0fce 87F82731 		strb	r3, [r7, #295]
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2062              		.loc 1 1394 9
 2063 0fd2 00E0     		b	.L189
 2064              	.L258:
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2065              		.loc 1 1390 9
 2066 0fd4 00BF     		nop
 2067              	.L189:
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2068              		.loc 1 1397 8
 2069 0fd6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2070 0fda 002B     		cmp	r3, #0
 2071 0fdc 0BD1     		bne	.L190
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 2072              		.loc 1 1400 7
 2073 0fde 264B     		ldr	r3, .L270
 2074 0fe0 5B6D     		ldr	r3, [r3, #84]
 2075 0fe2 23F44011 		bic	r1, r3, #3145728
 2076 0fe6 D7F81431 		ldr	r3, [r7, #276]
 2077 0fea D3F88830 		ldr	r3, [r3, #136]
 2078 0fee 224A     		ldr	r2, .L270
 2079 0ff0 0B43     		orrs	r3, r3, r1
 2080 0ff2 5365     		str	r3, [r2, #84]
 2081 0ff4 03E0     		b	.L184
 2082              	.L190:
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2083              		.loc 1 1405 14
 2084 0ff6 97F82731 		ldrb	r3, [r7, #295]
 2085 0ffa 87F82631 		strb	r3, [r7, #294]
 2086              	.L184:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 63


1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 2087              		.loc 1 1411 22
 2088 0ffe D7F81431 		ldr	r3, [r7, #276]
 2089 1002 D3E90023 		ldrd	r2, [r3]
 2090              		.loc 1 1411 46
 2091 1006 02F48033 		and	r3, r2, #65536
 2092 100a 3B67     		str	r3, [r7, #112]
 2093 100c 0023     		movs	r3, #0
 2094 100e 7B67     		str	r3, [r7, #116]
 2095              		.loc 1 1411 6
 2096 1010 D7E91C12 		ldrd	r1, [r7, #112]
 2097 1014 0B46     		mov	r3, r1
 2098 1016 1343     		orrs	r3, r3, r2
 2099 1018 34D0     		beq	.L191
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->SdmmcClockSelection)
 2100              		.loc 1 1416 26
 2101 101a D7F81431 		ldr	r3, [r7, #276]
 2102 101e 1B6D     		ldr	r3, [r3, #80]
 2103              		.loc 1 1416 5
 2104 1020 002B     		cmp	r3, #0
 2105 1022 03D0     		beq	.L192
 2106 1024 B3F5803F 		cmp	r3, #65536
 2107 1028 07D0     		beq	.L193
 2108 102a 11E0     		b	.L219
 2109              	.L192:
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SDMMC Clock output generated form System PLL . */
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2110              		.loc 1 1420 9
 2111 102c 124B     		ldr	r3, .L270
 2112 102e DB6A     		ldr	r3, [r3, #44]
 2113 1030 114A     		ldr	r2, .L270
 2114 1032 43F40033 		orr	r3, r3, #131072
 2115 1036 D362     		str	r3, [r2, #44]
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SDMMC clock source configuration done later after clock selection check */
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2116              		.loc 1 1423 9
 2117 1038 0EE0     		b	.L195
 2118              	.L193:
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 2119              		.loc 1 1427 33
 2120 103a D7F81431 		ldr	r3, [r7, #276]
 2121 103e 0833     		adds	r3, r3, #8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 64


 2122              		.loc 1 1427 15
 2123 1040 0221     		movs	r1, #2
 2124 1042 1846     		mov	r0, r3
 2125 1044 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2126 1048 0346     		mov	r3, r0
 2127 104a 87F82731 		strb	r3, [r7, #295]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SDMMC clock source configuration done later after clock selection check */
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2128              		.loc 1 1430 9
 2129 104e 03E0     		b	.L195
 2130              	.L219:
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 2131              		.loc 1 1433 13
 2132 1050 0123     		movs	r3, #1
 2133 1052 87F82731 		strb	r3, [r7, #295]
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2134              		.loc 1 1434 9
 2135 1056 00BF     		nop
 2136              	.L195:
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2137              		.loc 1 1437 8
 2138 1058 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2139 105c 002B     		cmp	r3, #0
 2140 105e 0DD1     		bne	.L196
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 2141              		.loc 1 1440 7
 2142 1060 054B     		ldr	r3, .L270
 2143 1062 DB6C     		ldr	r3, [r3, #76]
 2144 1064 23F48031 		bic	r1, r3, #65536
 2145 1068 D7F81431 		ldr	r3, [r7, #276]
 2146 106c 1B6D     		ldr	r3, [r3, #80]
 2147 106e 024A     		ldr	r2, .L270
 2148 1070 0B43     		orrs	r3, r3, r1
 2149 1072 D364     		str	r3, [r2, #76]
 2150 1074 06E0     		b	.L191
 2151              	.L271:
 2152 1076 00BF     		.align	2
 2153              	.L270:
 2154 1078 00440258 		.word	1476543488
 2155              	.L196:
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2156              		.loc 1 1445 14
 2157 107c 97F82731 		ldrb	r3, [r7, #295]
 2158 1080 87F82631 		strb	r3, [r7, #294]
 2159              	.L191:
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 65


1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 2160              		.loc 1 1451 22
 2161 1084 D7F81431 		ldr	r3, [r7, #276]
 2162 1088 D3E90023 		ldrd	r2, [r3]
 2163              		.loc 1 1451 46
 2164 108c 02F00053 		and	r3, r2, #536870912
 2165 1090 BB66     		str	r3, [r7, #104]
 2166 1092 0023     		movs	r3, #0
 2167 1094 FB66     		str	r3, [r7, #108]
 2168              		.loc 1 1451 6
 2169 1096 D7E91A12 		ldrd	r1, [r7, #104]
 2170 109a 0B46     		mov	r3, r1
 2171 109c 1343     		orrs	r3, r3, r2
 2172 109e 0CD0     		beq	.L197
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 2173              		.loc 1 1453 27
 2174 10a0 D7F81431 		ldr	r3, [r7, #276]
 2175 10a4 2833     		adds	r3, r3, #40
 2176              		.loc 1 1453 9
 2177 10a6 0221     		movs	r1, #2
 2178 10a8 1846     		mov	r0, r3
 2179 10aa FFF7FEFF 		bl	RCCEx_PLL3_Config
 2180 10ae 0346     		mov	r3, r0
 2181              		.loc 1 1453 8 discriminator 1
 2182 10b0 002B     		cmp	r3, #0
 2183 10b2 02D0     		beq	.L197
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 2184              		.loc 1 1455 14
 2185 10b4 0123     		movs	r3, #1
 2186 10b6 87F82631 		strb	r3, [r7, #294]
 2187              	.L197:
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 2188              		.loc 1 1461 22
 2189 10ba D7F81431 		ldr	r3, [r7, #276]
 2190 10be D3E90023 		ldrd	r2, [r3]
 2191              		.loc 1 1461 46
 2192 10c2 02F40033 		and	r3, r2, #131072
 2193 10c6 3B66     		str	r3, [r7, #96]
 2194 10c8 0023     		movs	r3, #0
 2195 10ca 7B66     		str	r3, [r7, #100]
 2196              		.loc 1 1461 6
 2197 10cc D7E91812 		ldrd	r1, [r7, #96]
 2198 10d0 0B46     		mov	r3, r1
 2199 10d2 1343     		orrs	r3, r3, r2
 2200 10d4 38D0     		beq	.L198
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 66


1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->RngClockSelection)
 2201              		.loc 1 1464 26
 2202 10d6 D7F81431 		ldr	r3, [r7, #276]
 2203 10da D3F88030 		ldr	r3, [r3, #128]
 2204              		.loc 1 1464 5
 2205 10de B3F5407F 		cmp	r3, #768
 2206 10e2 18D0     		beq	.L259
 2207 10e4 B3F5407F 		cmp	r3, #768
 2208 10e8 11D8     		bhi	.L200
 2209 10ea B3F5007F 		cmp	r3, #512
 2210 10ee 14D0     		beq	.L260
 2211 10f0 B3F5007F 		cmp	r3, #512
 2212 10f4 0BD8     		bhi	.L200
 2213 10f6 002B     		cmp	r3, #0
 2214 10f8 11D0     		beq	.L261
 2215 10fa B3F5807F 		cmp	r3, #256
 2216 10fe 06D1     		bne	.L200
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable RNG Clock output generated form System RNG . */
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2217              		.loc 1 1468 9
 2218 1100 C34B     		ldr	r3, .L272
 2219 1102 DB6A     		ldr	r3, [r3, #44]
 2220 1104 C24A     		ldr	r2, .L272
 2221 1106 43F40033 		orr	r3, r3, #131072
 2222 110a D362     		str	r3, [r2, #44]
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2223              		.loc 1 1471 9
 2224 110c 08E0     		b	.L203
 2225              	.L200:
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_HSI48:
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI48 oscillator is used as source of RNG clock */
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 2226              		.loc 1 1488 13
 2227 110e 0123     		movs	r3, #1
 2228 1110 87F82731 		strb	r3, [r7, #295]
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2229              		.loc 1 1489 9
 2230 1114 04E0     		b	.L203
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 67


 2231              	.L259:
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_HSI48:
 2232              		.loc 1 1481 9
 2233 1116 00BF     		nop
 2234 1118 02E0     		b	.L203
 2235              	.L260:
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2236              		.loc 1 1476 9
 2237 111a 00BF     		nop
 2238 111c 00E0     		b	.L203
 2239              	.L261:
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2240              		.loc 1 1485 9
 2241 111e 00BF     		nop
 2242              	.L203:
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2243              		.loc 1 1492 8
 2244 1120 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2245 1124 002B     		cmp	r3, #0
 2246 1126 0BD1     		bne	.L204
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2247              		.loc 1 1495 7
 2248 1128 B94B     		ldr	r3, .L272
 2249 112a 5B6D     		ldr	r3, [r3, #84]
 2250 112c 23F44071 		bic	r1, r3, #768
 2251 1130 D7F81431 		ldr	r3, [r7, #276]
 2252 1134 D3F88030 		ldr	r3, [r3, #128]
 2253 1138 B54A     		ldr	r2, .L272
 2254 113a 0B43     		orrs	r3, r3, r1
 2255 113c 5365     		str	r3, [r2, #84]
 2256 113e 03E0     		b	.L198
 2257              	.L204:
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2258              		.loc 1 1500 14
 2259 1140 97F82731 		ldrb	r3, [r7, #295]
 2260 1144 87F82631 		strb	r3, [r7, #294]
 2261              	.L198:
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2262              		.loc 1 1506 22
 2263 1148 D7F81431 		ldr	r3, [r7, #276]
 2264 114c D3E90023 		ldrd	r2, [r3]
 2265              		.loc 1 1506 46
 2266 1150 02F48013 		and	r3, r2, #1048576
 2267 1154 BB65     		str	r3, [r7, #88]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 68


 2268 1156 0023     		movs	r3, #0
 2269 1158 FB65     		str	r3, [r7, #92]
 2270              		.loc 1 1506 6
 2271 115a D7E91612 		ldrd	r1, [r7, #88]
 2272 115e 0B46     		mov	r3, r1
 2273 1160 1343     		orrs	r3, r3, r2
 2274 1162 09D0     		beq	.L205
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2275              		.loc 1 1512 5
 2276 1164 AA4B     		ldr	r3, .L272
 2277 1166 1B6D     		ldr	r3, [r3, #80]
 2278 1168 23F00041 		bic	r1, r3, #-2147483648
 2279 116c D7F81431 		ldr	r3, [r7, #276]
 2280 1170 5B6F     		ldr	r3, [r3, #116]
 2281 1172 A74A     		ldr	r2, .L272
 2282 1174 0B43     		orrs	r3, r3, r1
 2283 1176 1365     		str	r3, [r2, #80]
 2284              	.L205:
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 2285              		.loc 1 1516 22
 2286 1178 D7F81431 		ldr	r3, [r7, #276]
 2287 117c D3E90023 		ldrd	r2, [r3]
 2288              		.loc 1 1516 46
 2289 1180 02F08053 		and	r3, r2, #268435456
 2290 1184 3B65     		str	r3, [r7, #80]
 2291 1186 0023     		movs	r3, #0
 2292 1188 7B65     		str	r3, [r7, #84]
 2293              		.loc 1 1516 6
 2294 118a D7E91412 		ldrd	r1, [r7, #80]
 2295 118e 0B46     		mov	r3, r1
 2296 1190 1343     		orrs	r3, r3, r2
 2297 1192 0AD0     		beq	.L206
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 2298              		.loc 1 1522 5
 2299 1194 9E4B     		ldr	r3, .L272
 2300 1196 1B69     		ldr	r3, [r3, #16]
 2301 1198 23F48041 		bic	r1, r3, #16384
 2302 119c D7F81431 		ldr	r3, [r7, #276]
 2303 11a0 D3F8B830 		ldr	r3, [r3, #184]
 2304 11a4 9A4A     		ldr	r2, .L272
 2305 11a6 0B43     		orrs	r3, r3, r1
 2306 11a8 1361     		str	r3, [r2, #16]
 2307              	.L206:
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 69


1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*HRTIM1*/
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2308              		.loc 1 1526 22
 2309 11aa D7F81431 		ldr	r3, [r7, #276]
 2310 11ae D3E90023 		ldrd	r2, [r3]
 2311              		.loc 1 1526 46
 2312 11b2 02F40013 		and	r3, r2, #2097152
 2313 11b6 BB64     		str	r3, [r7, #72]
 2314 11b8 0023     		movs	r3, #0
 2315 11ba FB64     		str	r3, [r7, #76]
 2316              		.loc 1 1526 6
 2317 11bc D7E91212 		ldrd	r1, [r7, #72]
 2318 11c0 0B46     		mov	r3, r1
 2319 11c2 1343     		orrs	r3, r3, r2
 2320 11c4 09D0     		beq	.L207
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2321              		.loc 1 1532 5
 2322 11c6 924B     		ldr	r3, .L272
 2323 11c8 1B6D     		ldr	r3, [r3, #80]
 2324 11ca 23F08071 		bic	r1, r3, #16777216
 2325 11ce D7F81431 		ldr	r3, [r7, #276]
 2326 11d2 DB6E     		ldr	r3, [r3, #108]
 2327 11d4 8E4A     		ldr	r2, .L272
 2328 11d6 0B43     		orrs	r3, r3, r1
 2329 11d8 1365     		str	r3, [r2, #80]
 2330              	.L207:
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM2 Configuration ------------------------*/
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM2 interface clock source */
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /* DFSDM2 */
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2331              		.loc 1 1548 22
 2332 11da D7F81431 		ldr	r3, [r7, #276]
 2333 11de D3E90023 		ldrd	r2, [r3]
 2334              		.loc 1 1548 46
 2335 11e2 02F08043 		and	r3, r2, #1073741824
 2336 11e6 3B64     		str	r3, [r7, #64]
 2337 11e8 0023     		movs	r3, #0
 2338 11ea 7B64     		str	r3, [r7, #68]
 2339              		.loc 1 1548 6
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 70


 2340 11ec D7E91012 		ldrd	r1, [r7, #64]
 2341 11f0 0B46     		mov	r3, r1
 2342 11f2 1343     		orrs	r3, r3, r2
 2343 11f4 0ED0     		beq	.L208
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 2344              		.loc 1 1554 5
 2345 11f6 864B     		ldr	r3, .L272
 2346 11f8 1B69     		ldr	r3, [r3, #16]
 2347 11fa 854A     		ldr	r2, .L272
 2348 11fc 23F40043 		bic	r3, r3, #32768
 2349 1200 1361     		str	r3, [r2, #16]
 2350 1202 834B     		ldr	r3, .L272
 2351 1204 1969     		ldr	r1, [r3, #16]
 2352 1206 D7F81431 		ldr	r3, [r7, #276]
 2353 120a D3F8BC30 		ldr	r3, [r3, #188]
 2354 120e 804A     		ldr	r2, .L272
 2355 1210 0B43     		orrs	r3, r3, r1
 2356 1212 1361     		str	r3, [r2, #16]
 2357              	.L208:
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2358              		.loc 1 1558 22
 2359 1214 D7F81431 		ldr	r3, [r7, #276]
 2360 1218 D3E90023 		ldrd	r2, [r3]
 2361              		.loc 1 1558 46
 2362 121c 02F00043 		and	r3, r2, #-2147483648
 2363 1220 BB63     		str	r3, [r7, #56]
 2364 1222 0023     		movs	r3, #0
 2365 1224 FB63     		str	r3, [r7, #60]
 2366              		.loc 1 1558 6
 2367 1226 D7E90E12 		ldrd	r1, [r7, #56]
 2368 122a 0B46     		mov	r3, r1
 2369 122c 1343     		orrs	r3, r3, r2
 2370 122e 09D0     		beq	.L209
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2371              		.loc 1 1564 5
 2372 1230 774B     		ldr	r3, .L272
 2373 1232 DB6C     		ldr	r3, [r3, #76]
 2374 1234 23F04051 		bic	r1, r3, #805306368
 2375 1238 D7F81431 		ldr	r3, [r7, #276]
 2376 123c 5B6D     		ldr	r3, [r3, #84]
 2377 123e 744A     		ldr	r2, .L272
 2378 1240 0B43     		orrs	r3, r3, r1
 2379 1242 D364     		str	r3, [r2, #76]
 2380              	.L209:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 71


1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ CEC Configuration ------------------------*/
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 2381              		.loc 1 1568 22
 2382 1244 D7F81431 		ldr	r3, [r7, #276]
 2383 1248 D3E90023 		ldrd	r2, [r3]
 2384              		.loc 1 1568 46
 2385 124c 02F40003 		and	r3, r2, #8388608
 2386 1250 3B63     		str	r3, [r7, #48]
 2387 1252 0023     		movs	r3, #0
 2388 1254 7B63     		str	r3, [r7, #52]
 2389              		.loc 1 1568 6
 2390 1256 D7E90C12 		ldrd	r1, [r7, #48]
 2391 125a 0B46     		mov	r3, r1
 2392 125c 1343     		orrs	r3, r3, r2
 2393 125e 0AD0     		beq	.L210
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CEC interface clock source */
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 2394              		.loc 1 1574 5
 2395 1260 6B4B     		ldr	r3, .L272
 2396 1262 5B6D     		ldr	r3, [r3, #84]
 2397 1264 23F44001 		bic	r1, r3, #12582912
 2398 1268 D7F81431 		ldr	r3, [r7, #276]
 2399 126c D3F88C30 		ldr	r3, [r3, #140]
 2400 1270 674A     		ldr	r2, .L272
 2401 1272 0B43     		orrs	r3, r3, r1
 2402 1274 5365     		str	r3, [r2, #84]
 2403              	.L210:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- PLL2 configuration -------------------------------*/
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 2404              		.loc 1 1578 22
 2405 1276 D7F81431 		ldr	r3, [r7, #276]
 2406 127a D3E90023 		ldrd	r2, [r3]
 2407              		.loc 1 1578 46
 2408 127e 0021     		movs	r1, #0
 2409 1280 B962     		str	r1, [r7, #40]
 2410 1282 03F00103 		and	r3, r3, #1
 2411 1286 FB62     		str	r3, [r7, #44]
 2412              		.loc 1 1578 6
 2413 1288 D7E90A12 		ldrd	r1, [r7, #40]
 2414 128c 0B46     		mov	r3, r1
 2415 128e 1343     		orrs	r3, r3, r2
 2416 1290 11D0     		beq	.L211
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 2417              		.loc 1 1580 29
 2418 1292 D7F81431 		ldr	r3, [r7, #276]
 2419 1296 0833     		adds	r3, r3, #8
 2420              		.loc 1 1580 11
 2421 1298 0021     		movs	r1, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 72


 2422 129a 1846     		mov	r0, r3
 2423 129c FFF7FEFF 		bl	RCCEx_PLL2_Config
 2424 12a0 0346     		mov	r3, r0
 2425 12a2 87F82731 		strb	r3, [r7, #295]
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2426              		.loc 1 1582 8
 2427 12a6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2428 12aa 002B     		cmp	r3, #0
 2429 12ac 03D0     		beq	.L211
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2430              		.loc 1 1589 14
 2431 12ae 97F82731 		ldrb	r3, [r7, #295]
 2432 12b2 87F82631 		strb	r3, [r7, #294]
 2433              	.L211:
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     } 
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 2434              		.loc 1 1594 22
 2435 12b6 D7F81431 		ldr	r3, [r7, #276]
 2436 12ba D3E90023 		ldrd	r2, [r3]
 2437              		.loc 1 1594 46
 2438 12be 0021     		movs	r1, #0
 2439 12c0 3962     		str	r1, [r7, #32]
 2440 12c2 03F00203 		and	r3, r3, #2
 2441 12c6 7B62     		str	r3, [r7, #36]
 2442              		.loc 1 1594 6
 2443 12c8 D7E90812 		ldrd	r1, [r7, #32]
 2444 12cc 0B46     		mov	r3, r1
 2445 12ce 1343     		orrs	r3, r3, r2
 2446 12d0 11D0     		beq	.L212
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 2447              		.loc 1 1596 29
 2448 12d2 D7F81431 		ldr	r3, [r7, #276]
 2449 12d6 0833     		adds	r3, r3, #8
 2450              		.loc 1 1596 11
 2451 12d8 0121     		movs	r1, #1
 2452 12da 1846     		mov	r0, r3
 2453 12dc FFF7FEFF 		bl	RCCEx_PLL2_Config
 2454 12e0 0346     		mov	r3, r0
 2455 12e2 87F82731 		strb	r3, [r7, #295]
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2456              		.loc 1 1598 8
 2457 12e6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2458 12ea 002B     		cmp	r3, #0
 2459 12ec 03D0     		beq	.L212
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 73


1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2460              		.loc 1 1605 14
 2461 12ee 97F82731 		ldrb	r3, [r7, #295]
 2462 12f2 87F82631 		strb	r3, [r7, #294]
 2463              	.L212:
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 2464              		.loc 1 1610 22
 2465 12f6 D7F81431 		ldr	r3, [r7, #276]
 2466 12fa D3E90023 		ldrd	r2, [r3]
 2467              		.loc 1 1610 46
 2468 12fe 0021     		movs	r1, #0
 2469 1300 B961     		str	r1, [r7, #24]
 2470 1302 03F00403 		and	r3, r3, #4
 2471 1306 FB61     		str	r3, [r7, #28]
 2472              		.loc 1 1610 6
 2473 1308 D7E90612 		ldrd	r1, [r7, #24]
 2474 130c 0B46     		mov	r3, r1
 2475 130e 1343     		orrs	r3, r3, r2
 2476 1310 11D0     		beq	.L213
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 2477              		.loc 1 1612 29
 2478 1312 D7F81431 		ldr	r3, [r7, #276]
 2479 1316 0833     		adds	r3, r3, #8
 2480              		.loc 1 1612 11
 2481 1318 0221     		movs	r1, #2
 2482 131a 1846     		mov	r0, r3
 2483 131c FFF7FEFF 		bl	RCCEx_PLL2_Config
 2484 1320 0346     		mov	r3, r0
 2485 1322 87F82731 		strb	r3, [r7, #295]
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2486              		.loc 1 1614 8
 2487 1326 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2488 132a 002B     		cmp	r3, #0
 2489 132c 03D0     		beq	.L213
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2490              		.loc 1 1621 14
 2491 132e 97F82731 		ldrb	r3, [r7, #295]
 2492 1332 87F82631 		strb	r3, [r7, #294]
 2493              	.L213:
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 74


1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- PLL3 configuration -------------------------------*/
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 2494              		.loc 1 1627 22
 2495 1336 D7F81431 		ldr	r3, [r7, #276]
 2496 133a D3E90023 		ldrd	r2, [r3]
 2497              		.loc 1 1627 46
 2498 133e 0021     		movs	r1, #0
 2499 1340 3961     		str	r1, [r7, #16]
 2500 1342 03F00803 		and	r3, r3, #8
 2501 1346 7B61     		str	r3, [r7, #20]
 2502              		.loc 1 1627 6
 2503 1348 D7E90412 		ldrd	r1, [r7, #16]
 2504 134c 0B46     		mov	r3, r1
 2505 134e 1343     		orrs	r3, r3, r2
 2506 1350 11D0     		beq	.L214
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 2507              		.loc 1 1629 29
 2508 1352 D7F81431 		ldr	r3, [r7, #276]
 2509 1356 2833     		adds	r3, r3, #40
 2510              		.loc 1 1629 11
 2511 1358 0021     		movs	r1, #0
 2512 135a 1846     		mov	r0, r3
 2513 135c FFF7FEFF 		bl	RCCEx_PLL3_Config
 2514 1360 0346     		mov	r3, r0
 2515 1362 87F82731 		strb	r3, [r7, #295]
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2516              		.loc 1 1631 8
 2517 1366 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2518 136a 002B     		cmp	r3, #0
 2519 136c 03D0     		beq	.L214
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2520              		.loc 1 1638 14
 2521 136e 97F82731 		ldrb	r3, [r7, #295]
 2522 1372 87F82631 		strb	r3, [r7, #294]
 2523              	.L214:
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 2524              		.loc 1 1643 22
 2525 1376 D7F81431 		ldr	r3, [r7, #276]
 2526 137a D3E90023 		ldrd	r2, [r3]
 2527              		.loc 1 1643 46
 2528 137e 0021     		movs	r1, #0
 2529 1380 B960     		str	r1, [r7, #8]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 75


 2530 1382 03F01003 		and	r3, r3, #16
 2531 1386 FB60     		str	r3, [r7, #12]
 2532              		.loc 1 1643 6
 2533 1388 D7E90212 		ldrd	r1, [r7, #8]
 2534 138c 0B46     		mov	r3, r1
 2535 138e 1343     		orrs	r3, r3, r2
 2536 1390 11D0     		beq	.L215
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 2537              		.loc 1 1645 29
 2538 1392 D7F81431 		ldr	r3, [r7, #276]
 2539 1396 2833     		adds	r3, r3, #40
 2540              		.loc 1 1645 11
 2541 1398 0121     		movs	r1, #1
 2542 139a 1846     		mov	r0, r3
 2543 139c FFF7FEFF 		bl	RCCEx_PLL3_Config
 2544 13a0 0346     		mov	r3, r0
 2545 13a2 87F82731 		strb	r3, [r7, #295]
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2546              		.loc 1 1647 8
 2547 13a6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2548 13aa 002B     		cmp	r3, #0
 2549 13ac 03D0     		beq	.L215
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2550              		.loc 1 1654 14
 2551 13ae 97F82731 		ldrb	r3, [r7, #295]
 2552 13b2 87F82631 		strb	r3, [r7, #294]
 2553              	.L215:
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 2554              		.loc 1 1659 22
 2555 13b6 D7F81431 		ldr	r3, [r7, #276]
 2556 13ba D3E90023 		ldrd	r2, [r3]
 2557              		.loc 1 1659 46
 2558 13be 0021     		movs	r1, #0
 2559 13c0 3960     		str	r1, [r7]
 2560 13c2 03F02003 		and	r3, r3, #32
 2561 13c6 7B60     		str	r3, [r7, #4]
 2562              		.loc 1 1659 6
 2563 13c8 D7E90012 		ldrd	r1, [r7]
 2564 13cc 0B46     		mov	r3, r1
 2565 13ce 1343     		orrs	r3, r3, r2
 2566 13d0 11D0     		beq	.L216
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 2567              		.loc 1 1661 29
 2568 13d2 D7F81431 		ldr	r3, [r7, #276]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 76


 2569 13d6 2833     		adds	r3, r3, #40
 2570              		.loc 1 1661 11
 2571 13d8 0221     		movs	r1, #2
 2572 13da 1846     		mov	r0, r3
 2573 13dc FFF7FEFF 		bl	RCCEx_PLL3_Config
 2574 13e0 0346     		mov	r3, r0
 2575 13e2 87F82731 		strb	r3, [r7, #295]
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2576              		.loc 1 1663 8
 2577 13e6 97F82731 		ldrb	r3, [r7, #295]	@ zero_extendqisi2
 2578 13ea 002B     		cmp	r3, #0
 2579 13ec 03D0     		beq	.L216
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2580              		.loc 1 1670 14
 2581 13ee 97F82731 		ldrb	r3, [r7, #295]
 2582 13f2 87F82631 		strb	r3, [r7, #294]
 2583              	.L216:
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     } 
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2584              		.loc 1 1674 6
 2585 13f6 97F82631 		ldrb	r3, [r7, #294]	@ zero_extendqisi2
 2586 13fa 002B     		cmp	r3, #0
 2587 13fc 01D1     		bne	.L217
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2588              		.loc 1 1676 12
 2589 13fe 0023     		movs	r3, #0
 2590 1400 00E0     		b	.L218
 2591              	.L217:
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2592              		.loc 1 1678 10
 2593 1402 0123     		movs	r3, #1
 2594              	.L218:
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2595              		.loc 1 1679 1
 2596 1404 1846     		mov	r0, r3
 2597 1406 07F59477 		add	r7, r7, #296
 2598              	.LCFI3:
 2599              		.cfi_def_cfa_offset 32
 2600 140a BD46     		mov	sp, r7
 2601              	.LCFI4:
 2602              		.cfi_def_cfa_register 13
 2603              		@ sp needed
 2604 140c BDE8B08F 		pop	{r4, r5, r7, r8, r9, r10, fp, pc}
 2605              	.L273:
 2606              		.align	2
 2607              	.L272:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 77


 2608 1410 00440258 		.word	1476543488
 2609              		.cfi_endproc
 2610              	.LFE144:
 2612              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2613              		.align	1
 2614              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2615              		.syntax unified
 2616              		.thumb
 2617              		.thumb_func
 2619              	HAL_RCCEx_GetPeriphCLKConfig:
 2620              	.LFB145:
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks :
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SA
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4,
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC, TIM).
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *   (*) : Available on some STM32H7 lines only.
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2621              		.loc 1 1693 1
 2622              		.cfi_startproc
 2623              		@ args = 0, pretend = 0, frame = 40
 2624              		@ frame_needed = 1, uses_anonymous_args = 0
 2625              		@ link register save eliminated.
 2626 0000 2DE9B00F 		push	{r4, r5, r7, r8, r9, r10, fp}
 2627              	.LCFI5:
 2628              		.cfi_def_cfa_offset 28
 2629              		.cfi_offset 4, -28
 2630              		.cfi_offset 5, -24
 2631              		.cfi_offset 7, -20
 2632              		.cfi_offset 8, -16
 2633              		.cfi_offset 9, -12
 2634              		.cfi_offset 10, -8
 2635              		.cfi_offset 11, -4
 2636 0004 8BB0     		sub	sp, sp, #44
 2637              	.LCFI6:
 2638              		.cfi_def_cfa_offset 72
 2639 0006 00AF     		add	r7, sp, #0
 2640              	.LCFI7:
 2641              		.cfi_def_cfa_register 7
 2642 0008 7862     		str	r0, [r7, #36]
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
 2643              		.loc 1 1695 39
 2644 000a 796A     		ldr	r1, [r7, #36]
 2645 000c AB4A     		ldr	r2, .L278
 2646 000e 4FF00003 		mov	r3, #0
 2647 0012 C1E90023 		strd	r2, [r1]
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 |
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SPI123      | RCC_PERIPHCLK_SPI45   | RCC_PERIPHCLK_SPI6 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 78


1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_FDCAN   | RCC_PERIPHCLK_SDMMC       | RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB  
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK_RTC  
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK_TIM  
1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_CKPER;
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
 2648              		.loc 1 1707 16
 2649 0016 7B6A     		ldr	r3, [r7, #36]
 2650 0018 D3E90023 		ldrd	r2, [r3]
 2651              		.loc 1 1707 39
 2652 001c 42F00804 		orr	r4, r2, #8
 2653 0020 1D46     		mov	r5, r3
 2654 0022 7B6A     		ldr	r3, [r7, #36]
 2655 0024 C3E90045 		strd	r4, [r3]
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A;
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2ASEL */
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2BSEL */
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
 2656              		.loc 1 1716 16
 2657 0028 7B6A     		ldr	r3, [r7, #36]
 2658 002a D3E90023 		ldrd	r2, [r3]
 2659              		.loc 1 1716 39
 2660 002e 42F40071 		orr	r1, r2, #512
 2661 0032 B961     		str	r1, [r7, #24]
 2662 0034 FB61     		str	r3, [r7, #28]
 2663 0036 7B6A     		ldr	r3, [r7, #36]
 2664 0038 D7E90612 		ldrd	r1, [r7, #24]
 2665 003c C3E90012 		strd	r1, [r3]
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 2666              		.loc 1 1719 16
 2667 0040 7B6A     		ldr	r3, [r7, #36]
 2668 0042 D3E90023 		ldrd	r2, [r3]
 2669              		.loc 1 1719 39
 2670 0046 42F48061 		orr	r1, r2, #1024
 2671 004a 3961     		str	r1, [r7, #16]
 2672 004c 7B61     		str	r3, [r7, #20]
 2673 004e 7B6A     		ldr	r3, [r7, #36]
 2674 0050 D7E90412 		ldrd	r1, [r7, #16]
 2675 0054 C3E90012 		strd	r1, [r3]
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 2676              		.loc 1 1720 16
 2677 0058 7B6A     		ldr	r3, [r7, #36]
 2678 005a D3E90023 		ldrd	r2, [r3]
 2679              		.loc 1 1720 39
 2680 005e 42F40061 		orr	r1, r2, #2048
 2681 0062 B960     		str	r1, [r7, #8]
 2682 0064 FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 79


 2683 0066 7B6A     		ldr	r3, [r7, #36]
 2684 0068 D7E90212 		ldrd	r1, [r7, #8]
 2685 006c C3E90012 		strd	r1, [r3]
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI4 */
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
 2686              		.loc 1 1726 16
 2687 0070 7B6A     		ldr	r3, [r7, #36]
 2688 0072 D3E90023 		ldrd	r2, [r3]
 2689              		.loc 1 1726 39
 2690 0076 42F00071 		orr	r1, r2, #33554432
 2691 007a 3960     		str	r1, [r7]
 2692 007c 7B60     		str	r3, [r7, #4]
 2693 007e 7B6A     		ldr	r3, [r7, #36]
 2694 0080 D7E90012 		ldrd	r1, [r7]
 2695 0084 C3E90012 		strd	r1, [r3]
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
 2696              		.loc 1 1732 16
 2697 0088 7B6A     		ldr	r3, [r7, #36]
 2698 008a D3E90023 		ldrd	r2, [r3]
 2699              		.loc 1 1732 39
 2700 008e 42F0805A 		orr	r10, r2, #268435456
 2701 0092 9B46     		mov	fp, r3
 2702 0094 7B6A     		ldr	r3, [r7, #36]
 2703 0096 C3E900AB 		strd	r10, [r3]
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2704              		.loc 1 1735 16
 2705 009a 7B6A     		ldr	r3, [r7, #36]
 2706 009c D3E90023 		ldrd	r2, [r3]
 2707              		.loc 1 1735 39
 2708 00a0 42F00058 		orr	r8, r2, #536870912
 2709 00a4 9946     		mov	r9, r3
 2710 00a6 7B6A     		ldr	r3, [r7, #36]
 2711 00a8 C3E90089 		strd	r8, [r3]
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DSI */
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DI
 2712              		.loc 1 1742 46
 2713 00ac 844B     		ldr	r3, .L278+4
 2714 00ae 9B6A     		ldr	r3, [r3, #40]
 2715              		.loc 1 1742 31
 2716 00b0 1B0D     		lsrs	r3, r3, #20
 2717 00b2 03F03F02 		and	r2, r3, #63
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 80


 2718              		.loc 1 1742 29
 2719 00b6 7B6A     		ldr	r3, [r7, #36]
 2720 00b8 9A62     		str	r2, [r3, #40]
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos) 
 2721              		.loc 1 1743 46
 2722 00ba 814B     		ldr	r3, .L278+4
 2723 00bc 1B6C     		ldr	r3, [r3, #64]
 2724              		.loc 1 1743 31
 2725 00be C3F30803 		ubfx	r3, r3, #0, #9
 2726              		.loc 1 1743 100
 2727 00c2 5A1C     		adds	r2, r3, #1
 2728              		.loc 1 1743 29
 2729 00c4 7B6A     		ldr	r3, [r7, #36]
 2730 00c6 DA62     		str	r2, [r3, #44]
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos) 
 2731              		.loc 1 1744 46
 2732 00c8 7D4B     		ldr	r3, .L278+4
 2733 00ca 1B6C     		ldr	r3, [r3, #64]
 2734              		.loc 1 1744 31
 2735 00cc 1B0E     		lsrs	r3, r3, #24
 2736 00ce 03F07F03 		and	r3, r3, #127
 2737              		.loc 1 1744 100
 2738 00d2 5A1C     		adds	r2, r3, #1
 2739              		.loc 1 1744 29
 2740 00d4 7B6A     		ldr	r3, [r7, #36]
 2741 00d6 9A63     		str	r2, [r3, #56]
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos) 
 2742              		.loc 1 1745 46
 2743 00d8 794B     		ldr	r3, .L278+4
 2744 00da 1B6C     		ldr	r3, [r3, #64]
 2745              		.loc 1 1745 31
 2746 00dc 5B0A     		lsrs	r3, r3, #9
 2747 00de 03F07F03 		and	r3, r3, #127
 2748              		.loc 1 1745 100
 2749 00e2 5A1C     		adds	r2, r3, #1
 2750              		.loc 1 1745 29
 2751 00e4 7B6A     		ldr	r3, [r7, #36]
 2752 00e6 1A63     		str	r2, [r3, #48]
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos) 
 2753              		.loc 1 1746 46
 2754 00e8 754B     		ldr	r3, .L278+4
 2755 00ea 1B6C     		ldr	r3, [r3, #64]
 2756              		.loc 1 1746 31
 2757 00ec 1B0C     		lsrs	r3, r3, #16
 2758 00ee 03F07F03 		and	r3, r3, #127
 2759              		.loc 1 1746 100
 2760 00f2 5A1C     		adds	r2, r3, #1
 2761              		.loc 1 1746 29
 2762 00f4 7B6A     		ldr	r3, [r7, #36]
 2763 00f6 5A63     		str	r2, [r3, #52]
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2764              		.loc 1 1747 48
 2765 00f8 714B     		ldr	r3, .L278+4
 2766 00fa DB6A     		ldr	r3, [r3, #44]
 2767              		.loc 1 1747 33
 2768 00fc 9B0A     		lsrs	r3, r3, #10
 2769 00fe 03F00302 		and	r2, r3, #3
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 81


 2770              		.loc 1 1747 31
 2771 0102 7B6A     		ldr	r3, [r7, #36]
 2772 0104 DA63     		str	r2, [r3, #60]
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2773              		.loc 1 1748 51
 2774 0106 6E4B     		ldr	r3, .L278+4
 2775 0108 DB6A     		ldr	r3, [r3, #44]
 2776              		.loc 1 1748 36
 2777 010a 5B0A     		lsrs	r3, r3, #9
 2778 010c 03F00102 		and	r2, r3, #1
 2779              		.loc 1 1748 34
 2780 0110 7B6A     		ldr	r3, [r7, #36]
 2781 0112 1A64     		str	r2, [r3, #64]
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DI
 2782              		.loc 1 1751 46
 2783 0114 6A4B     		ldr	r3, .L278+4
 2784 0116 9B6A     		ldr	r3, [r3, #40]
 2785              		.loc 1 1751 31
 2786 0118 1B0B     		lsrs	r3, r3, #12
 2787 011a 03F03F02 		and	r2, r3, #63
 2788              		.loc 1 1751 29
 2789 011e 7B6A     		ldr	r3, [r7, #36]
 2790 0120 9A60     		str	r2, [r3, #8]
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos) 
 2791              		.loc 1 1752 46
 2792 0122 674B     		ldr	r3, .L278+4
 2793 0124 9B6B     		ldr	r3, [r3, #56]
 2794              		.loc 1 1752 31
 2795 0126 C3F30803 		ubfx	r3, r3, #0, #9
 2796              		.loc 1 1752 100
 2797 012a 5A1C     		adds	r2, r3, #1
 2798              		.loc 1 1752 29
 2799 012c 7B6A     		ldr	r3, [r7, #36]
 2800 012e DA60     		str	r2, [r3, #12]
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos) 
 2801              		.loc 1 1753 46
 2802 0130 634B     		ldr	r3, .L278+4
 2803 0132 9B6B     		ldr	r3, [r3, #56]
 2804              		.loc 1 1753 31
 2805 0134 1B0E     		lsrs	r3, r3, #24
 2806 0136 03F07F03 		and	r3, r3, #127
 2807              		.loc 1 1753 100
 2808 013a 5A1C     		adds	r2, r3, #1
 2809              		.loc 1 1753 29
 2810 013c 7B6A     		ldr	r3, [r7, #36]
 2811 013e 9A61     		str	r2, [r3, #24]
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos) 
 2812              		.loc 1 1754 46
 2813 0140 5F4B     		ldr	r3, .L278+4
 2814 0142 9B6B     		ldr	r3, [r3, #56]
 2815              		.loc 1 1754 31
 2816 0144 5B0A     		lsrs	r3, r3, #9
 2817 0146 03F07F03 		and	r3, r3, #127
 2818              		.loc 1 1754 100
 2819 014a 5A1C     		adds	r2, r3, #1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 82


 2820              		.loc 1 1754 29
 2821 014c 7B6A     		ldr	r3, [r7, #36]
 2822 014e 1A61     		str	r2, [r3, #16]
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos) 
 2823              		.loc 1 1755 46
 2824 0150 5B4B     		ldr	r3, .L278+4
 2825 0152 9B6B     		ldr	r3, [r3, #56]
 2826              		.loc 1 1755 31
 2827 0154 1B0C     		lsrs	r3, r3, #16
 2828 0156 03F07F03 		and	r3, r3, #127
 2829              		.loc 1 1755 100
 2830 015a 5A1C     		adds	r2, r3, #1
 2831              		.loc 1 1755 29
 2832 015c 7B6A     		ldr	r3, [r7, #36]
 2833 015e 5A61     		str	r2, [r3, #20]
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2834              		.loc 1 1756 48
 2835 0160 574B     		ldr	r3, .L278+4
 2836 0162 DB6A     		ldr	r3, [r3, #44]
 2837              		.loc 1 1756 33
 2838 0164 9B09     		lsrs	r3, r3, #6
 2839 0166 03F00302 		and	r2, r3, #3
 2840              		.loc 1 1756 31
 2841 016a 7B6A     		ldr	r3, [r7, #36]
 2842 016c DA61     		str	r2, [r3, #28]
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2843              		.loc 1 1757 51
 2844 016e 544B     		ldr	r3, .L278+4
 2845 0170 DB6A     		ldr	r3, [r3, #44]
 2846              		.loc 1 1757 36
 2847 0172 5B09     		lsrs	r3, r3, #5
 2848 0174 03F00102 		and	r2, r3, #1
 2849              		.loc 1 1757 34
 2850 0178 7B6A     		ldr	r3, [r7, #36]
 2851 017a 1A62     		str	r2, [r3, #32]
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2852              		.loc 1 1760 47
 2853 017c 504B     		ldr	r3, .L278+4
 2854 017e 5B6D     		ldr	r3, [r3, #84]
 2855 0180 03F03802 		and	r2, r3, #56
 2856              		.loc 1 1760 45
 2857 0184 7B6A     		ldr	r3, [r7, #36]
 2858 0186 DA67     		str	r2, [r3, #124]
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2859              		.loc 1 1762 47
 2860 0188 4D4B     		ldr	r3, .L278+4
 2861 018a 5B6D     		ldr	r3, [r3, #84]
 2862 018c 03F00702 		and	r2, r3, #7
 2863              		.loc 1 1762 45
 2864 0190 7B6A     		ldr	r3, [r7, #36]
 2865 0192 9A67     		str	r2, [r3, #120]
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2866              		.loc 1 1764 47
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 83


 2867 0194 4A4B     		ldr	r3, .L278+4
 2868 0196 9B6D     		ldr	r3, [r3, #88]
 2869 0198 03F00702 		and	r2, r3, #7
 2870              		.loc 1 1764 45
 2871 019c 7B6A     		ldr	r3, [r7, #36]
 2872 019e C3F89420 		str	r2, [r3, #148]
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2873              		.loc 1 1770 47
 2874 01a2 474B     		ldr	r3, .L278+4
 2875 01a4 5B6D     		ldr	r3, [r3, #84]
 2876 01a6 03F44052 		and	r2, r3, #12288
 2877              		.loc 1 1770 45
 2878 01aa 7B6A     		ldr	r3, [r7, #36]
 2879 01ac C3F88420 		str	r2, [r3, #132]
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2880              		.loc 1 1773 47
 2881 01b0 434B     		ldr	r3, .L278+4
 2882 01b2 5B6D     		ldr	r3, [r3, #84]
 2883 01b4 03F0E042 		and	r2, r3, #1879048192
 2884              		.loc 1 1773 45
 2885 01b8 7B6A     		ldr	r3, [r7, #36]
 2886 01ba C3F89020 		str	r2, [r3, #144]
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2887              		.loc 1 1775 47
 2888 01be 404B     		ldr	r3, .L278+4
 2889 01c0 9B6D     		ldr	r3, [r3, #88]
 2890 01c2 03F4E052 		and	r2, r3, #7168
 2891              		.loc 1 1775 45
 2892 01c6 7B6A     		ldr	r3, [r7, #36]
 2893 01c8 C3F89C20 		str	r2, [r3, #156]
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2894              		.loc 1 1777 47
 2895 01cc 3C4B     		ldr	r3, .L278+4
 2896 01ce 9B6D     		ldr	r3, [r3, #88]
 2897 01d0 03F46042 		and	r2, r3, #57344
 2898              		.loc 1 1777 45
 2899 01d4 7B6A     		ldr	r3, [r7, #36]
 2900 01d6 C3F8A020 		str	r2, [r3, #160]
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2901              		.loc 1 1779 47
 2902 01da 394B     		ldr	r3, .L278+4
 2903 01dc 1B6D     		ldr	r3, [r3, #80]
 2904 01de 03F00702 		and	r2, r3, #7
 2905              		.loc 1 1779 45
 2906 01e2 7B6A     		ldr	r3, [r7, #36]
 2907 01e4 9A65     		str	r2, [r3, #88]
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 84


1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
 2908              		.loc 1 1782 47
 2909 01e6 364B     		ldr	r3, .L278+4
 2910 01e8 1B6D     		ldr	r3, [r3, #80]
 2911 01ea 03F4E072 		and	r2, r3, #448
 2912              		.loc 1 1782 45
 2913 01ee 7B6A     		ldr	r3, [r7, #36]
 2914 01f0 DA65     		str	r2, [r3, #92]
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI3*/
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL_0)
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2A clock source ---------------------------------------------*/
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL_0)
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2B clock source ---------------------------------------------*/
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2915              		.loc 1 1794 47
 2916 01f2 334B     		ldr	r3, .L278+4
 2917 01f4 9B6D     		ldr	r3, [r3, #88]
 2918 01f6 03F46002 		and	r2, r3, #14680064
 2919              		.loc 1 1794 45
 2920 01fa 7B6A     		ldr	r3, [r7, #36]
 2921 01fc C3F8A820 		str	r2, [r3, #168]
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2922              		.loc 1 1796 47
 2923 0200 2F4B     		ldr	r3, .L278+4
 2924 0202 9B6D     		ldr	r3, [r3, #88]
 2925 0204 03F0E062 		and	r2, r3, #117440512
 2926              		.loc 1 1796 45
 2927 0208 7B6A     		ldr	r3, [r7, #36]
 2928 020a C3F8AC20 		str	r2, [r3, #172]
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2929              		.loc 1 1799 47
 2930 020e 2C4B     		ldr	r3, .L278+4
 2931 0210 1B6F     		ldr	r3, [r3, #112]
 2932 0212 03F44072 		and	r2, r3, #768
 2933              		.loc 1 1799 45
 2934 0216 7B6A     		ldr	r3, [r7, #36]
 2935 0218 C3F8B420 		str	r2, [r3, #180]
1800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2936              		.loc 1 1801 47
 2937 021c 284B     		ldr	r3, .L278+4
 2938 021e 5B6D     		ldr	r3, [r3, #84]
 2939 0220 03F44012 		and	r2, r3, #3145728
 2940              		.loc 1 1801 45
 2941 0224 7B6A     		ldr	r3, [r7, #36]
 2942 0226 C3F88820 		str	r2, [r3, #136]
1802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 85


1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2943              		.loc 1 1803 47
 2944 022a 254B     		ldr	r3, .L278+4
 2945 022c DB6C     		ldr	r3, [r3, #76]
 2946 022e 03F48032 		and	r2, r3, #65536
 2947              		.loc 1 1803 45
 2948 0232 7B6A     		ldr	r3, [r7, #36]
 2949 0234 1A65     		str	r2, [r3, #80]
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2950              		.loc 1 1805 47
 2951 0236 224B     		ldr	r3, .L278+4
 2952 0238 5B6D     		ldr	r3, [r3, #84]
 2953 023a 03F44072 		and	r2, r3, #768
 2954              		.loc 1 1805 45
 2955 023e 7B6A     		ldr	r3, [r7, #36]
 2956 0240 C3F88020 		str	r2, [r3, #128]
1806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
 2957              		.loc 1 1808 47
 2958 0244 1E4B     		ldr	r3, .L278+4
 2959 0246 1B69     		ldr	r3, [r3, #16]
 2960 0248 03F48042 		and	r2, r3, #16384
 2961              		.loc 1 1808 45
 2962 024c 7B6A     		ldr	r3, [r7, #36]
 2963 024e C3F8B820 		str	r2, [r3, #184]
1809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2964              		.loc 1 1811 47
 2965 0252 1B4B     		ldr	r3, .L278+4
 2966 0254 9B6D     		ldr	r3, [r3, #88]
 2967 0256 03F44032 		and	r2, r3, #196608
 2968              		.loc 1 1811 45
 2969 025a 7B6A     		ldr	r3, [r7, #36]
 2970 025c C3F8A420 		str	r2, [r3, #164]
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 2971              		.loc 1 1813 47
 2972 0260 174B     		ldr	r3, .L278+4
 2973 0262 1B6D     		ldr	r3, [r3, #80]
 2974 0264 03F00042 		and	r2, r3, #-2147483648
 2975              		.loc 1 1813 45
 2976 0268 7B6A     		ldr	r3, [r7, #36]
 2977 026a 5A67     		str	r2, [r3, #116]
1814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2978              		.loc 1 1815 47
 2979 026c 144B     		ldr	r3, .L278+4
 2980 026e 1B6D     		ldr	r3, [r3, #80]
 2981 0270 03F08072 		and	r2, r3, #16777216
 2982              		.loc 1 1815 45
 2983 0274 7B6A     		ldr	r3, [r7, #36]
 2984 0276 DA66     		str	r2, [r3, #108]
1816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM2 clock source ---------------------------------------------*/
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 86


1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
1819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2985              		.loc 1 1821 47
 2986 0278 114B     		ldr	r3, .L278+4
 2987 027a 1B6D     		ldr	r3, [r3, #80]
 2988 027c 03F44012 		and	r2, r3, #3145728
 2989              		.loc 1 1821 45
 2990 0280 7B6A     		ldr	r3, [r7, #36]
 2991 0282 9A66     		str	r2, [r3, #104]
1822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2992              		.loc 1 1823 47
 2993 0284 0E4B     		ldr	r3, .L278+4
 2994 0286 1B6D     		ldr	r3, [r3, #80]
 2995 0288 03F4E042 		and	r2, r3, #28672
 2996              		.loc 1 1823 45
 2997 028c 7B6A     		ldr	r3, [r7, #36]
 2998 028e 1A66     		str	r2, [r3, #96]
1824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2999              		.loc 1 1825 47
 3000 0290 0B4B     		ldr	r3, .L278+4
 3001 0292 1B6D     		ldr	r3, [r3, #80]
 3002 0294 03F4E022 		and	r2, r3, #458752
 3003              		.loc 1 1825 45
 3004 0298 7B6A     		ldr	r3, [r7, #36]
 3005 029a 5A66     		str	r2, [r3, #100]
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 3006              		.loc 1 1827 47
 3007 029c 084B     		ldr	r3, .L278+4
 3008 029e 9B6D     		ldr	r3, [r3, #88]
 3009 02a0 03F0E042 		and	r2, r3, #1879048192
 3010              		.loc 1 1827 45
 3011 02a4 7B6A     		ldr	r3, [r7, #36]
 3012 02a6 C3F8B020 		str	r2, [r3, #176]
1828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 3013              		.loc 1 1829 47
 3014 02aa 054B     		ldr	r3, .L278+4
 3015 02ac 1B6D     		ldr	r3, [r3, #80]
 3016 02ae 03F04052 		and	r2, r3, #805306368
 3017              		.loc 1 1829 45
 3018 02b2 7B6A     		ldr	r3, [r7, #36]
 3019 02b4 1A67     		str	r2, [r3, #112]
1830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 3020              		.loc 1 1831 47
 3021 02b6 024B     		ldr	r3, .L278+4
 3022 02b8 5B6D     		ldr	r3, [r3, #84]
 3023 02ba 03E0     		b	.L279
 3024              	.L280:
 3025              		.align	2
 3026              	.L278:
 3027 02bc F7F1FFC9 		.word	-905973257
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 87


 3028 02c0 00440258 		.word	1476543488
 3029              	.L279:
 3030 02c4 03F44002 		and	r2, r3, #12582912
 3031              		.loc 1 1831 45
 3032 02c8 7B6A     		ldr	r3, [r7, #36]
 3033 02ca C3F88C20 		str	r2, [r3, #140]
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 3034              		.loc 1 1833 47
 3035 02ce 144B     		ldr	r3, .L281
 3036 02d0 DB6C     		ldr	r3, [r3, #76]
 3037 02d2 03F00302 		and	r2, r3, #3
 3038              		.loc 1 1833 45
 3039 02d6 7B6A     		ldr	r3, [r7, #36]
 3040 02d8 9A64     		str	r2, [r3, #72]
1834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
 3041              		.loc 1 1836 47
 3042 02da 114B     		ldr	r3, .L281
 3043 02dc DB6C     		ldr	r3, [r3, #76]
 3044 02de 03F03002 		and	r2, r3, #48
 3045              		.loc 1 1836 45
 3046 02e2 7B6A     		ldr	r3, [r7, #36]
 3047 02e4 DA64     		str	r2, [r3, #76]
1837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the OSPI clock source -----------------------------------------------*/
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
1846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 3048              		.loc 1 1849 47
 3049 02e6 0E4B     		ldr	r3, .L281
 3050 02e8 DB6C     		ldr	r3, [r3, #76]
 3051 02ea 03F04052 		and	r2, r3, #805306368
 3052              		.loc 1 1849 45
 3053 02ee 7B6A     		ldr	r3, [r7, #36]
 3054 02f0 5A65     		str	r2, [r3, #84]
1850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 3055              		.loc 1 1852 11
 3056 02f2 0B4B     		ldr	r3, .L281
 3057 02f4 1B69     		ldr	r3, [r3, #16]
 3058              		.loc 1 1852 18
 3059 02f6 03F40043 		and	r3, r3, #32768
 3060              		.loc 1 1852 6
 3061 02fa 002B     		cmp	r3, #0
 3062 02fc 04D1     		bne	.L275
1853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 88


1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 3063              		.loc 1 1854 37
 3064 02fe 7B6A     		ldr	r3, [r7, #36]
 3065 0300 0022     		movs	r2, #0
 3066 0302 C3F8BC20 		str	r2, [r3, #188]
1855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3067              		.loc 1 1860 1
 3068 0306 04E0     		b	.L277
 3069              	.L275:
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 3070              		.loc 1 1858 37
 3071 0308 7B6A     		ldr	r3, [r7, #36]
 3072 030a 4FF40042 		mov	r2, #32768
 3073 030e C3F8BC20 		str	r2, [r3, #188]
 3074              	.L277:
 3075              		.loc 1 1860 1
 3076 0312 00BF     		nop
 3077 0314 2C37     		adds	r7, r7, #44
 3078              	.LCFI8:
 3079              		.cfi_def_cfa_offset 28
 3080 0316 BD46     		mov	sp, r7
 3081              	.LCFI9:
 3082              		.cfi_def_cfa_register 13
 3083              		@ sp needed
 3084 0318 BDE8B00F 		pop	{r4, r5, r7, r8, r9, r10, fp}
 3085              	.LCFI10:
 3086              		.cfi_restore 11
 3087              		.cfi_restore 10
 3088              		.cfi_restore 9
 3089              		.cfi_restore 8
 3090              		.cfi_restore 7
 3091              		.cfi_restore 5
 3092              		.cfi_restore 4
 3093              		.cfi_def_cfa_offset 0
 3094 031c 7047     		bx	lr
 3095              	.L282:
 3096 031e 00BF     		.align	2
 3097              	.L281:
 3098 0320 00440258 		.word	1476543488
 3099              		.cfi_endproc
 3100              	.LFE145:
 3102              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 3103              		.align	1
 3104              		.global	HAL_RCCEx_GetPeriphCLKFreq
 3105              		.syntax unified
 3106              		.thumb
 3107              		.thumb_func
 3109              	HAL_RCCEx_GetPeriphCLKFreq:
 3110              	.LFB146:
1861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 89


1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3  peripheral clock (*)
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*)
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*)
1871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*)
1872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*)
1873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_ADC   : ADC peripheral clock
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI6  : SPI6 peripheral clock
1877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *  (*) : Available on some STM32H7 lines only.
1880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3111              		.loc 1 1882 1
 3112              		.cfi_startproc
 3113              		@ args = 0, pretend = 0, frame = 64
 3114              		@ frame_needed = 1, uses_anonymous_args = 0
 3115 0000 80B5     		push	{r7, lr}
 3116              	.LCFI11:
 3117              		.cfi_def_cfa_offset 8
 3118              		.cfi_offset 7, -8
 3119              		.cfi_offset 14, -4
 3120 0002 90B0     		sub	sp, sp, #64
 3121              	.LCFI12:
 3122              		.cfi_def_cfa_offset 72
 3123 0004 00AF     		add	r7, sp, #0
 3124              	.LCFI13:
 3125              		.cfi_def_cfa_register 7
 3126 0006 C7E90001 		strd	r0, [r7]
1883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the clock frequency (value in Hz) */
1888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 3127              		.loc 1 1894 6
 3128 000a D7E90023 		ldrd	r2, [r7]
 3129 000e A2F58071 		sub	r1, r2, #256
 3130 0012 0B43     		orrs	r3, r3, r1
 3131 0014 40F09480 		bne	.L284
1895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 3132              		.loc 1 1897 22
 3133 0018 9E4B     		ldr	r3, .L451
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 90


 3134 001a 1B6D     		ldr	r3, [r3, #80]
 3135              		.loc 1 1897 20
 3136 001c 03F00703 		and	r3, r3, #7
 3137 0020 3B63     		str	r3, [r7, #48]
1898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3138              		.loc 1 1899 5
 3139 0022 3B6B     		ldr	r3, [r7, #48]
 3140 0024 042B     		cmp	r3, #4
 3141 0026 00F28780 		bhi	.L285
 3142 002a 01A2     		adr	r2, .L287
 3143 002c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3144              		.p2align 2
 3145              	.L287:
 3146 0030 45000000 		.word	.L291+1
 3147 0034 6D000000 		.word	.L290+1
 3148 0038 95000000 		.word	.L289+1
 3149 003c 31010000 		.word	.L288+1
 3150 0040 BD000000 		.word	.L286+1
 3151              		.p2align 1
 3152              	.L291:
1900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
1902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3153              		.loc 1 1903 13
 3154 0044 934B     		ldr	r3, .L451
 3155 0046 1B68     		ldr	r3, [r3]
 3156 0048 03F00073 		and	r3, r3, #33554432
 3157              		.loc 1 1903 12
 3158 004c B3F1007F 		cmp	r3, #33554432
 3159 0050 08D1     		bne	.L292
1904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3160              		.loc 1 1905 11
 3161 0052 07F12403 		add	r3, r7, #36
 3162 0056 1846     		mov	r0, r3
 3163 0058 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3164              		.loc 1 1906 21
 3165 005c BB6A     		ldr	r3, [r7, #40]
 3166 005e FB63     		str	r3, [r7, #60]
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3167              		.loc 1 1912 9
 3168 0060 00F045BD 		b	.L303
 3169              	.L292:
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3170              		.loc 1 1910 21
 3171 0064 0023     		movs	r3, #0
 3172 0066 FB63     		str	r3, [r7, #60]
 3173              		.loc 1 1912 9
 3174 0068 00F041BD 		b	.L303
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 91


 3175              	.L290:
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
1915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3176              		.loc 1 1916 13
 3177 006c 894B     		ldr	r3, .L451
 3178 006e 1B68     		ldr	r3, [r3]
 3179 0070 03F00063 		and	r3, r3, #134217728
 3180              		.loc 1 1916 12
 3181 0074 B3F1006F 		cmp	r3, #134217728
 3182 0078 08D1     		bne	.L295
1917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3183              		.loc 1 1918 11
 3184 007a 07F11803 		add	r3, r7, #24
 3185 007e 1846     		mov	r0, r3
 3186 0080 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3187              		.loc 1 1919 21
 3188 0084 BB69     		ldr	r3, [r7, #24]
 3189 0086 FB63     		str	r3, [r7, #60]
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3190              		.loc 1 1925 9
 3191 0088 00F031BD 		b	.L303
 3192              	.L295:
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3193              		.loc 1 1923 21
 3194 008c 0023     		movs	r3, #0
 3195 008e FB63     		str	r3, [r7, #60]
 3196              		.loc 1 1925 9
 3197 0090 00F02DBD 		b	.L303
 3198              	.L289:
1926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3199              		.loc 1 1930 13
 3200 0094 7F4B     		ldr	r3, .L451
 3201 0096 1B68     		ldr	r3, [r3]
 3202 0098 03F00053 		and	r3, r3, #536870912
 3203              		.loc 1 1930 12
 3204 009c B3F1005F 		cmp	r3, #536870912
 3205 00a0 08D1     		bne	.L297
1931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3206              		.loc 1 1932 11
 3207 00a2 07F10C03 		add	r3, r7, #12
 3208 00a6 1846     		mov	r0, r3
 3209 00a8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 92


 3210              		.loc 1 1933 21
 3211 00ac FB68     		ldr	r3, [r7, #12]
 3212 00ae FB63     		str	r3, [r7, #60]
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3213              		.loc 1 1939 9
 3214 00b0 00F01DBD 		b	.L303
 3215              	.L297:
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3216              		.loc 1 1937 21
 3217 00b4 0023     		movs	r3, #0
 3218 00b6 FB63     		str	r3, [r7, #60]
 3219              		.loc 1 1939 9
 3220 00b8 00F019BD 		b	.L303
 3221              	.L286:
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
1943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3222              		.loc 1 1945 26
 3223 00bc 754B     		ldr	r3, .L451
 3224 00be DB6C     		ldr	r3, [r3, #76]
 3225              		.loc 1 1945 24
 3226 00c0 03F04053 		and	r3, r3, #805306368
 3227 00c4 7B63     		str	r3, [r7, #52]
1946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3228              		.loc 1 1947 14
 3229 00c6 734B     		ldr	r3, .L451
 3230 00c8 1B68     		ldr	r3, [r3]
 3231 00ca 03F00403 		and	r3, r3, #4
 3232              		.loc 1 1947 12
 3233 00ce 042B     		cmp	r3, #4
 3234 00d0 0CD1     		bne	.L299
 3235              		.loc 1 1947 54 discriminator 1
 3236 00d2 7B6B     		ldr	r3, [r7, #52]
 3237 00d4 002B     		cmp	r3, #0
 3238 00d6 09D1     		bne	.L299
1948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3239              		.loc 1 1950 38
 3240 00d8 6E4B     		ldr	r3, .L451
 3241 00da 1B68     		ldr	r3, [r3]
 3242              		.loc 1 1950 66
 3243 00dc DB08     		lsrs	r3, r3, #3
 3244 00de 03F00303 		and	r3, r3, #3
 3245              		.loc 1 1950 21
 3246 00e2 6D4A     		ldr	r2, .L451+4
 3247 00e4 22FA03F3 		lsr	r3, r2, r3
 3248 00e8 FB63     		str	r3, [r7, #60]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 93


 3249 00ea 1FE0     		b	.L300
 3250              	.L299:
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3251              		.loc 1 1953 19
 3252 00ec 694B     		ldr	r3, .L451
 3253 00ee 1B68     		ldr	r3, [r3]
 3254 00f0 03F48073 		and	r3, r3, #256
 3255              		.loc 1 1953 17
 3256 00f4 B3F5807F 		cmp	r3, #256
 3257 00f8 06D1     		bne	.L301
 3258              		.loc 1 1953 59 discriminator 1
 3259 00fa 7B6B     		ldr	r3, [r7, #52]
 3260 00fc B3F1805F 		cmp	r3, #268435456
 3261 0100 02D1     		bne	.L301
1954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
1956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3262              		.loc 1 1956 21
 3263 0102 664B     		ldr	r3, .L451+8
 3264 0104 FB63     		str	r3, [r7, #60]
 3265 0106 11E0     		b	.L300
 3266              	.L301:
1957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3267              		.loc 1 1959 19
 3268 0108 624B     		ldr	r3, .L451
 3269 010a 1B68     		ldr	r3, [r3]
 3270 010c 03F40033 		and	r3, r3, #131072
 3271              		.loc 1 1959 17
 3272 0110 B3F5003F 		cmp	r3, #131072
 3273 0114 06D1     		bne	.L302
 3274              		.loc 1 1959 59 discriminator 1
 3275 0116 7B6B     		ldr	r3, [r7, #52]
 3276 0118 B3F1005F 		cmp	r3, #536870912
 3277 011c 02D1     		bne	.L302
1960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
1962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3278              		.loc 1 1962 21
 3279 011e 604B     		ldr	r3, .L451+12
 3280 0120 FB63     		str	r3, [r7, #60]
 3281 0122 03E0     		b	.L300
 3282              	.L302:
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
1968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3283              		.loc 1 1968 21
 3284 0124 0023     		movs	r3, #0
 3285 0126 FB63     		str	r3, [r7, #60]
1969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 94


1971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3286              		.loc 1 1971 9
 3287 0128 00F0E1BC 		b	.L303
 3288              	.L300:
 3289 012c 00F0DFBC 		b	.L303
 3290              	.L288:
1972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3291              		.loc 1 1976 19
 3292 0130 5C4B     		ldr	r3, .L451+16
 3293 0132 FB63     		str	r3, [r7, #60]
1977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3294              		.loc 1 1977 9
 3295 0134 00F0DBBC 		b	.L303
 3296              	.L285:
1978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3297              		.loc 1 1981 19
 3298 0138 0023     		movs	r3, #0
 3299 013a FB63     		str	r3, [r7, #60]
1982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3300              		.loc 1 1982 9
 3301 013c 00F0D7BC 		b	.L303
 3302              	.L284:
1983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 3303              		.loc 1 1988 11
 3304 0140 D7E90023 		ldrd	r2, [r7]
 3305 0144 A2F50071 		sub	r1, r2, #512
 3306 0148 0B43     		orrs	r3, r3, r1
 3307 014a 40F0AD80 		bne	.L304
1989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 3308              		.loc 1 1991 22
 3309 014e 514B     		ldr	r3, .L451
 3310 0150 1B6D     		ldr	r3, [r3, #80]
 3311              		.loc 1 1991 20
 3312 0152 03F4E073 		and	r3, r3, #448
 3313 0156 3B63     		str	r3, [r7, #48]
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3314              		.loc 1 1993 5
 3315 0158 3B6B     		ldr	r3, [r7, #48]
 3316 015a B3F5807F 		cmp	r3, #256
 3317 015e 56D0     		beq	.L305
 3318 0160 3B6B     		ldr	r3, [r7, #48]
 3319 0162 B3F5807F 		cmp	r3, #256
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 95


 3320 0166 00F29080 		bhi	.L306
 3321 016a 3B6B     		ldr	r3, [r7, #48]
 3322 016c C02B     		cmp	r3, #192
 3323 016e 00F08880 		beq	.L307
 3324 0172 3B6B     		ldr	r3, [r7, #48]
 3325 0174 C02B     		cmp	r3, #192
 3326 0176 00F28880 		bhi	.L306
 3327 017a 3B6B     		ldr	r3, [r7, #48]
 3328 017c 802B     		cmp	r3, #128
 3329 017e 32D0     		beq	.L308
 3330 0180 3B6B     		ldr	r3, [r7, #48]
 3331 0182 802B     		cmp	r3, #128
 3332 0184 00F28180 		bhi	.L306
 3333 0188 3B6B     		ldr	r3, [r7, #48]
 3334 018a 002B     		cmp	r3, #0
 3335 018c 03D0     		beq	.L309
 3336 018e 3B6B     		ldr	r3, [r7, #48]
 3337 0190 402B     		cmp	r3, #64
 3338 0192 14D0     		beq	.L310
 3339 0194 79E0     		b	.L306
 3340              	.L309:
1994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
1996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3341              		.loc 1 1997 13
 3342 0196 3F4B     		ldr	r3, .L451
 3343 0198 1B68     		ldr	r3, [r3]
 3344 019a 03F00073 		and	r3, r3, #33554432
 3345              		.loc 1 1997 12
 3346 019e B3F1007F 		cmp	r3, #33554432
 3347 01a2 08D1     		bne	.L311
1998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3348              		.loc 1 1999 11
 3349 01a4 07F12403 		add	r3, r7, #36
 3350 01a8 1846     		mov	r0, r3
 3351 01aa FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3352              		.loc 1 2000 21
 3353 01ae BB6A     		ldr	r3, [r7, #40]
 3354 01b0 FB63     		str	r3, [r7, #60]
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3355              		.loc 1 2006 9
 3356 01b2 00F09CBC 		b	.L303
 3357              	.L311:
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3358              		.loc 1 2004 21
 3359 01b6 0023     		movs	r3, #0
 3360 01b8 FB63     		str	r3, [r7, #60]
 3361              		.loc 1 2006 9
 3362 01ba 00F098BC 		b	.L303
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 96


 3363              	.L310:
2007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
2009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3364              		.loc 1 2010 13
 3365 01be 354B     		ldr	r3, .L451
 3366 01c0 1B68     		ldr	r3, [r3]
 3367 01c2 03F00063 		and	r3, r3, #134217728
 3368              		.loc 1 2010 12
 3369 01c6 B3F1006F 		cmp	r3, #134217728
 3370 01ca 08D1     		bne	.L314
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3371              		.loc 1 2012 11
 3372 01cc 07F11803 		add	r3, r7, #24
 3373 01d0 1846     		mov	r0, r3
 3374 01d2 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3375              		.loc 1 2013 21
 3376 01d6 BB69     		ldr	r3, [r7, #24]
 3377 01d8 FB63     		str	r3, [r7, #60]
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3378              		.loc 1 2019 9
 3379 01da 00F088BC 		b	.L303
 3380              	.L314:
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3381              		.loc 1 2017 21
 3382 01de 0023     		movs	r3, #0
 3383 01e0 FB63     		str	r3, [r7, #60]
 3384              		.loc 1 2019 9
 3385 01e2 00F084BC 		b	.L303
 3386              	.L308:
2020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3387              		.loc 1 2024 13
 3388 01e6 2B4B     		ldr	r3, .L451
 3389 01e8 1B68     		ldr	r3, [r3]
 3390 01ea 03F00053 		and	r3, r3, #536870912
 3391              		.loc 1 2024 12
 3392 01ee B3F1005F 		cmp	r3, #536870912
 3393 01f2 08D1     		bne	.L316
2025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3394              		.loc 1 2026 11
 3395 01f4 07F10C03 		add	r3, r7, #12
 3396 01f8 1846     		mov	r0, r3
 3397 01fa FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 97


 3398              		.loc 1 2027 21
 3399 01fe FB68     		ldr	r3, [r7, #12]
 3400 0200 FB63     		str	r3, [r7, #60]
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3401              		.loc 1 2033 9
 3402 0202 00F074BC 		b	.L303
 3403              	.L316:
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3404              		.loc 1 2031 21
 3405 0206 0023     		movs	r3, #0
 3406 0208 FB63     		str	r3, [r7, #60]
 3407              		.loc 1 2033 9
 3408 020a 00F070BC 		b	.L303
 3409              	.L305:
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
2037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3410              		.loc 1 2039 26
 3411 020e 214B     		ldr	r3, .L451
 3412 0210 DB6C     		ldr	r3, [r3, #76]
 3413              		.loc 1 2039 24
 3414 0212 03F04053 		and	r3, r3, #805306368
 3415 0216 7B63     		str	r3, [r7, #52]
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3416              		.loc 1 2041 14
 3417 0218 1E4B     		ldr	r3, .L451
 3418 021a 1B68     		ldr	r3, [r3]
 3419 021c 03F00403 		and	r3, r3, #4
 3420              		.loc 1 2041 12
 3421 0220 042B     		cmp	r3, #4
 3422 0222 0CD1     		bne	.L318
 3423              		.loc 1 2041 54 discriminator 1
 3424 0224 7B6B     		ldr	r3, [r7, #52]
 3425 0226 002B     		cmp	r3, #0
 3426 0228 09D1     		bne	.L318
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3427              		.loc 1 2044 38
 3428 022a 1A4B     		ldr	r3, .L451
 3429 022c 1B68     		ldr	r3, [r3]
 3430              		.loc 1 2044 66
 3431 022e DB08     		lsrs	r3, r3, #3
 3432 0230 03F00303 		and	r3, r3, #3
 3433              		.loc 1 2044 21
 3434 0234 184A     		ldr	r2, .L451+4
 3435 0236 22FA03F3 		lsr	r3, r2, r3
 3436 023a FB63     		str	r3, [r7, #60]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 98


 3437 023c 1FE0     		b	.L319
 3438              	.L318:
2045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3439              		.loc 1 2047 19
 3440 023e 154B     		ldr	r3, .L451
 3441 0240 1B68     		ldr	r3, [r3]
 3442 0242 03F48073 		and	r3, r3, #256
 3443              		.loc 1 2047 17
 3444 0246 B3F5807F 		cmp	r3, #256
 3445 024a 06D1     		bne	.L320
 3446              		.loc 1 2047 59 discriminator 1
 3447 024c 7B6B     		ldr	r3, [r7, #52]
 3448 024e B3F1805F 		cmp	r3, #268435456
 3449 0252 02D1     		bne	.L320
2048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3450              		.loc 1 2050 21
 3451 0254 114B     		ldr	r3, .L451+8
 3452 0256 FB63     		str	r3, [r7, #60]
 3453 0258 11E0     		b	.L319
 3454              	.L320:
2051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3455              		.loc 1 2053 19
 3456 025a 0E4B     		ldr	r3, .L451
 3457 025c 1B68     		ldr	r3, [r3]
 3458 025e 03F40033 		and	r3, r3, #131072
 3459              		.loc 1 2053 17
 3460 0262 B3F5003F 		cmp	r3, #131072
 3461 0266 06D1     		bne	.L321
 3462              		.loc 1 2053 59 discriminator 1
 3463 0268 7B6B     		ldr	r3, [r7, #52]
 3464 026a B3F1005F 		cmp	r3, #536870912
 3465 026e 02D1     		bne	.L321
2054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3466              		.loc 1 2056 21
 3467 0270 0B4B     		ldr	r3, .L451+12
 3468 0272 FB63     		str	r3, [r7, #60]
 3469 0274 03E0     		b	.L319
 3470              	.L321:
2057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3471              		.loc 1 2062 21
 3472 0276 0023     		movs	r3, #0
 3473 0278 FB63     		str	r3, [r7, #60]
2063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 99


2065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3474              		.loc 1 2065 9
 3475 027a 00F038BC 		b	.L303
 3476              	.L319:
 3477 027e 00F036BC 		b	.L303
 3478              	.L307:
2066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3479              		.loc 1 2070 19
 3480 0282 084B     		ldr	r3, .L451+16
 3481 0284 FB63     		str	r3, [r7, #60]
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3482              		.loc 1 2071 9
 3483 0286 00F032BC 		b	.L303
 3484              	.L306:
2072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3485              		.loc 1 2075 19
 3486 028a 0023     		movs	r3, #0
 3487 028c FB63     		str	r3, [r7, #60]
2076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3488              		.loc 1 2076 9
 3489 028e 00F02EBC 		b	.L303
 3490              	.L452:
 3491 0292 00BF     		.align	2
 3492              	.L451:
 3493 0294 00440258 		.word	1476543488
 3494 0298 0090D003 		.word	64000000
 3495 029c 00093D00 		.word	4000000
 3496 02a0 40787D01 		.word	25000000
 3497 02a4 0080BB00 		.word	12288000
 3498              	.L304:
2077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2ASEL)
2083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
2085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
2087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
2089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
2091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 100


2097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
2104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
2118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
2132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
2143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
2146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
2149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 101


2154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
2172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
2180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
2181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
2184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
2186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
2188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
2201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 102


2211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
2215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
2229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
2237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
2240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
2243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
2246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
2249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
2260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 103


2268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
2275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 3499              		.loc 1 2275 11
 3500 02a8 D7E90023 		ldrd	r2, [r7]
 3501 02ac A2F58061 		sub	r1, r2, #1024
 3502 02b0 0B43     		orrs	r3, r3, r1
 3503 02b2 40F09C80 		bne	.L322
2276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 3504              		.loc 1 2278 22
 3505 02b6 9E4B     		ldr	r3, .L453
 3506 02b8 9B6D     		ldr	r3, [r3, #88]
 3507              		.loc 1 2278 20
 3508 02ba 03F46003 		and	r3, r3, #14680064
 3509 02be 3B63     		str	r3, [r7, #48]
2279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3510              		.loc 1 2280 5
 3511 02c0 3B6B     		ldr	r3, [r7, #48]
 3512 02c2 B3F5000F 		cmp	r3, #8388608
 3513 02c6 54D0     		beq	.L323
 3514 02c8 3B6B     		ldr	r3, [r7, #48]
 3515 02ca B3F5000F 		cmp	r3, #8388608
 3516 02ce 00F28B80 		bhi	.L324
 3517 02d2 3B6B     		ldr	r3, [r7, #48]
 3518 02d4 B3F5C00F 		cmp	r3, #6291456
 3519 02d8 00F08380 		beq	.L325
 3520 02dc 3B6B     		ldr	r3, [r7, #48]
 3521 02de B3F5C00F 		cmp	r3, #6291456
 3522 02e2 00F28180 		bhi	.L324
 3523 02e6 3B6B     		ldr	r3, [r7, #48]
 3524 02e8 B3F5800F 		cmp	r3, #4194304
 3525 02ec 2FD0     		beq	.L326
 3526 02ee 3B6B     		ldr	r3, [r7, #48]
 3527 02f0 B3F5800F 		cmp	r3, #4194304
 3528 02f4 78D8     		bhi	.L324
 3529 02f6 3B6B     		ldr	r3, [r7, #48]
 3530 02f8 002B     		cmp	r3, #0
 3531 02fa 04D0     		beq	.L327
 3532 02fc 3B6B     		ldr	r3, [r7, #48]
 3533 02fe B3F5001F 		cmp	r3, #2097152
 3534 0302 12D0     		beq	.L328
 3535 0304 70E0     		b	.L324
 3536              	.L327:
2281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
2283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3537              		.loc 1 2284 13
 3538 0306 8A4B     		ldr	r3, .L453
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 104


 3539 0308 1B68     		ldr	r3, [r3]
 3540 030a 03F00073 		and	r3, r3, #33554432
 3541              		.loc 1 2284 12
 3542 030e B3F1007F 		cmp	r3, #33554432
 3543 0312 07D1     		bne	.L329
2285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3544              		.loc 1 2286 11
 3545 0314 07F12403 		add	r3, r7, #36
 3546 0318 1846     		mov	r0, r3
 3547 031a FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3548              		.loc 1 2287 21
 3549 031e BB6A     		ldr	r3, [r7, #40]
 3550 0320 FB63     		str	r3, [r7, #60]
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3551              		.loc 1 2293 9
 3552 0322 E4E3     		b	.L303
 3553              	.L329:
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3554              		.loc 1 2291 21
 3555 0324 0023     		movs	r3, #0
 3556 0326 FB63     		str	r3, [r7, #60]
 3557              		.loc 1 2293 9
 3558 0328 E1E3     		b	.L303
 3559              	.L328:
2294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
2296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3560              		.loc 1 2297 13
 3561 032a 814B     		ldr	r3, .L453
 3562 032c 1B68     		ldr	r3, [r3]
 3563 032e 03F00063 		and	r3, r3, #134217728
 3564              		.loc 1 2297 12
 3565 0332 B3F1006F 		cmp	r3, #134217728
 3566 0336 07D1     		bne	.L332
2298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3567              		.loc 1 2299 11
 3568 0338 07F11803 		add	r3, r7, #24
 3569 033c 1846     		mov	r0, r3
 3570 033e FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3571              		.loc 1 2300 21
 3572 0342 BB69     		ldr	r3, [r7, #24]
 3573 0344 FB63     		str	r3, [r7, #60]
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 105


2306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3574              		.loc 1 2306 9
 3575 0346 D2E3     		b	.L303
 3576              	.L332:
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3577              		.loc 1 2304 21
 3578 0348 0023     		movs	r3, #0
 3579 034a FB63     		str	r3, [r7, #60]
 3580              		.loc 1 2306 9
 3581 034c CFE3     		b	.L303
 3582              	.L326:
2307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
2310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3583              		.loc 1 2311 13
 3584 034e 784B     		ldr	r3, .L453
 3585 0350 1B68     		ldr	r3, [r3]
 3586 0352 03F00053 		and	r3, r3, #536870912
 3587              		.loc 1 2311 12
 3588 0356 B3F1005F 		cmp	r3, #536870912
 3589 035a 07D1     		bne	.L334
2312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3590              		.loc 1 2313 11
 3591 035c 07F10C03 		add	r3, r7, #12
 3592 0360 1846     		mov	r0, r3
 3593 0362 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3594              		.loc 1 2314 21
 3595 0366 FB68     		ldr	r3, [r7, #12]
 3596 0368 FB63     		str	r3, [r7, #60]
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3597              		.loc 1 2320 9
 3598 036a C0E3     		b	.L303
 3599              	.L334:
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3600              		.loc 1 2318 21
 3601 036c 0023     		movs	r3, #0
 3602 036e FB63     		str	r3, [r7, #60]
 3603              		.loc 1 2320 9
 3604 0370 BDE3     		b	.L303
 3605              	.L323:
2321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
2324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3606              		.loc 1 2326 26
 3607 0372 6F4B     		ldr	r3, .L453
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 106


 3608 0374 DB6C     		ldr	r3, [r3, #76]
 3609              		.loc 1 2326 24
 3610 0376 03F04053 		and	r3, r3, #805306368
 3611 037a 7B63     		str	r3, [r7, #52]
2327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3612              		.loc 1 2328 14
 3613 037c 6C4B     		ldr	r3, .L453
 3614 037e 1B68     		ldr	r3, [r3]
 3615 0380 03F00403 		and	r3, r3, #4
 3616              		.loc 1 2328 12
 3617 0384 042B     		cmp	r3, #4
 3618 0386 0CD1     		bne	.L336
 3619              		.loc 1 2328 54 discriminator 1
 3620 0388 7B6B     		ldr	r3, [r7, #52]
 3621 038a 002B     		cmp	r3, #0
 3622 038c 09D1     		bne	.L336
2329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3623              		.loc 1 2331 38
 3624 038e 684B     		ldr	r3, .L453
 3625 0390 1B68     		ldr	r3, [r3]
 3626              		.loc 1 2331 66
 3627 0392 DB08     		lsrs	r3, r3, #3
 3628 0394 03F00303 		and	r3, r3, #3
 3629              		.loc 1 2331 21
 3630 0398 664A     		ldr	r2, .L453+4
 3631 039a 22FA03F3 		lsr	r3, r2, r3
 3632 039e FB63     		str	r3, [r7, #60]
 3633 03a0 1EE0     		b	.L337
 3634              	.L336:
2332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3635              		.loc 1 2334 19
 3636 03a2 634B     		ldr	r3, .L453
 3637 03a4 1B68     		ldr	r3, [r3]
 3638 03a6 03F48073 		and	r3, r3, #256
 3639              		.loc 1 2334 17
 3640 03aa B3F5807F 		cmp	r3, #256
 3641 03ae 06D1     		bne	.L338
 3642              		.loc 1 2334 59 discriminator 1
 3643 03b0 7B6B     		ldr	r3, [r7, #52]
 3644 03b2 B3F1805F 		cmp	r3, #268435456
 3645 03b6 02D1     		bne	.L338
2335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3646              		.loc 1 2337 21
 3647 03b8 5F4B     		ldr	r3, .L453+8
 3648 03ba FB63     		str	r3, [r7, #60]
 3649 03bc 10E0     		b	.L337
 3650              	.L338:
2338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 107


 3651              		.loc 1 2340 19
 3652 03be 5C4B     		ldr	r3, .L453
 3653 03c0 1B68     		ldr	r3, [r3]
 3654 03c2 03F40033 		and	r3, r3, #131072
 3655              		.loc 1 2340 17
 3656 03c6 B3F5003F 		cmp	r3, #131072
 3657 03ca 06D1     		bne	.L339
 3658              		.loc 1 2340 59 discriminator 1
 3659 03cc 7B6B     		ldr	r3, [r7, #52]
 3660 03ce B3F1005F 		cmp	r3, #536870912
 3661 03d2 02D1     		bne	.L339
2341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3662              		.loc 1 2343 21
 3663 03d4 594B     		ldr	r3, .L453+12
 3664 03d6 FB63     		str	r3, [r7, #60]
 3665 03d8 02E0     		b	.L337
 3666              	.L339:
2344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3667              		.loc 1 2349 21
 3668 03da 0023     		movs	r3, #0
 3669 03dc FB63     		str	r3, [r7, #60]
2350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3670              		.loc 1 2352 9
 3671 03de 86E3     		b	.L303
 3672              	.L337:
 3673 03e0 85E3     		b	.L303
 3674              	.L325:
2353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
2356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3675              		.loc 1 2357 19
 3676 03e2 574B     		ldr	r3, .L453+16
 3677 03e4 FB63     		str	r3, [r7, #60]
2358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3678              		.loc 1 2358 9
 3679 03e6 82E3     		b	.L303
 3680              	.L324:
2359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3681              		.loc 1 2363 19
 3682 03e8 0023     		movs	r3, #0
 3683 03ea FB63     		str	r3, [r7, #60]
2364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 108


 3684              		.loc 1 2364 9
 3685 03ec 7FE3     		b	.L303
 3686              	.L322:
2365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 3687              		.loc 1 2369 11
 3688 03ee D7E90023 		ldrd	r2, [r7]
 3689 03f2 A2F50061 		sub	r1, r2, #2048
 3690 03f6 0B43     		orrs	r3, r3, r1
 3691 03f8 40F0A780 		bne	.L340
2370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 3692              		.loc 1 2372 22
 3693 03fc 4C4B     		ldr	r3, .L453
 3694 03fe 9B6D     		ldr	r3, [r3, #88]
 3695              		.loc 1 2372 20
 3696 0400 03F0E063 		and	r3, r3, #117440512
 3697 0404 3B63     		str	r3, [r7, #48]
2373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3698              		.loc 1 2374 5
 3699 0406 3B6B     		ldr	r3, [r7, #48]
 3700 0408 B3F1806F 		cmp	r3, #67108864
 3701 040c 55D0     		beq	.L341
 3702 040e 3B6B     		ldr	r3, [r7, #48]
 3703 0410 B3F1806F 		cmp	r3, #67108864
 3704 0414 00F29680 		bhi	.L342
 3705 0418 3B6B     		ldr	r3, [r7, #48]
 3706 041a B3F1407F 		cmp	r3, #50331648
 3707 041e 00F08480 		beq	.L343
 3708 0422 3B6B     		ldr	r3, [r7, #48]
 3709 0424 B3F1407F 		cmp	r3, #50331648
 3710 0428 00F28C80 		bhi	.L342
 3711 042c 3B6B     		ldr	r3, [r7, #48]
 3712 042e B3F1007F 		cmp	r3, #33554432
 3713 0432 30D0     		beq	.L344
 3714 0434 3B6B     		ldr	r3, [r7, #48]
 3715 0436 B3F1007F 		cmp	r3, #33554432
 3716 043a 00F28380 		bhi	.L342
 3717 043e 3B6B     		ldr	r3, [r7, #48]
 3718 0440 002B     		cmp	r3, #0
 3719 0442 04D0     		beq	.L345
 3720 0444 3B6B     		ldr	r3, [r7, #48]
 3721 0446 B3F1807F 		cmp	r3, #16777216
 3722 044a 12D0     		beq	.L346
 3723 044c 7AE0     		b	.L342
 3724              	.L345:
2375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3725              		.loc 1 2378 13
 3726 044e 384B     		ldr	r3, .L453
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 109


 3727 0450 1B68     		ldr	r3, [r3]
 3728 0452 03F00073 		and	r3, r3, #33554432
 3729              		.loc 1 2378 12
 3730 0456 B3F1007F 		cmp	r3, #33554432
 3731 045a 07D1     		bne	.L347
2379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3732              		.loc 1 2380 11
 3733 045c 07F12403 		add	r3, r7, #36
 3734 0460 1846     		mov	r0, r3
 3735 0462 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3736              		.loc 1 2381 21
 3737 0466 BB6A     		ldr	r3, [r7, #40]
 3738 0468 FB63     		str	r3, [r7, #60]
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3739              		.loc 1 2387 9
 3740 046a 40E3     		b	.L303
 3741              	.L347:
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3742              		.loc 1 2385 21
 3743 046c 0023     		movs	r3, #0
 3744 046e FB63     		str	r3, [r7, #60]
 3745              		.loc 1 2387 9
 3746 0470 3DE3     		b	.L303
 3747              	.L346:
2388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
2390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3748              		.loc 1 2391 13
 3749 0472 2F4B     		ldr	r3, .L453
 3750 0474 1B68     		ldr	r3, [r3]
 3751 0476 03F00063 		and	r3, r3, #134217728
 3752              		.loc 1 2391 12
 3753 047a B3F1006F 		cmp	r3, #134217728
 3754 047e 07D1     		bne	.L350
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3755              		.loc 1 2393 11
 3756 0480 07F11803 		add	r3, r7, #24
 3757 0484 1846     		mov	r0, r3
 3758 0486 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3759              		.loc 1 2394 21
 3760 048a BB69     		ldr	r3, [r7, #24]
 3761 048c FB63     		str	r3, [r7, #60]
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 110


2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3762              		.loc 1 2400 9
 3763 048e 2EE3     		b	.L303
 3764              	.L350:
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3765              		.loc 1 2398 21
 3766 0490 0023     		movs	r3, #0
 3767 0492 FB63     		str	r3, [r7, #60]
 3768              		.loc 1 2400 9
 3769 0494 2BE3     		b	.L303
 3770              	.L344:
2401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3771              		.loc 1 2405 13
 3772 0496 264B     		ldr	r3, .L453
 3773 0498 1B68     		ldr	r3, [r3]
 3774 049a 03F00053 		and	r3, r3, #536870912
 3775              		.loc 1 2405 12
 3776 049e B3F1005F 		cmp	r3, #536870912
 3777 04a2 07D1     		bne	.L352
2406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3778              		.loc 1 2407 11
 3779 04a4 07F10C03 		add	r3, r7, #12
 3780 04a8 1846     		mov	r0, r3
 3781 04aa FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3782              		.loc 1 2408 21
 3783 04ae FB68     		ldr	r3, [r7, #12]
 3784 04b0 FB63     		str	r3, [r7, #60]
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3785              		.loc 1 2414 9
 3786 04b2 1CE3     		b	.L303
 3787              	.L352:
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3788              		.loc 1 2412 21
 3789 04b4 0023     		movs	r3, #0
 3790 04b6 FB63     		str	r3, [r7, #60]
 3791              		.loc 1 2414 9
 3792 04b8 19E3     		b	.L303
 3793              	.L341:
2415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
2418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3794              		.loc 1 2420 26
 3795 04ba 1D4B     		ldr	r3, .L453
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 111


 3796 04bc DB6C     		ldr	r3, [r3, #76]
 3797              		.loc 1 2420 24
 3798 04be 03F04053 		and	r3, r3, #805306368
 3799 04c2 7B63     		str	r3, [r7, #52]
2421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3800              		.loc 1 2422 14
 3801 04c4 1A4B     		ldr	r3, .L453
 3802 04c6 1B68     		ldr	r3, [r3]
 3803 04c8 03F00403 		and	r3, r3, #4
 3804              		.loc 1 2422 12
 3805 04cc 042B     		cmp	r3, #4
 3806 04ce 0CD1     		bne	.L354
 3807              		.loc 1 2422 54 discriminator 1
 3808 04d0 7B6B     		ldr	r3, [r7, #52]
 3809 04d2 002B     		cmp	r3, #0
 3810 04d4 09D1     		bne	.L354
2423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3811              		.loc 1 2425 38
 3812 04d6 164B     		ldr	r3, .L453
 3813 04d8 1B68     		ldr	r3, [r3]
 3814              		.loc 1 2425 66
 3815 04da DB08     		lsrs	r3, r3, #3
 3816 04dc 03F00303 		and	r3, r3, #3
 3817              		.loc 1 2425 21
 3818 04e0 144A     		ldr	r2, .L453+4
 3819 04e2 22FA03F3 		lsr	r3, r2, r3
 3820 04e6 FB63     		str	r3, [r7, #60]
 3821 04e8 1EE0     		b	.L355
 3822              	.L354:
2426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3823              		.loc 1 2428 19
 3824 04ea 114B     		ldr	r3, .L453
 3825 04ec 1B68     		ldr	r3, [r3]
 3826 04ee 03F48073 		and	r3, r3, #256
 3827              		.loc 1 2428 17
 3828 04f2 B3F5807F 		cmp	r3, #256
 3829 04f6 06D1     		bne	.L356
 3830              		.loc 1 2428 59 discriminator 1
 3831 04f8 7B6B     		ldr	r3, [r7, #52]
 3832 04fa B3F1805F 		cmp	r3, #268435456
 3833 04fe 02D1     		bne	.L356
2429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3834              		.loc 1 2431 21
 3835 0500 0D4B     		ldr	r3, .L453+8
 3836 0502 FB63     		str	r3, [r7, #60]
 3837 0504 10E0     		b	.L355
 3838              	.L356:
2432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 112


 3839              		.loc 1 2434 19
 3840 0506 0A4B     		ldr	r3, .L453
 3841 0508 1B68     		ldr	r3, [r3]
 3842 050a 03F40033 		and	r3, r3, #131072
 3843              		.loc 1 2434 17
 3844 050e B3F5003F 		cmp	r3, #131072
 3845 0512 06D1     		bne	.L357
 3846              		.loc 1 2434 59 discriminator 1
 3847 0514 7B6B     		ldr	r3, [r7, #52]
 3848 0516 B3F1005F 		cmp	r3, #536870912
 3849 051a 02D1     		bne	.L357
2435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3850              		.loc 1 2437 21
 3851 051c 074B     		ldr	r3, .L453+12
 3852 051e FB63     		str	r3, [r7, #60]
 3853 0520 02E0     		b	.L355
 3854              	.L357:
2438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3855              		.loc 1 2443 21
 3856 0522 0023     		movs	r3, #0
 3857 0524 FB63     		str	r3, [r7, #60]
2444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3858              		.loc 1 2446 9
 3859 0526 E2E2     		b	.L303
 3860              	.L355:
 3861 0528 E1E2     		b	.L303
 3862              	.L343:
2447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
2450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3863              		.loc 1 2451 19
 3864 052a 054B     		ldr	r3, .L453+16
 3865 052c FB63     		str	r3, [r7, #60]
2452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3866              		.loc 1 2452 9
 3867 052e DEE2     		b	.L303
 3868              	.L454:
 3869              		.align	2
 3870              	.L453:
 3871 0530 00440258 		.word	1476543488
 3872 0534 0090D003 		.word	64000000
 3873 0538 00093D00 		.word	4000000
 3874 053c 40787D01 		.word	25000000
 3875 0540 0080BB00 		.word	12288000
 3876              	.L342:
2453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 113


2454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3877              		.loc 1 2457 19
 3878 0544 0023     		movs	r3, #0
 3879 0546 FB63     		str	r3, [r7, #60]
2458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3880              		.loc 1 2458 9
 3881 0548 D1E2     		b	.L303
 3882              	.L340:
2459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*SAI4*/
2463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3883              		.loc 1 2463 11
 3884 054a D7E90023 		ldrd	r2, [r7]
 3885 054e A2F58051 		sub	r1, r2, #4096
 3886 0552 0B43     		orrs	r3, r3, r1
 3887 0554 40F09C80 		bne	.L358
2464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI1/2/3 clock source */
2466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 3888              		.loc 1 2466 14
 3889 0558 934B     		ldr	r3, .L455
 3890 055a 1B6D     		ldr	r3, [r3, #80]
 3891              		.loc 1 2466 12
 3892 055c 03F4E043 		and	r3, r3, #28672
 3893 0560 BB63     		str	r3, [r7, #56]
2467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 3894              		.loc 1 2468 5
 3895 0562 BB6B     		ldr	r3, [r7, #56]
 3896 0564 B3F5804F 		cmp	r3, #16384
 3897 0568 54D0     		beq	.L359
 3898 056a BB6B     		ldr	r3, [r7, #56]
 3899 056c B3F5804F 		cmp	r3, #16384
 3900 0570 00F28B80 		bhi	.L360
 3901 0574 BB6B     		ldr	r3, [r7, #56]
 3902 0576 B3F5405F 		cmp	r3, #12288
 3903 057a 00F08380 		beq	.L361
 3904 057e BB6B     		ldr	r3, [r7, #56]
 3905 0580 B3F5405F 		cmp	r3, #12288
 3906 0584 00F28180 		bhi	.L360
 3907 0588 BB6B     		ldr	r3, [r7, #56]
 3908 058a B3F5005F 		cmp	r3, #8192
 3909 058e 2FD0     		beq	.L362
 3910 0590 BB6B     		ldr	r3, [r7, #56]
 3911 0592 B3F5005F 		cmp	r3, #8192
 3912 0596 78D8     		bhi	.L360
 3913 0598 BB6B     		ldr	r3, [r7, #56]
 3914 059a 002B     		cmp	r3, #0
 3915 059c 04D0     		beq	.L363
 3916 059e BB6B     		ldr	r3, [r7, #56]
 3917 05a0 B3F5805F 		cmp	r3, #4096
 3918 05a4 12D0     		beq	.L364
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 114


 3919 05a6 70E0     		b	.L360
 3920              	.L363:
2469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3921              		.loc 1 2472 13
 3922 05a8 7F4B     		ldr	r3, .L455
 3923 05aa 1B68     		ldr	r3, [r3]
 3924 05ac 03F00073 		and	r3, r3, #33554432
 3925              		.loc 1 2472 12
 3926 05b0 B3F1007F 		cmp	r3, #33554432
 3927 05b4 07D1     		bne	.L365
2473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3928              		.loc 1 2474 11
 3929 05b6 07F12403 		add	r3, r7, #36
 3930 05ba 1846     		mov	r0, r3
 3931 05bc FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3932              		.loc 1 2475 21
 3933 05c0 BB6A     		ldr	r3, [r7, #40]
 3934 05c2 FB63     		str	r3, [r7, #60]
2476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3935              		.loc 1 2481 9
 3936 05c4 93E2     		b	.L303
 3937              	.L365:
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3938              		.loc 1 2479 21
 3939 05c6 0023     		movs	r3, #0
 3940 05c8 FB63     		str	r3, [r7, #60]
 3941              		.loc 1 2481 9
 3942 05ca 90E2     		b	.L303
 3943              	.L364:
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3944              		.loc 1 2485 13
 3945 05cc 764B     		ldr	r3, .L455
 3946 05ce 1B68     		ldr	r3, [r3]
 3947 05d0 03F00063 		and	r3, r3, #134217728
 3948              		.loc 1 2485 12
 3949 05d4 B3F1006F 		cmp	r3, #134217728
 3950 05d8 07D1     		bne	.L368
2486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3951              		.loc 1 2487 11
 3952 05da 07F11803 		add	r3, r7, #24
 3953 05de 1846     		mov	r0, r3
 3954 05e0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 115


 3955              		.loc 1 2488 21
 3956 05e4 BB69     		ldr	r3, [r7, #24]
 3957 05e6 FB63     		str	r3, [r7, #60]
2489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3958              		.loc 1 2494 9
 3959 05e8 81E2     		b	.L303
 3960              	.L368:
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3961              		.loc 1 2492 21
 3962 05ea 0023     		movs	r3, #0
 3963 05ec FB63     		str	r3, [r7, #60]
 3964              		.loc 1 2494 9
 3965 05ee 7EE2     		b	.L303
 3966              	.L362:
2495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3967              		.loc 1 2499 13
 3968 05f0 6D4B     		ldr	r3, .L455
 3969 05f2 1B68     		ldr	r3, [r3]
 3970 05f4 03F00053 		and	r3, r3, #536870912
 3971              		.loc 1 2499 12
 3972 05f8 B3F1005F 		cmp	r3, #536870912
 3973 05fc 07D1     		bne	.L370
2500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3974              		.loc 1 2501 11
 3975 05fe 07F10C03 		add	r3, r7, #12
 3976 0602 1846     		mov	r0, r3
 3977 0604 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3978              		.loc 1 2502 21
 3979 0608 FB68     		ldr	r3, [r7, #12]
 3980 060a FB63     		str	r3, [r7, #60]
2503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3981              		.loc 1 2508 9
 3982 060c 6FE2     		b	.L303
 3983              	.L370:
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3984              		.loc 1 2506 21
 3985 060e 0023     		movs	r3, #0
 3986 0610 FB63     		str	r3, [r7, #60]
 3987              		.loc 1 2508 9
 3988 0612 6CE2     		b	.L303
 3989              	.L359:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 116


2509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
2512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3990              		.loc 1 2514 26
 3991 0614 644B     		ldr	r3, .L455
 3992 0616 DB6C     		ldr	r3, [r3, #76]
 3993              		.loc 1 2514 24
 3994 0618 03F04053 		and	r3, r3, #805306368
 3995 061c 7B63     		str	r3, [r7, #52]
2515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3996              		.loc 1 2516 14
 3997 061e 624B     		ldr	r3, .L455
 3998 0620 1B68     		ldr	r3, [r3]
 3999 0622 03F00403 		and	r3, r3, #4
 4000              		.loc 1 2516 12
 4001 0626 042B     		cmp	r3, #4
 4002 0628 0CD1     		bne	.L372
 4003              		.loc 1 2516 54 discriminator 1
 4004 062a 7B6B     		ldr	r3, [r7, #52]
 4005 062c 002B     		cmp	r3, #0
 4006 062e 09D1     		bne	.L372
2517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4007              		.loc 1 2519 38
 4008 0630 5D4B     		ldr	r3, .L455
 4009 0632 1B68     		ldr	r3, [r3]
 4010              		.loc 1 2519 66
 4011 0634 DB08     		lsrs	r3, r3, #3
 4012 0636 03F00303 		and	r3, r3, #3
 4013              		.loc 1 2519 21
 4014 063a 5C4A     		ldr	r2, .L455+4
 4015 063c 22FA03F3 		lsr	r3, r2, r3
 4016 0640 FB63     		str	r3, [r7, #60]
 4017 0642 1EE0     		b	.L373
 4018              	.L372:
2520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 4019              		.loc 1 2522 19
 4020 0644 584B     		ldr	r3, .L455
 4021 0646 1B68     		ldr	r3, [r3]
 4022 0648 03F48073 		and	r3, r3, #256
 4023              		.loc 1 2522 17
 4024 064c B3F5807F 		cmp	r3, #256
 4025 0650 06D1     		bne	.L374
 4026              		.loc 1 2522 59 discriminator 1
 4027 0652 7B6B     		ldr	r3, [r7, #52]
 4028 0654 B3F1805F 		cmp	r3, #268435456
 4029 0658 02D1     		bne	.L374
2523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 117


 4030              		.loc 1 2525 21
 4031 065a 554B     		ldr	r3, .L455+8
 4032 065c FB63     		str	r3, [r7, #60]
 4033 065e 10E0     		b	.L373
 4034              	.L374:
2526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 4035              		.loc 1 2528 19
 4036 0660 514B     		ldr	r3, .L455
 4037 0662 1B68     		ldr	r3, [r3]
 4038 0664 03F40033 		and	r3, r3, #131072
 4039              		.loc 1 2528 17
 4040 0668 B3F5003F 		cmp	r3, #131072
 4041 066c 06D1     		bne	.L375
 4042              		.loc 1 2528 59 discriminator 1
 4043 066e 7B6B     		ldr	r3, [r7, #52]
 4044 0670 B3F1005F 		cmp	r3, #536870912
 4045 0674 02D1     		bne	.L375
2529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4046              		.loc 1 2531 21
 4047 0676 4F4B     		ldr	r3, .L455+12
 4048 0678 FB63     		str	r3, [r7, #60]
 4049 067a 02E0     		b	.L373
 4050              	.L375:
2532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4051              		.loc 1 2537 21
 4052 067c 0023     		movs	r3, #0
 4053 067e FB63     		str	r3, [r7, #60]
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4054              		.loc 1 2540 9
 4055 0680 35E2     		b	.L303
 4056              	.L373:
 4057 0682 34E2     		b	.L303
 4058              	.L361:
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
2544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 4059              		.loc 1 2545 19
 4060 0684 4C4B     		ldr	r3, .L455+16
 4061 0686 FB63     		str	r3, [r7, #60]
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4062              		.loc 1 2546 9
 4063 0688 31E2     		b	.L303
 4064              	.L360:
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 118


2548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4065              		.loc 1 2550 19
 4066 068a 0023     		movs	r3, #0
 4067 068c FB63     		str	r3, [r7, #60]
2551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4068              		.loc 1 2551 9
 4069 068e 2EE2     		b	.L303
 4070              	.L358:
2552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 4071              		.loc 1 2555 11
 4072 0690 D7E90023 		ldrd	r2, [r7]
 4073 0694 A2F50051 		sub	r1, r2, #8192
 4074 0698 0B43     		orrs	r3, r3, r1
 4075 069a 40F08F80 		bne	.L376
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI45 clock source */
2558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 4076              		.loc 1 2558 14
 4077 069e 424B     		ldr	r3, .L455
 4078 06a0 1B6D     		ldr	r3, [r3, #80]
 4079              		.loc 1 2558 12
 4080 06a2 03F4E023 		and	r3, r3, #458752
 4081 06a6 BB63     		str	r3, [r7, #56]
2559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4082              		.loc 1 2559 5
 4083 06a8 BB6B     		ldr	r3, [r7, #56]
 4084 06aa B3F5A02F 		cmp	r3, #327680
 4085 06ae 6BD0     		beq	.L377
 4086 06b0 BB6B     		ldr	r3, [r7, #56]
 4087 06b2 B3F5A02F 		cmp	r3, #327680
 4088 06b6 74D8     		bhi	.L378
 4089 06b8 BB6B     		ldr	r3, [r7, #56]
 4090 06ba B3F5802F 		cmp	r3, #262144
 4091 06be 56D0     		beq	.L379
 4092 06c0 BB6B     		ldr	r3, [r7, #56]
 4093 06c2 B3F5802F 		cmp	r3, #262144
 4094 06c6 6CD8     		bhi	.L378
 4095 06c8 BB6B     		ldr	r3, [r7, #56]
 4096 06ca B3F5403F 		cmp	r3, #196608
 4097 06ce 3BD0     		beq	.L380
 4098 06d0 BB6B     		ldr	r3, [r7, #56]
 4099 06d2 B3F5403F 		cmp	r3, #196608
 4100 06d6 64D8     		bhi	.L378
 4101 06d8 BB6B     		ldr	r3, [r7, #56]
 4102 06da B3F5003F 		cmp	r3, #131072
 4103 06de 21D0     		beq	.L381
 4104 06e0 BB6B     		ldr	r3, [r7, #56]
 4105 06e2 B3F5003F 		cmp	r3, #131072
 4106 06e6 5CD8     		bhi	.L378
 4107 06e8 BB6B     		ldr	r3, [r7, #56]
 4108 06ea 002B     		cmp	r3, #0
 4109 06ec 04D0     		beq	.L382
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 119


 4110 06ee BB6B     		ldr	r3, [r7, #56]
 4111 06f0 B3F5803F 		cmp	r3, #65536
 4112 06f4 04D0     		beq	.L383
 4113 06f6 54E0     		b	.L378
 4114              	.L382:
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
2562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 4115              		.loc 1 2563 21
 4116 06f8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 4117 06fc F863     		str	r0, [r7, #60]
2564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4118              		.loc 1 2564 9
 4119 06fe F6E1     		b	.L303
 4120              	.L383:
2565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
2567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4121              		.loc 1 2568 13
 4122 0700 294B     		ldr	r3, .L455
 4123 0702 1B68     		ldr	r3, [r3]
 4124 0704 03F00063 		and	r3, r3, #134217728
 4125              		.loc 1 2568 12
 4126 0708 B3F1006F 		cmp	r3, #134217728
 4127 070c 07D1     		bne	.L385
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4128              		.loc 1 2570 11
 4129 070e 07F11803 		add	r3, r7, #24
 4130 0712 1846     		mov	r0, r3
 4131 0714 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4132              		.loc 1 2571 21
 4133 0718 FB69     		ldr	r3, [r7, #28]
 4134 071a FB63     		str	r3, [r7, #60]
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4135              		.loc 1 2577 9
 4136 071c E7E1     		b	.L303
 4137              	.L385:
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4138              		.loc 1 2575 21
 4139 071e 0023     		movs	r3, #0
 4140 0720 FB63     		str	r3, [r7, #60]
 4141              		.loc 1 2577 9
 4142 0722 E4E1     		b	.L303
 4143              	.L381:
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
2580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 120


 4144              		.loc 1 2581 13
 4145 0724 204B     		ldr	r3, .L455
 4146 0726 1B68     		ldr	r3, [r3]
 4147 0728 03F00053 		and	r3, r3, #536870912
 4148              		.loc 1 2581 12
 4149 072c B3F1005F 		cmp	r3, #536870912
 4150 0730 07D1     		bne	.L387
2582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 4151              		.loc 1 2583 11
 4152 0732 07F10C03 		add	r3, r7, #12
 4153 0736 1846     		mov	r0, r3
 4154 0738 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 4155              		.loc 1 2584 21
 4156 073c 3B69     		ldr	r3, [r7, #16]
 4157 073e FB63     		str	r3, [r7, #60]
2585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4158              		.loc 1 2590 9
 4159 0740 D5E1     		b	.L303
 4160              	.L387:
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4161              		.loc 1 2588 21
 4162 0742 0023     		movs	r3, #0
 4163 0744 FB63     		str	r3, [r7, #60]
 4164              		.loc 1 2590 9
 4165 0746 D2E1     		b	.L303
 4166              	.L380:
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 4167              		.loc 1 2594 13
 4168 0748 174B     		ldr	r3, .L455
 4169 074a 1B68     		ldr	r3, [r3]
 4170 074c 03F00403 		and	r3, r3, #4
 4171              		.loc 1 2594 12
 4172 0750 042B     		cmp	r3, #4
 4173 0752 09D1     		bne	.L389
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4174              		.loc 1 2596 38
 4175 0754 144B     		ldr	r3, .L455
 4176 0756 1B68     		ldr	r3, [r3]
 4177              		.loc 1 2596 66
 4178 0758 DB08     		lsrs	r3, r3, #3
 4179 075a 03F00303 		and	r3, r3, #3
 4180              		.loc 1 2596 21
 4181 075e 134A     		ldr	r2, .L455+4
 4182 0760 22FA03F3 		lsr	r3, r2, r3
 4183 0764 FB63     		str	r3, [r7, #60]
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 121


2598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4184              		.loc 1 2602 9
 4185 0766 C2E1     		b	.L303
 4186              	.L389:
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4187              		.loc 1 2600 21
 4188 0768 0023     		movs	r3, #0
 4189 076a FB63     		str	r3, [r7, #60]
 4190              		.loc 1 2602 9
 4191 076c BFE1     		b	.L303
 4192              	.L379:
2603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 4193              		.loc 1 2606 13
 4194 076e 0E4B     		ldr	r3, .L455
 4195 0770 1B68     		ldr	r3, [r3]
 4196 0772 03F48073 		and	r3, r3, #256
 4197              		.loc 1 2606 12
 4198 0776 B3F5807F 		cmp	r3, #256
 4199 077a 02D1     		bne	.L391
2607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4200              		.loc 1 2608 21
 4201 077c 0C4B     		ldr	r3, .L455+8
 4202 077e FB63     		str	r3, [r7, #60]
2609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4203              		.loc 1 2614 9
 4204 0780 B5E1     		b	.L303
 4205              	.L391:
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4206              		.loc 1 2612 21
 4207 0782 0023     		movs	r3, #0
 4208 0784 FB63     		str	r3, [r7, #60]
 4209              		.loc 1 2614 9
 4210 0786 B2E1     		b	.L303
 4211              	.L377:
2615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
2617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4212              		.loc 1 2618 13
 4213 0788 074B     		ldr	r3, .L455
 4214 078a 1B68     		ldr	r3, [r3]
 4215 078c 03F40033 		and	r3, r3, #131072
 4216              		.loc 1 2618 12
 4217 0790 B3F5003F 		cmp	r3, #131072
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 122


 4218 0794 02D1     		bne	.L393
2619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4219              		.loc 1 2620 21
 4220 0796 074B     		ldr	r3, .L455+12
 4221 0798 FB63     		str	r3, [r7, #60]
2621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4222              		.loc 1 2626 9
 4223 079a A8E1     		b	.L303
 4224              	.L393:
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4225              		.loc 1 2624 21
 4226 079c 0023     		movs	r3, #0
 4227 079e FB63     		str	r3, [r7, #60]
 4228              		.loc 1 2626 9
 4229 07a0 A5E1     		b	.L303
 4230              	.L378:
2627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4231              		.loc 1 2630 19
 4232 07a2 0023     		movs	r3, #0
 4233 07a4 FB63     		str	r3, [r7, #60]
2631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4234              		.loc 1 2631 9
 4235 07a6 A2E1     		b	.L303
 4236              	.L456:
 4237              		.align	2
 4238              	.L455:
 4239 07a8 00440258 		.word	1476543488
 4240 07ac 0090D003 		.word	64000000
 4241 07b0 00093D00 		.word	4000000
 4242 07b4 40787D01 		.word	25000000
 4243 07b8 0080BB00 		.word	12288000
 4244              	.L376:
2632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 4245              		.loc 1 2635 11
 4246 07bc D7E90023 		ldrd	r2, [r7]
 4247 07c0 A2F50021 		sub	r1, r2, #524288
 4248 07c4 0B43     		orrs	r3, r3, r1
 4249 07c6 73D1     		bne	.L395
2636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get ADC clock source */
2638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_ADC_SOURCE();
 4250              		.loc 1 2638 14
 4251 07c8 9C4B     		ldr	r3, .L457
 4252 07ca 9B6D     		ldr	r3, [r3, #88]
 4253              		.loc 1 2638 12
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 123


 4254 07cc 03F44033 		and	r3, r3, #196608
 4255 07d0 BB63     		str	r3, [r7, #56]
2639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4256              		.loc 1 2640 5
 4257 07d2 BB6B     		ldr	r3, [r7, #56]
 4258 07d4 B3F5003F 		cmp	r3, #131072
 4259 07d8 2FD0     		beq	.L396
 4260 07da BB6B     		ldr	r3, [r7, #56]
 4261 07dc B3F5003F 		cmp	r3, #131072
 4262 07e0 63D8     		bhi	.L397
 4263 07e2 BB6B     		ldr	r3, [r7, #56]
 4264 07e4 002B     		cmp	r3, #0
 4265 07e6 04D0     		beq	.L398
 4266 07e8 BB6B     		ldr	r3, [r7, #56]
 4267 07ea B3F5803F 		cmp	r3, #65536
 4268 07ee 12D0     		beq	.L399
 4269 07f0 5BE0     		b	.L397
 4270              	.L398:
2641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
2643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4271              		.loc 1 2644 13
 4272 07f2 924B     		ldr	r3, .L457
 4273 07f4 1B68     		ldr	r3, [r3]
 4274 07f6 03F00063 		and	r3, r3, #134217728
 4275              		.loc 1 2644 12
 4276 07fa B3F1006F 		cmp	r3, #134217728
 4277 07fe 07D1     		bne	.L400
2645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4278              		.loc 1 2646 11
 4279 0800 07F11803 		add	r3, r7, #24
 4280 0804 1846     		mov	r0, r3
 4281 0806 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 4282              		.loc 1 2647 21
 4283 080a BB69     		ldr	r3, [r7, #24]
 4284 080c FB63     		str	r3, [r7, #60]
2648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4285              		.loc 1 2653 9
 4286 080e 6EE1     		b	.L303
 4287              	.L400:
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4288              		.loc 1 2651 21
 4289 0810 0023     		movs	r3, #0
 4290 0812 FB63     		str	r3, [r7, #60]
 4291              		.loc 1 2653 9
 4292 0814 6BE1     		b	.L303
 4293              	.L399:
2654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 124


2655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 4294              		.loc 1 2657 13
 4295 0816 894B     		ldr	r3, .L457
 4296 0818 1B68     		ldr	r3, [r3]
 4297 081a 03F00053 		and	r3, r3, #536870912
 4298              		.loc 1 2657 12
 4299 081e B3F1005F 		cmp	r3, #536870912
 4300 0822 07D1     		bne	.L403
2658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 4301              		.loc 1 2659 11
 4302 0824 07F10C03 		add	r3, r7, #12
 4303 0828 1846     		mov	r0, r3
 4304 082a FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 4305              		.loc 1 2660 21
 4306 082e 7B69     		ldr	r3, [r7, #20]
 4307 0830 FB63     		str	r3, [r7, #60]
2661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4308              		.loc 1 2666 9
 4309 0832 5CE1     		b	.L303
 4310              	.L403:
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4311              		.loc 1 2664 21
 4312 0834 0023     		movs	r3, #0
 4313 0836 FB63     		str	r3, [r7, #60]
 4314              		.loc 1 2666 9
 4315 0838 59E1     		b	.L303
 4316              	.L396:
2667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
2670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 4317              		.loc 1 2672 26
 4318 083a 804B     		ldr	r3, .L457
 4319 083c DB6C     		ldr	r3, [r3, #76]
 4320              		.loc 1 2672 24
 4321 083e 03F04053 		and	r3, r3, #805306368
 4322 0842 7B63     		str	r3, [r7, #52]
2673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 4323              		.loc 1 2674 14
 4324 0844 7D4B     		ldr	r3, .L457
 4325 0846 1B68     		ldr	r3, [r3]
 4326 0848 03F00403 		and	r3, r3, #4
 4327              		.loc 1 2674 12
 4328 084c 042B     		cmp	r3, #4
 4329 084e 0CD1     		bne	.L405
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 125


 4330              		.loc 1 2674 54 discriminator 1
 4331 0850 7B6B     		ldr	r3, [r7, #52]
 4332 0852 002B     		cmp	r3, #0
 4333 0854 09D1     		bne	.L405
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4334              		.loc 1 2677 38
 4335 0856 794B     		ldr	r3, .L457
 4336 0858 1B68     		ldr	r3, [r3]
 4337              		.loc 1 2677 66
 4338 085a DB08     		lsrs	r3, r3, #3
 4339 085c 03F00303 		and	r3, r3, #3
 4340              		.loc 1 2677 21
 4341 0860 774A     		ldr	r2, .L457+4
 4342 0862 22FA03F3 		lsr	r3, r2, r3
 4343 0866 FB63     		str	r3, [r7, #60]
 4344 0868 1EE0     		b	.L406
 4345              	.L405:
2678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 4346              		.loc 1 2680 19
 4347 086a 744B     		ldr	r3, .L457
 4348 086c 1B68     		ldr	r3, [r3]
 4349 086e 03F48073 		and	r3, r3, #256
 4350              		.loc 1 2680 17
 4351 0872 B3F5807F 		cmp	r3, #256
 4352 0876 06D1     		bne	.L407
 4353              		.loc 1 2680 59 discriminator 1
 4354 0878 7B6B     		ldr	r3, [r7, #52]
 4355 087a B3F1805F 		cmp	r3, #268435456
 4356 087e 02D1     		bne	.L407
2681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4357              		.loc 1 2683 21
 4358 0880 704B     		ldr	r3, .L457+8
 4359 0882 FB63     		str	r3, [r7, #60]
 4360 0884 10E0     		b	.L406
 4361              	.L407:
2684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 4362              		.loc 1 2686 19
 4363 0886 6D4B     		ldr	r3, .L457
 4364 0888 1B68     		ldr	r3, [r3]
 4365 088a 03F40033 		and	r3, r3, #131072
 4366              		.loc 1 2686 17
 4367 088e B3F5003F 		cmp	r3, #131072
 4368 0892 06D1     		bne	.L408
 4369              		.loc 1 2686 59 discriminator 1
 4370 0894 7B6B     		ldr	r3, [r7, #52]
 4371 0896 B3F1005F 		cmp	r3, #536870912
 4372 089a 02D1     		bne	.L408
2687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 126


2689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4373              		.loc 1 2689 21
 4374 089c 6A4B     		ldr	r3, .L457+12
 4375 089e FB63     		str	r3, [r7, #60]
 4376 08a0 02E0     		b	.L406
 4377              	.L408:
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4378              		.loc 1 2695 21
 4379 08a2 0023     		movs	r3, #0
 4380 08a4 FB63     		str	r3, [r7, #60]
2696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4381              		.loc 1 2698 9
 4382 08a6 22E1     		b	.L303
 4383              	.L406:
 4384 08a8 21E1     		b	.L303
 4385              	.L397:
2699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4386              		.loc 1 2703 19
 4387 08aa 0023     		movs	r3, #0
 4388 08ac FB63     		str	r3, [r7, #60]
2704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4389              		.loc 1 2704 9
 4390 08ae 1EE1     		b	.L303
 4391              	.L395:
2705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 4392              		.loc 1 2708 11
 4393 08b0 D7E90023 		ldrd	r2, [r7]
 4394 08b4 A2F58031 		sub	r1, r2, #65536
 4395 08b8 0B43     		orrs	r3, r3, r1
 4396 08ba 33D1     		bne	.L409
2709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SDMMC clock source */
2711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 4397              		.loc 1 2711 14
 4398 08bc 5F4B     		ldr	r3, .L457
 4399 08be DB6C     		ldr	r3, [r3, #76]
 4400              		.loc 1 2711 12
 4401 08c0 03F48033 		and	r3, r3, #65536
 4402 08c4 BB63     		str	r3, [r7, #56]
2712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4403              		.loc 1 2713 5
 4404 08c6 BB6B     		ldr	r3, [r7, #56]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 127


 4405 08c8 002B     		cmp	r3, #0
 4406 08ca 04D0     		beq	.L410
 4407 08cc BB6B     		ldr	r3, [r7, #56]
 4408 08ce B3F5803F 		cmp	r3, #65536
 4409 08d2 12D0     		beq	.L411
 4410 08d4 23E0     		b	.L450
 4411              	.L410:
2714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
2716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4412              		.loc 1 2717 13
 4413 08d6 594B     		ldr	r3, .L457
 4414 08d8 1B68     		ldr	r3, [r3]
 4415 08da 03F00073 		and	r3, r3, #33554432
 4416              		.loc 1 2717 12
 4417 08de B3F1007F 		cmp	r3, #33554432
 4418 08e2 07D1     		bne	.L413
2718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4419              		.loc 1 2719 11
 4420 08e4 07F12403 		add	r3, r7, #36
 4421 08e8 1846     		mov	r0, r3
 4422 08ea FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4423              		.loc 1 2720 21
 4424 08ee BB6A     		ldr	r3, [r7, #40]
 4425 08f0 FB63     		str	r3, [r7, #60]
2721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4426              		.loc 1 2726 9
 4427 08f2 FCE0     		b	.L303
 4428              	.L413:
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4429              		.loc 1 2724 21
 4430 08f4 0023     		movs	r3, #0
 4431 08f6 FB63     		str	r3, [r7, #60]
 4432              		.loc 1 2726 9
 4433 08f8 F9E0     		b	.L303
 4434              	.L411:
2727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
2729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4435              		.loc 1 2730 13
 4436 08fa 504B     		ldr	r3, .L457
 4437 08fc 1B68     		ldr	r3, [r3]
 4438 08fe 03F00063 		and	r3, r3, #134217728
 4439              		.loc 1 2730 12
 4440 0902 B3F1006F 		cmp	r3, #134217728
 4441 0906 07D1     		bne	.L416
2731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 128


 4442              		.loc 1 2732 11
 4443 0908 07F11803 		add	r3, r7, #24
 4444 090c 1846     		mov	r0, r3
 4445 090e FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 4446              		.loc 1 2733 21
 4447 0912 3B6A     		ldr	r3, [r7, #32]
 4448 0914 FB63     		str	r3, [r7, #60]
2734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4449              		.loc 1 2739 9
 4450 0916 EAE0     		b	.L303
 4451              	.L416:
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4452              		.loc 1 2737 21
 4453 0918 0023     		movs	r3, #0
 4454 091a FB63     		str	r3, [r7, #60]
 4455              		.loc 1 2739 9
 4456 091c E7E0     		b	.L303
 4457              	.L450:
2740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4458              		.loc 1 2744 19
 4459 091e 0023     		movs	r3, #0
 4460 0920 FB63     		str	r3, [r7, #60]
2745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4461              		.loc 1 2745 9
 4462 0922 E4E0     		b	.L303
 4463              	.L409:
2746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 4464              		.loc 1 2749 11
 4465 0924 D7E90023 		ldrd	r2, [r7]
 4466 0928 A2F58041 		sub	r1, r2, #16384
 4467 092c 0B43     		orrs	r3, r3, r1
 4468 092e 40F08D80 		bne	.L418
2750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI6 clock source */
2752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 4469              		.loc 1 2752 14
 4470 0932 424B     		ldr	r3, .L457
 4471 0934 9B6D     		ldr	r3, [r3, #88]
 4472              		.loc 1 2752 12
 4473 0936 03F0E043 		and	r3, r3, #1879048192
 4474 093a BB63     		str	r3, [r7, #56]
2753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4475              		.loc 1 2754 5
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 129


 4476 093c BB6B     		ldr	r3, [r7, #56]
 4477 093e B3F1A04F 		cmp	r3, #1342177280
 4478 0942 6BD0     		beq	.L419
 4479 0944 BB6B     		ldr	r3, [r7, #56]
 4480 0946 B3F1A04F 		cmp	r3, #1342177280
 4481 094a 74D8     		bhi	.L420
 4482 094c BB6B     		ldr	r3, [r7, #56]
 4483 094e B3F1804F 		cmp	r3, #1073741824
 4484 0952 56D0     		beq	.L421
 4485 0954 BB6B     		ldr	r3, [r7, #56]
 4486 0956 B3F1804F 		cmp	r3, #1073741824
 4487 095a 6CD8     		bhi	.L420
 4488 095c BB6B     		ldr	r3, [r7, #56]
 4489 095e B3F1405F 		cmp	r3, #805306368
 4490 0962 3BD0     		beq	.L422
 4491 0964 BB6B     		ldr	r3, [r7, #56]
 4492 0966 B3F1405F 		cmp	r3, #805306368
 4493 096a 64D8     		bhi	.L420
 4494 096c BB6B     		ldr	r3, [r7, #56]
 4495 096e B3F1005F 		cmp	r3, #536870912
 4496 0972 21D0     		beq	.L423
 4497 0974 BB6B     		ldr	r3, [r7, #56]
 4498 0976 B3F1005F 		cmp	r3, #536870912
 4499 097a 5CD8     		bhi	.L420
 4500 097c BB6B     		ldr	r3, [r7, #56]
 4501 097e 002B     		cmp	r3, #0
 4502 0980 04D0     		beq	.L424
 4503 0982 BB6B     		ldr	r3, [r7, #56]
 4504 0984 B3F1805F 		cmp	r3, #268435456
 4505 0988 04D0     		beq	.L425
 4506 098a 54E0     		b	.L420
 4507              	.L424:
2755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
2757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = HAL_RCCEx_GetD3PCLK1Freq();
 4508              		.loc 1 2758 21
 4509 098c FFF7FEFF 		bl	HAL_RCCEx_GetD3PCLK1Freq
 4510 0990 F863     		str	r0, [r7, #60]
2759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4511              		.loc 1 2759 9
 4512 0992 ACE0     		b	.L303
 4513              	.L425:
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
2762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4514              		.loc 1 2763 13
 4515 0994 294B     		ldr	r3, .L457
 4516 0996 1B68     		ldr	r3, [r3]
 4517 0998 03F00063 		and	r3, r3, #134217728
 4518              		.loc 1 2763 12
 4519 099c B3F1006F 		cmp	r3, #134217728
 4520 09a0 07D1     		bne	.L427
2764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4521              		.loc 1 2765 11
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 130


 4522 09a2 07F11803 		add	r3, r7, #24
 4523 09a6 1846     		mov	r0, r3
 4524 09a8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4525              		.loc 1 2766 21
 4526 09ac FB69     		ldr	r3, [r7, #28]
 4527 09ae FB63     		str	r3, [r7, #60]
2767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4528              		.loc 1 2772 9
 4529 09b0 9DE0     		b	.L303
 4530              	.L427:
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4531              		.loc 1 2770 21
 4532 09b2 0023     		movs	r3, #0
 4533 09b4 FB63     		str	r3, [r7, #60]
 4534              		.loc 1 2772 9
 4535 09b6 9AE0     		b	.L303
 4536              	.L423:
2773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
2775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 4537              		.loc 1 2776 13
 4538 09b8 204B     		ldr	r3, .L457
 4539 09ba 1B68     		ldr	r3, [r3]
 4540 09bc 03F00053 		and	r3, r3, #536870912
 4541              		.loc 1 2776 12
 4542 09c0 B3F1005F 		cmp	r3, #536870912
 4543 09c4 07D1     		bne	.L429
2777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 4544              		.loc 1 2778 11
 4545 09c6 07F10C03 		add	r3, r7, #12
 4546 09ca 1846     		mov	r0, r3
 4547 09cc FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 4548              		.loc 1 2779 21
 4549 09d0 3B69     		ldr	r3, [r7, #16]
 4550 09d2 FB63     		str	r3, [r7, #60]
2780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4551              		.loc 1 2785 9
 4552 09d4 8BE0     		b	.L303
 4553              	.L429:
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4554              		.loc 1 2783 21
 4555 09d6 0023     		movs	r3, #0
 4556 09d8 FB63     		str	r3, [r7, #60]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 131


 4557              		.loc 1 2785 9
 4558 09da 88E0     		b	.L303
 4559              	.L422:
2786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
2788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 4560              		.loc 1 2789 13
 4561 09dc 174B     		ldr	r3, .L457
 4562 09de 1B68     		ldr	r3, [r3]
 4563 09e0 03F00403 		and	r3, r3, #4
 4564              		.loc 1 2789 12
 4565 09e4 042B     		cmp	r3, #4
 4566 09e6 09D1     		bne	.L431
2790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4567              		.loc 1 2791 38
 4568 09e8 144B     		ldr	r3, .L457
 4569 09ea 1B68     		ldr	r3, [r3]
 4570              		.loc 1 2791 66
 4571 09ec DB08     		lsrs	r3, r3, #3
 4572 09ee 03F00303 		and	r3, r3, #3
 4573              		.loc 1 2791 21
 4574 09f2 134A     		ldr	r2, .L457+4
 4575 09f4 22FA03F3 		lsr	r3, r2, r3
 4576 09f8 FB63     		str	r3, [r7, #60]
2792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4577              		.loc 1 2797 9
 4578 09fa 78E0     		b	.L303
 4579              	.L431:
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4580              		.loc 1 2795 21
 4581 09fc 0023     		movs	r3, #0
 4582 09fe FB63     		str	r3, [r7, #60]
 4583              		.loc 1 2797 9
 4584 0a00 75E0     		b	.L303
 4585              	.L421:
2798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
2800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 4586              		.loc 1 2801 13
 4587 0a02 0E4B     		ldr	r3, .L457
 4588 0a04 1B68     		ldr	r3, [r3]
 4589 0a06 03F48073 		and	r3, r3, #256
 4590              		.loc 1 2801 12
 4591 0a0a B3F5807F 		cmp	r3, #256
 4592 0a0e 02D1     		bne	.L433
2802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4593              		.loc 1 2803 21
 4594 0a10 0C4B     		ldr	r3, .L457+8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 132


 4595 0a12 FB63     		str	r3, [r7, #60]
2804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4596              		.loc 1 2809 9
 4597 0a14 6BE0     		b	.L303
 4598              	.L433:
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4599              		.loc 1 2807 21
 4600 0a16 0023     		movs	r3, #0
 4601 0a18 FB63     		str	r3, [r7, #60]
 4602              		.loc 1 2809 9
 4603 0a1a 68E0     		b	.L303
 4604              	.L419:
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
2812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4605              		.loc 1 2813 13
 4606 0a1c 074B     		ldr	r3, .L457
 4607 0a1e 1B68     		ldr	r3, [r3]
 4608 0a20 03F40033 		and	r3, r3, #131072
 4609              		.loc 1 2813 12
 4610 0a24 B3F5003F 		cmp	r3, #131072
 4611 0a28 02D1     		bne	.L435
2814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4612              		.loc 1 2815 21
 4613 0a2a 074B     		ldr	r3, .L457+12
 4614 0a2c FB63     		str	r3, [r7, #60]
2816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4615              		.loc 1 2821 9
 4616 0a2e 5EE0     		b	.L303
 4617              	.L435:
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4618              		.loc 1 2819 21
 4619 0a30 0023     		movs	r3, #0
 4620 0a32 FB63     		str	r3, [r7, #60]
 4621              		.loc 1 2821 9
 4622 0a34 5BE0     		b	.L303
 4623              	.L420:
2822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
2824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
2825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_SPI6CLKSOURCE_PIN */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 133


2830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4624              		.loc 1 2832 19
 4625 0a36 0023     		movs	r3, #0
 4626 0a38 FB63     		str	r3, [r7, #60]
2833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4627              		.loc 1 2833 9
 4628 0a3a 58E0     		b	.L303
 4629              	.L458:
 4630              		.align	2
 4631              	.L457:
 4632 0a3c 00440258 		.word	1476543488
 4633 0a40 0090D003 		.word	64000000
 4634 0a44 00093D00 		.word	4000000
 4635 0a48 40787D01 		.word	25000000
 4636              	.L418:
2834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 4637              		.loc 1 2837 11
 4638 0a4c D7E90023 		ldrd	r2, [r7]
 4639 0a50 A2F50041 		sub	r1, r2, #32768
 4640 0a54 0B43     		orrs	r3, r3, r1
 4641 0a56 48D1     		bne	.L437
2838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get FDCAN clock source */
2840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 4642              		.loc 1 2840 14
 4643 0a58 274B     		ldr	r3, .L459
 4644 0a5a 1B6D     		ldr	r3, [r3, #80]
 4645              		.loc 1 2840 12
 4646 0a5c 03F04053 		and	r3, r3, #805306368
 4647 0a60 BB63     		str	r3, [r7, #56]
2841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4648              		.loc 1 2842 5
 4649 0a62 BB6B     		ldr	r3, [r7, #56]
 4650 0a64 B3F1005F 		cmp	r3, #536870912
 4651 0a68 2AD0     		beq	.L438
 4652 0a6a BB6B     		ldr	r3, [r7, #56]
 4653 0a6c B3F1005F 		cmp	r3, #536870912
 4654 0a70 38D8     		bhi	.L439
 4655 0a72 BB6B     		ldr	r3, [r7, #56]
 4656 0a74 002B     		cmp	r3, #0
 4657 0a76 04D0     		beq	.L440
 4658 0a78 BB6B     		ldr	r3, [r7, #56]
 4659 0a7a B3F1805F 		cmp	r3, #268435456
 4660 0a7e 0DD0     		beq	.L441
 4661 0a80 30E0     		b	.L439
 4662              	.L440:
2843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
2845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4663              		.loc 1 2846 13
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 134


 4664 0a82 1D4B     		ldr	r3, .L459
 4665 0a84 1B68     		ldr	r3, [r3]
 4666 0a86 03F40033 		and	r3, r3, #131072
 4667              		.loc 1 2846 12
 4668 0a8a B3F5003F 		cmp	r3, #131072
 4669 0a8e 02D1     		bne	.L442
2847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4670              		.loc 1 2848 21
 4671 0a90 1A4B     		ldr	r3, .L459+4
 4672 0a92 FB63     		str	r3, [r7, #60]
2849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4673              		.loc 1 2854 9
 4674 0a94 2BE0     		b	.L303
 4675              	.L442:
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4676              		.loc 1 2852 21
 4677 0a96 0023     		movs	r3, #0
 4678 0a98 FB63     		str	r3, [r7, #60]
 4679              		.loc 1 2854 9
 4680 0a9a 28E0     		b	.L303
 4681              	.L441:
2855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4682              		.loc 1 2858 13
 4683 0a9c 164B     		ldr	r3, .L459
 4684 0a9e 1B68     		ldr	r3, [r3]
 4685 0aa0 03F00073 		and	r3, r3, #33554432
 4686              		.loc 1 2858 12
 4687 0aa4 B3F1007F 		cmp	r3, #33554432
 4688 0aa8 07D1     		bne	.L445
2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4689              		.loc 1 2860 11
 4690 0aaa 07F12403 		add	r3, r7, #36
 4691 0aae 1846     		mov	r0, r3
 4692 0ab0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4693              		.loc 1 2861 21
 4694 0ab4 BB6A     		ldr	r3, [r7, #40]
 4695 0ab6 FB63     		str	r3, [r7, #60]
2862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4696              		.loc 1 2867 9
 4697 0ab8 19E0     		b	.L303
 4698              	.L445:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 135


2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4699              		.loc 1 2865 21
 4700 0aba 0023     		movs	r3, #0
 4701 0abc FB63     		str	r3, [r7, #60]
 4702              		.loc 1 2867 9
 4703 0abe 16E0     		b	.L303
 4704              	.L438:
2868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
2870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4705              		.loc 1 2871 13
 4706 0ac0 0D4B     		ldr	r3, .L459
 4707 0ac2 1B68     		ldr	r3, [r3]
 4708 0ac4 03F00063 		and	r3, r3, #134217728
 4709              		.loc 1 2871 12
 4710 0ac8 B3F1006F 		cmp	r3, #134217728
 4711 0acc 07D1     		bne	.L447
2872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4712              		.loc 1 2873 11
 4713 0ace 07F11803 		add	r3, r7, #24
 4714 0ad2 1846     		mov	r0, r3
 4715 0ad4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4716              		.loc 1 2874 21
 4717 0ad8 FB69     		ldr	r3, [r7, #28]
 4718 0ada FB63     		str	r3, [r7, #60]
2875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4719              		.loc 1 2880 9
 4720 0adc 07E0     		b	.L303
 4721              	.L447:
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4722              		.loc 1 2878 21
 4723 0ade 0023     		movs	r3, #0
 4724 0ae0 FB63     		str	r3, [r7, #60]
 4725              		.loc 1 2880 9
 4726 0ae2 04E0     		b	.L303
 4727              	.L439:
2881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4728              		.loc 1 2884 19
 4729 0ae4 0023     		movs	r3, #0
 4730 0ae6 FB63     		str	r3, [r7, #60]
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4731              		.loc 1 2885 9
 4732 0ae8 01E0     		b	.L303
 4733              	.L437:
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 136


2888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequency = 0;
 4734              		.loc 1 2891 15
 4735 0aea 0023     		movs	r3, #0
 4736 0aec FB63     		str	r3, [r7, #60]
 4737              	.L303:
2892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 4738              		.loc 1 2894 10
 4739 0aee FB6B     		ldr	r3, [r7, #60]
2895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4740              		.loc 1 2895 1
 4741 0af0 1846     		mov	r0, r3
 4742 0af2 4037     		adds	r7, r7, #64
 4743              	.LCFI14:
 4744              		.cfi_def_cfa_offset 8
 4745 0af4 BD46     		mov	sp, r7
 4746              	.LCFI15:
 4747              		.cfi_def_cfa_register 13
 4748              		@ sp needed
 4749 0af6 80BD     		pop	{r7, pc}
 4750              	.L460:
 4751              		.align	2
 4752              	.L459:
 4753 0af8 00440258 		.word	1476543488
 4754 0afc 40787D01 		.word	25000000
 4755              		.cfi_endproc
 4756              	.LFE146:
 4758              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 4759              		.align	1
 4760              		.global	HAL_RCCEx_GetD1PCLK1Freq
 4761              		.syntax unified
 4762              		.thumb
 4763              		.thumb_func
 4765              	HAL_RCCEx_GetD1PCLK1Freq:
 4766              	.LFB147:
2896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
2900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
2901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
2902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
2903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
2905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4767              		.loc 1 2905 1
 4768              		.cfi_startproc
 4769              		@ args = 0, pretend = 0, frame = 0
 4770              		@ frame_needed = 1, uses_anonymous_args = 0
 4771 0000 80B5     		push	{r7, lr}
 4772              	.LCFI16:
 4773              		.cfi_def_cfa_offset 8
 4774              		.cfi_offset 7, -8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 137


 4775              		.cfi_offset 14, -4
 4776 0002 00AF     		add	r7, sp, #0
 4777              	.LCFI17:
 4778              		.cfi_def_cfa_register 7
2906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1PPRE)
2907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE) >> RCC_D1CFG
 4779              		.loc 1 2908 11
 4780 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4781 0008 0246     		mov	r2, r0
 4782              		.loc 1 2908 58 discriminator 1
 4783 000a 064B     		ldr	r3, .L463
 4784 000c 9B69     		ldr	r3, [r3, #24]
 4785              		.loc 1 2908 88 discriminator 1
 4786 000e 1B09     		lsrs	r3, r3, #4
 4787 0010 03F00703 		and	r3, r3, #7
 4788              		.loc 1 2908 53 discriminator 1
 4789 0014 0449     		ldr	r1, .L463+4
 4790 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4791              		.loc 1 2908 114 discriminator 1
 4792 0018 03F01F03 		and	r3, r3, #31
 4793              		.loc 1 2908 33 discriminator 1
 4794 001c 22FA03F3 		lsr	r3, r2, r3
2909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE) >> RCC_CDC
2912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4795              		.loc 1 2913 1
 4796 0020 1846     		mov	r0, r3
 4797 0022 80BD     		pop	{r7, pc}
 4798              	.L464:
 4799              		.align	2
 4800              	.L463:
 4801 0024 00440258 		.word	1476543488
 4802 0028 00000000 		.word	D1CorePrescTable
 4803              		.cfi_endproc
 4804              	.LFE147:
 4806              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 4807              		.align	1
 4808              		.global	HAL_RCCEx_GetD3PCLK1Freq
 4809              		.syntax unified
 4810              		.thumb
 4811              		.thumb_func
 4813              	HAL_RCCEx_GetD3PCLK1Freq:
 4814              	.LFB148:
2914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
2917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
2918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
2919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
2920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
2922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4815              		.loc 1 2922 1
 4816              		.cfi_startproc
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 138


 4817              		@ args = 0, pretend = 0, frame = 0
 4818              		@ frame_needed = 1, uses_anonymous_args = 0
 4819 0000 80B5     		push	{r7, lr}
 4820              	.LCFI18:
 4821              		.cfi_def_cfa_offset 8
 4822              		.cfi_offset 7, -8
 4823              		.cfi_offset 14, -4
 4824 0002 00AF     		add	r7, sp, #0
 4825              	.LCFI19:
 4826              		.cfi_def_cfa_register 7
2923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D3CFGR_D3PPRE)
2924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFG
 4827              		.loc 1 2925 11
 4828 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4829 0008 0246     		mov	r2, r0
 4830              		.loc 1 2925 58 discriminator 1
 4831 000a 064B     		ldr	r3, .L467
 4832 000c 1B6A     		ldr	r3, [r3, #32]
 4833              		.loc 1 2925 88 discriminator 1
 4834 000e 1B09     		lsrs	r3, r3, #4
 4835 0010 03F00703 		and	r3, r3, #7
 4836              		.loc 1 2925 53 discriminator 1
 4837 0014 0449     		ldr	r1, .L467+4
 4838 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4839              		.loc 1 2925 114 discriminator 1
 4840 0018 03F01F03 		and	r3, r3, #31
 4841              		.loc 1 2925 33 discriminator 1
 4842 001c 22FA03F3 		lsr	r3, r2, r3
2926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SR
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4843              		.loc 1 2930 1
 4844 0020 1846     		mov	r0, r3
 4845 0022 80BD     		pop	{r7, pc}
 4846              	.L468:
 4847              		.align	2
 4848              	.L467:
 4849 0024 00440258 		.word	1476543488
 4850 0028 00000000 		.word	D1CorePrescTable
 4851              		.cfi_endproc
 4852              	.LFE148:
 4854              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 4855              		.align	1
 4856              		.global	HAL_RCCEx_GetPLL2ClockFreq
 4857              		.syntax unified
 4858              		.thumb
 4859              		.thumb_func
 4861              	HAL_RCCEx_GetPLL2ClockFreq:
 4862              	.LFB149:
2931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
2933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
2934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 139


2936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
2941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
2942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
2943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
2946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4863              		.loc 1 2946 1
 4864              		.cfi_startproc
 4865              		@ args = 0, pretend = 0, frame = 32
 4866              		@ frame_needed = 1, uses_anonymous_args = 0
 4867              		@ link register save eliminated.
 4868 0000 80B4     		push	{r7}
 4869              	.LCFI20:
 4870              		.cfi_def_cfa_offset 4
 4871              		.cfi_offset 7, -4
 4872 0002 89B0     		sub	sp, sp, #36
 4873              	.LCFI21:
 4874              		.cfi_def_cfa_offset 40
 4875 0004 00AF     		add	r7, sp, #0
 4876              	.LCFI22:
 4877              		.cfi_def_cfa_register 7
 4878 0006 7860     		str	r0, [r7, #4]
2947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
2948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
2949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4879              		.loc 1 2953 19
 4880 0008 A14B     		ldr	r3, .L480
 4881 000a 9B6A     		ldr	r3, [r3, #40]
 4882              		.loc 1 2953 13
 4883 000c 03F00303 		and	r3, r3, #3
 4884 0010 BB61     		str	r3, [r7, #24]
2954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 4885              		.loc 1 2954 16
 4886 0012 9F4B     		ldr	r3, .L480
 4887 0014 9B6A     		ldr	r3, [r3, #40]
 4888              		.loc 1 2954 51
 4889 0016 1B0B     		lsrs	r3, r3, #12
 4890              		.loc 1 2954 9
 4891 0018 03F03F03 		and	r3, r3, #63
 4892 001c 7B61     		str	r3, [r7, #20]
2955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 4893              		.loc 1 2955 20
 4894 001e 9C4B     		ldr	r3, .L480
 4895 0020 DB6A     		ldr	r3, [r3, #44]
 4896              		.loc 1 2955 56
 4897 0022 1B09     		lsrs	r3, r3, #4
 4898              		.loc 1 2955 14
 4899 0024 03F00103 		and	r3, r3, #1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 140


 4900 0028 3B61     		str	r3, [r7, #16]
2956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 4901              		.loc 1 2956 50
 4902 002a 994B     		ldr	r3, .L480
 4903 002c DB6B     		ldr	r3, [r3, #60]
 4904              		.loc 1 2956 86
 4905 002e DB08     		lsrs	r3, r3, #3
 4906 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4907              		.loc 1 2956 21
 4908 0034 3A69     		ldr	r2, [r7, #16]
 4909 0036 02FB03F3 		mul	r3, r2, r3
 4910              		.loc 1 2956 10
 4911 003a 07EE903A 		vmov	s15, r3	@ int
 4912 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4913 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 4914              		.loc 1 2958 6
 4915 0046 7B69     		ldr	r3, [r7, #20]
 4916 0048 002B     		cmp	r3, #0
 4917 004a 00F01181 		beq	.L470
2959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4918              		.loc 1 2960 5
 4919 004e BB69     		ldr	r3, [r7, #24]
 4920 0050 022B     		cmp	r3, #2
 4921 0052 00F08380 		beq	.L471
 4922 0056 BB69     		ldr	r3, [r7, #24]
 4923 0058 022B     		cmp	r3, #2
 4924 005a 00F2A180 		bhi	.L472
 4925 005e BB69     		ldr	r3, [r7, #24]
 4926 0060 002B     		cmp	r3, #0
 4927 0062 03D0     		beq	.L473
 4928 0064 BB69     		ldr	r3, [r7, #24]
 4929 0066 012B     		cmp	r3, #1
 4930 0068 56D0     		beq	.L474
 4931 006a 99E0     		b	.L472
 4932              	.L473:
2961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4933              		.loc 1 2965 13
 4934 006c 884B     		ldr	r3, .L480
 4935 006e 1B68     		ldr	r3, [r3]
 4936 0070 03F02003 		and	r3, r3, #32
 4937              		.loc 1 2965 12
 4938 0074 002B     		cmp	r3, #0
 4939 0076 2DD0     		beq	.L475
2966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4940              		.loc 1 2967 37
 4941 0078 854B     		ldr	r3, .L480
 4942 007a 1B68     		ldr	r3, [r3]
 4943              		.loc 1 2967 65
 4944 007c DB08     		lsrs	r3, r3, #3
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 141


 4945 007e 03F00303 		and	r3, r3, #3
 4946              		.loc 1 2967 20
 4947 0082 844A     		ldr	r2, .L480+4
 4948 0084 22FA03F3 		lsr	r3, r2, r3
 4949 0088 BB60     		str	r3, [r7, #8]
2968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC
 4950              		.loc 1 2968 22
 4951 008a BB68     		ldr	r3, [r7, #8]
 4952 008c 07EE903A 		vmov	s15, r3	@ int
 4953 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4954              		.loc 1 2968 42
 4955 0094 7B69     		ldr	r3, [r7, #20]
 4956 0096 07EE903A 		vmov	s15, r3	@ int
 4957 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4958              		.loc 1 2968 40
 4959 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4960              		.loc 1 2968 84
 4961 00a2 7B4B     		ldr	r3, .L480
 4962 00a4 9B6B     		ldr	r3, [r3, #56]
 4963              		.loc 1 2968 70
 4964 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4965              		.loc 1 2968 61
 4966 00aa 07EE903A 		vmov	s15, r3	@ int
 4967 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4968              		.loc 1 2968 124
 4969 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4970 00b6 DFED785A 		vldr.32	s11, .L480+8
 4971 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4972              		.loc 1 2968 114
 4973 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4974              		.loc 1 2968 143
 4975 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4976 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4977              		.loc 1 2968 19
 4978 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4979 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RC
2973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4980              		.loc 1 2974 9
 4981 00d2 87E0     		b	.L477
 4982              	.L475:
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4983              		.loc 1 2972 43
 4984 00d4 7B69     		ldr	r3, [r7, #20]
 4985 00d6 07EE903A 		vmov	s15, r3	@ int
 4986 00da F8EE677A 		vcvt.f32.u32	s15, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4987              		.loc 1 2972 41
 4988 00de DFED6F6A 		vldr.32	s13, .L480+12
 4989 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4990              		.loc 1 2972 85
 4991 00e6 6A4B     		ldr	r3, .L480
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 142


 4992 00e8 9B6B     		ldr	r3, [r3, #56]
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4993              		.loc 1 2972 71
 4994 00ea C3F30803 		ubfx	r3, r3, #0, #9
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4995              		.loc 1 2972 62
 4996 00ee 07EE903A 		vmov	s15, r3	@ int
 4997 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4998              		.loc 1 2972 125
 4999 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 5000 00fa DFED675A 		vldr.32	s11, .L480+8
 5001 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5002              		.loc 1 2972 115
 5003 0102 76EEA77A 		vadd.f32	s15, s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5004              		.loc 1 2972 144
 5005 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 5006 010a 77EEA67A 		vadd.f32	s15, s15, s13
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5007              		.loc 1 2972 19
 5008 010e 67EE277A 		vmul.f32	s15, s14, s15
 5009 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 5010              		.loc 1 2974 9
 5011 0116 65E0     		b	.L477
 5012              	.L474:
2975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 5013              		.loc 1 2977 41
 5014 0118 7B69     		ldr	r3, [r7, #20]
 5015 011a 07EE903A 		vmov	s15, r3	@ int
 5016 011e F8EE677A 		vcvt.f32.u32	s15, s15
 5017              		.loc 1 2977 39
 5018 0122 DFED5F6A 		vldr.32	s13, .L480+16
 5019 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 5020              		.loc 1 2977 83
 5021 012a 594B     		ldr	r3, .L480
 5022 012c 9B6B     		ldr	r3, [r3, #56]
 5023              		.loc 1 2977 69
 5024 012e C3F30803 		ubfx	r3, r3, #0, #9
 5025              		.loc 1 2977 60
 5026 0132 07EE903A 		vmov	s15, r3	@ int
 5027 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 5028              		.loc 1 2977 123
 5029 013a 97ED036A 		vldr.32	s12, [r7, #12]
 5030 013e DFED565A 		vldr.32	s11, .L480+8
 5031 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 5032              		.loc 1 2977 113
 5033 0146 76EEA77A 		vadd.f32	s15, s13, s15
 5034              		.loc 1 2977 142
 5035 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 5036 014e 77EEA67A 		vadd.f32	s15, s15, s13
 5037              		.loc 1 2977 17
 5038 0152 67EE277A 		vmul.f32	s15, s14, s15
 5039 0156 C7ED077A 		vstr.32	s15, [r7, #28]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 143


2978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5040              		.loc 1 2978 9
 5041 015a 43E0     		b	.L477
 5042              	.L471:
2979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 5043              		.loc 1 2981 41
 5044 015c 7B69     		ldr	r3, [r7, #20]
 5045 015e 07EE903A 		vmov	s15, r3	@ int
 5046 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 5047              		.loc 1 2981 39
 5048 0166 DFED4F6A 		vldr.32	s13, .L480+20
 5049 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 5050              		.loc 1 2981 83
 5051 016e 484B     		ldr	r3, .L480
 5052 0170 9B6B     		ldr	r3, [r3, #56]
 5053              		.loc 1 2981 69
 5054 0172 C3F30803 		ubfx	r3, r3, #0, #9
 5055              		.loc 1 2981 60
 5056 0176 07EE903A 		vmov	s15, r3	@ int
 5057 017a F8EE676A 		vcvt.f32.u32	s13, s15
 5058              		.loc 1 2981 123
 5059 017e 97ED036A 		vldr.32	s12, [r7, #12]
 5060 0182 DFED455A 		vldr.32	s11, .L480+8
 5061 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 5062              		.loc 1 2981 113
 5063 018a 76EEA77A 		vadd.f32	s15, s13, s15
 5064              		.loc 1 2981 142
 5065 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 5066 0192 77EEA67A 		vadd.f32	s15, s15, s13
 5067              		.loc 1 2981 17
 5068 0196 67EE277A 		vmul.f32	s15, s14, s15
 5069 019a C7ED077A 		vstr.32	s15, [r7, #28]
2982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5070              		.loc 1 2982 9
 5071 019e 21E0     		b	.L477
 5072              	.L472:
2983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
2985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 5073              		.loc 1 2985 41
 5074 01a0 7B69     		ldr	r3, [r7, #20]
 5075 01a2 07EE903A 		vmov	s15, r3	@ int
 5076 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 5077              		.loc 1 2985 39
 5078 01aa DFED3D6A 		vldr.32	s13, .L480+16
 5079 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 5080              		.loc 1 2985 83
 5081 01b2 374B     		ldr	r3, .L480
 5082 01b4 9B6B     		ldr	r3, [r3, #56]
 5083              		.loc 1 2985 69
 5084 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 5085              		.loc 1 2985 60
 5086 01ba 07EE903A 		vmov	s15, r3	@ int
 5087 01be F8EE676A 		vcvt.f32.u32	s13, s15
 5088              		.loc 1 2985 123
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 144


 5089 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 5090 01c6 DFED345A 		vldr.32	s11, .L480+8
 5091 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 5092              		.loc 1 2985 113
 5093 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 5094              		.loc 1 2985 142
 5095 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 5096 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 5097              		.loc 1 2985 17
 5098 01da 67EE277A 		vmul.f32	s15, s14, s15
 5099 01de C7ED077A 		vstr.32	s15, [r7, #28]
2986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5100              		.loc 1 2986 9
 5101 01e2 00BF     		nop
 5102              	.L477:
2987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 5103              		.loc 1 2988 92
 5104 01e4 2A4B     		ldr	r3, .L480
 5105 01e6 9B6B     		ldr	r3, [r3, #56]
 5106              		.loc 1 2988 77
 5107 01e8 5B0A     		lsrs	r3, r3, #9
 5108 01ea 03F07F03 		and	r3, r3, #127
 5109              		.loc 1 2988 68
 5110 01ee 07EE903A 		vmov	s15, r3	@ int
 5111 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 5112              		.loc 1 2988 129
 5113 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 5114 01fa 37EE877A 		vadd.f32	s14, s15, s14
 5115              		.loc 1 2988 47
 5116 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 5117 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 5118              		.loc 1 2988 37
 5119 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 5120 020a 17EE902A 		vmov	r2, s15	@ int
 5121              		.loc 1 2988 35
 5122 020e 7B68     		ldr	r3, [r7, #4]
 5123 0210 1A60     		str	r2, [r3]
2989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 5124              		.loc 1 2989 92
 5125 0212 1F4B     		ldr	r3, .L480
 5126 0214 9B6B     		ldr	r3, [r3, #56]
 5127              		.loc 1 2989 77
 5128 0216 1B0C     		lsrs	r3, r3, #16
 5129 0218 03F07F03 		and	r3, r3, #127
 5130              		.loc 1 2989 68
 5131 021c 07EE903A 		vmov	s15, r3	@ int
 5132 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 5133              		.loc 1 2989 129
 5134 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 5135 0228 37EE877A 		vadd.f32	s14, s15, s14
 5136              		.loc 1 2989 47
 5137 022c D7ED076A 		vldr.32	s13, [r7, #28]
 5138 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 5139              		.loc 1 2989 37
 5140 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 5141 0238 17EE902A 		vmov	r2, s15	@ int
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 145


 5142              		.loc 1 2989 35
 5143 023c 7B68     		ldr	r3, [r7, #4]
 5144 023e 5A60     		str	r2, [r3, #4]
2990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 5145              		.loc 1 2990 92
 5146 0240 134B     		ldr	r3, .L480
 5147 0242 9B6B     		ldr	r3, [r3, #56]
 5148              		.loc 1 2990 77
 5149 0244 1B0E     		lsrs	r3, r3, #24
 5150 0246 03F07F03 		and	r3, r3, #127
 5151              		.loc 1 2990 68
 5152 024a 07EE903A 		vmov	s15, r3	@ int
 5153 024e F8EE677A 		vcvt.f32.u32	s15, s15
 5154              		.loc 1 2990 129
 5155 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 5156 0256 37EE877A 		vadd.f32	s14, s15, s14
 5157              		.loc 1 2990 47
 5158 025a D7ED076A 		vldr.32	s13, [r7, #28]
 5159 025e C6EE877A 		vdiv.f32	s15, s13, s14
 5160              		.loc 1 2990 37
 5161 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 5162 0266 17EE902A 		vmov	r2, s15	@ int
 5163              		.loc 1 2990 35
 5164 026a 7B68     		ldr	r3, [r7, #4]
 5165 026c 9A60     		str	r2, [r3, #8]
2991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5166              		.loc 1 2998 1
 5167 026e 08E0     		b	.L479
 5168              	.L470:
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 5169              		.loc 1 2994 35
 5170 0270 7B68     		ldr	r3, [r7, #4]
 5171 0272 0022     		movs	r2, #0
 5172 0274 1A60     		str	r2, [r3]
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 5173              		.loc 1 2995 35
 5174 0276 7B68     		ldr	r3, [r7, #4]
 5175 0278 0022     		movs	r2, #0
 5176 027a 5A60     		str	r2, [r3, #4]
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5177              		.loc 1 2996 35
 5178 027c 7B68     		ldr	r3, [r7, #4]
 5179 027e 0022     		movs	r2, #0
 5180 0280 9A60     		str	r2, [r3, #8]
 5181              	.L479:
 5182              		.loc 1 2998 1
 5183 0282 00BF     		nop
 5184 0284 2437     		adds	r7, r7, #36
 5185              	.LCFI23:
 5186              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 146


 5187 0286 BD46     		mov	sp, r7
 5188              	.LCFI24:
 5189              		.cfi_def_cfa_register 13
 5190              		@ sp needed
 5191 0288 5DF8047B 		ldr	r7, [sp], #4
 5192              	.LCFI25:
 5193              		.cfi_restore 7
 5194              		.cfi_def_cfa_offset 0
 5195 028c 7047     		bx	lr
 5196              	.L481:
 5197 028e 00BF     		.align	2
 5198              	.L480:
 5199 0290 00440258 		.word	1476543488
 5200 0294 0090D003 		.word	64000000
 5201 0298 00000046 		.word	1174405120
 5202 029c 0024744C 		.word	1282679808
 5203 02a0 0024744A 		.word	1249125376
 5204 02a4 20BCBE4B 		.word	1270791200
 5205              		.cfi_endproc
 5206              	.LFE149:
 5208              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 5209              		.align	1
 5210              		.global	HAL_RCCEx_GetPLL3ClockFreq
 5211              		.syntax unified
 5212              		.thumb
 5213              		.thumb_func
 5215              	HAL_RCCEx_GetPLL3ClockFreq:
 5216              	.LFB150:
2999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
3002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
3003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
3004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
3005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
3006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
3007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
3008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
3010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
3011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
3012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
3015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5217              		.loc 1 3015 1
 5218              		.cfi_startproc
 5219              		@ args = 0, pretend = 0, frame = 32
 5220              		@ frame_needed = 1, uses_anonymous_args = 0
 5221              		@ link register save eliminated.
 5222 0000 80B4     		push	{r7}
 5223              	.LCFI26:
 5224              		.cfi_def_cfa_offset 4
 5225              		.cfi_offset 7, -4
 5226 0002 89B0     		sub	sp, sp, #36
 5227              	.LCFI27:
 5228              		.cfi_def_cfa_offset 40
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 147


 5229 0004 00AF     		add	r7, sp, #0
 5230              	.LCFI28:
 5231              		.cfi_def_cfa_register 7
 5232 0006 7860     		str	r0, [r7, #4]
3016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
3017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
3018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
3020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
3021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 5233              		.loc 1 3022 19
 5234 0008 A14B     		ldr	r3, .L493
 5235 000a 9B6A     		ldr	r3, [r3, #40]
 5236              		.loc 1 3022 13
 5237 000c 03F00303 		and	r3, r3, #3
 5238 0010 BB61     		str	r3, [r7, #24]
3023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 5239              		.loc 1 3023 16
 5240 0012 9F4B     		ldr	r3, .L493
 5241 0014 9B6A     		ldr	r3, [r3, #40]
 5242              		.loc 1 3023 51
 5243 0016 1B0D     		lsrs	r3, r3, #20
 5244              		.loc 1 3023 9
 5245 0018 03F03F03 		and	r3, r3, #63
 5246 001c 7B61     		str	r3, [r7, #20]
3024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 5247              		.loc 1 3024 20
 5248 001e 9C4B     		ldr	r3, .L493
 5249 0020 DB6A     		ldr	r3, [r3, #44]
 5250              		.loc 1 3024 56
 5251 0022 1B0A     		lsrs	r3, r3, #8
 5252              		.loc 1 3024 14
 5253 0024 03F00103 		and	r3, r3, #1
 5254 0028 3B61     		str	r3, [r7, #16]
3025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 5255              		.loc 1 3025 50
 5256 002a 994B     		ldr	r3, .L493
 5257 002c 5B6C     		ldr	r3, [r3, #68]
 5258              		.loc 1 3025 86
 5259 002e DB08     		lsrs	r3, r3, #3
 5260 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 5261              		.loc 1 3025 21
 5262 0034 3A69     		ldr	r2, [r7, #16]
 5263 0036 02FB03F3 		mul	r3, r2, r3
 5264              		.loc 1 3025 10
 5265 003a 07EE903A 		vmov	s15, r3	@ int
 5266 003e F8EE677A 		vcvt.f32.u32	s15, s15
 5267 0042 C7ED037A 		vstr.32	s15, [r7, #12]
3026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 5268              		.loc 1 3027 6
 5269 0046 7B69     		ldr	r3, [r7, #20]
 5270 0048 002B     		cmp	r3, #0
 5271 004a 00F01181 		beq	.L483
3028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 148


 5272              		.loc 1 3029 5
 5273 004e BB69     		ldr	r3, [r7, #24]
 5274 0050 022B     		cmp	r3, #2
 5275 0052 00F08380 		beq	.L484
 5276 0056 BB69     		ldr	r3, [r7, #24]
 5277 0058 022B     		cmp	r3, #2
 5278 005a 00F2A180 		bhi	.L485
 5279 005e BB69     		ldr	r3, [r7, #24]
 5280 0060 002B     		cmp	r3, #0
 5281 0062 03D0     		beq	.L486
 5282 0064 BB69     		ldr	r3, [r7, #24]
 5283 0066 012B     		cmp	r3, #1
 5284 0068 56D0     		beq	.L487
 5285 006a 99E0     		b	.L485
 5286              	.L486:
3030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
3032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 5287              		.loc 1 3033 13
 5288 006c 884B     		ldr	r3, .L493
 5289 006e 1B68     		ldr	r3, [r3]
 5290 0070 03F02003 		and	r3, r3, #32
 5291              		.loc 1 3033 12
 5292 0074 002B     		cmp	r3, #0
 5293 0076 2DD0     		beq	.L488
3034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 5294              		.loc 1 3035 37
 5295 0078 854B     		ldr	r3, .L493
 5296 007a 1B68     		ldr	r3, [r3]
 5297              		.loc 1 3035 65
 5298 007c DB08     		lsrs	r3, r3, #3
 5299 007e 03F00303 		and	r3, r3, #3
 5300              		.loc 1 3035 20
 5301 0082 844A     		ldr	r2, .L493+4
 5302 0084 22FA03F3 		lsr	r3, r2, r3
 5303 0088 BB60     		str	r3, [r7, #8]
3036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC
 5304              		.loc 1 3036 22
 5305 008a BB68     		ldr	r3, [r7, #8]
 5306 008c 07EE903A 		vmov	s15, r3	@ int
 5307 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 5308              		.loc 1 3036 42
 5309 0094 7B69     		ldr	r3, [r7, #20]
 5310 0096 07EE903A 		vmov	s15, r3	@ int
 5311 009a F8EE677A 		vcvt.f32.u32	s15, s15
 5312              		.loc 1 3036 40
 5313 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 5314              		.loc 1 3036 84
 5315 00a2 7B4B     		ldr	r3, .L493
 5316 00a4 1B6C     		ldr	r3, [r3, #64]
 5317              		.loc 1 3036 70
 5318 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 5319              		.loc 1 3036 61
 5320 00aa 07EE903A 		vmov	s15, r3	@ int
 5321 00ae F8EE676A 		vcvt.f32.u32	s13, s15
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 149


 5322              		.loc 1 3036 124
 5323 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 5324 00b6 DFED785A 		vldr.32	s11, .L493+8
 5325 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 5326              		.loc 1 3036 114
 5327 00be 76EEA77A 		vadd.f32	s15, s13, s15
 5328              		.loc 1 3036 143
 5329 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 5330 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 5331              		.loc 1 3036 19
 5332 00ca 67EE277A 		vmul.f32	s15, s14, s15
 5333 00ce C7ED077A 		vstr.32	s15, [r7, #28]
3037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
3039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RC
3041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5334              		.loc 1 3042 9
 5335 00d2 87E0     		b	.L490
 5336              	.L488:
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5337              		.loc 1 3040 43
 5338 00d4 7B69     		ldr	r3, [r7, #20]
 5339 00d6 07EE903A 		vmov	s15, r3	@ int
 5340 00da F8EE677A 		vcvt.f32.u32	s15, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5341              		.loc 1 3040 41
 5342 00de DFED6F6A 		vldr.32	s13, .L493+12
 5343 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5344              		.loc 1 3040 85
 5345 00e6 6A4B     		ldr	r3, .L493
 5346 00e8 1B6C     		ldr	r3, [r3, #64]
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5347              		.loc 1 3040 71
 5348 00ea C3F30803 		ubfx	r3, r3, #0, #9
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5349              		.loc 1 3040 62
 5350 00ee 07EE903A 		vmov	s15, r3	@ int
 5351 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5352              		.loc 1 3040 125
 5353 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 5354 00fa DFED675A 		vldr.32	s11, .L493+8
 5355 00fe C6EE257A 		vdiv.f32	s15, s12, s11
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5356              		.loc 1 3040 115
 5357 0102 76EEA77A 		vadd.f32	s15, s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5358              		.loc 1 3040 144
 5359 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 5360 010a 77EEA67A 		vadd.f32	s15, s15, s13
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5361              		.loc 1 3040 19
 5362 010e 67EE277A 		vmul.f32	s15, s14, s15
 5363 0112 C7ED077A 		vstr.32	s15, [r7, #28]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 150


 5364              		.loc 1 3042 9
 5365 0116 65E0     		b	.L490
 5366              	.L487:
3043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
3044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5367              		.loc 1 3044 41
 5368 0118 7B69     		ldr	r3, [r7, #20]
 5369 011a 07EE903A 		vmov	s15, r3	@ int
 5370 011e F8EE677A 		vcvt.f32.u32	s15, s15
 5371              		.loc 1 3044 39
 5372 0122 DFED5F6A 		vldr.32	s13, .L493+16
 5373 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 5374              		.loc 1 3044 83
 5375 012a 594B     		ldr	r3, .L493
 5376 012c 1B6C     		ldr	r3, [r3, #64]
 5377              		.loc 1 3044 69
 5378 012e C3F30803 		ubfx	r3, r3, #0, #9
 5379              		.loc 1 3044 60
 5380 0132 07EE903A 		vmov	s15, r3	@ int
 5381 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 5382              		.loc 1 3044 123
 5383 013a 97ED036A 		vldr.32	s12, [r7, #12]
 5384 013e DFED565A 		vldr.32	s11, .L493+8
 5385 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 5386              		.loc 1 3044 113
 5387 0146 76EEA77A 		vadd.f32	s15, s13, s15
 5388              		.loc 1 3044 142
 5389 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 5390 014e 77EEA67A 		vadd.f32	s15, s15, s13
 5391              		.loc 1 3044 17
 5392 0152 67EE277A 		vmul.f32	s15, s14, s15
 5393 0156 C7ED077A 		vstr.32	s15, [r7, #28]
3045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5394              		.loc 1 3045 9
 5395 015a 43E0     		b	.L490
 5396              	.L484:
3046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
3048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5397              		.loc 1 3048 41
 5398 015c 7B69     		ldr	r3, [r7, #20]
 5399 015e 07EE903A 		vmov	s15, r3	@ int
 5400 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 5401              		.loc 1 3048 39
 5402 0166 DFED4F6A 		vldr.32	s13, .L493+20
 5403 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 5404              		.loc 1 3048 83
 5405 016e 484B     		ldr	r3, .L493
 5406 0170 1B6C     		ldr	r3, [r3, #64]
 5407              		.loc 1 3048 69
 5408 0172 C3F30803 		ubfx	r3, r3, #0, #9
 5409              		.loc 1 3048 60
 5410 0176 07EE903A 		vmov	s15, r3	@ int
 5411 017a F8EE676A 		vcvt.f32.u32	s13, s15
 5412              		.loc 1 3048 123
 5413 017e 97ED036A 		vldr.32	s12, [r7, #12]
 5414 0182 DFED455A 		vldr.32	s11, .L493+8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 151


 5415 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 5416              		.loc 1 3048 113
 5417 018a 76EEA77A 		vadd.f32	s15, s13, s15
 5418              		.loc 1 3048 142
 5419 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 5420 0192 77EEA67A 		vadd.f32	s15, s15, s13
 5421              		.loc 1 3048 17
 5422 0196 67EE277A 		vmul.f32	s15, s14, s15
 5423 019a C7ED077A 		vstr.32	s15, [r7, #28]
3049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5424              		.loc 1 3049 9
 5425 019e 21E0     		b	.L490
 5426              	.L485:
3050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
3052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5427              		.loc 1 3052 41
 5428 01a0 7B69     		ldr	r3, [r7, #20]
 5429 01a2 07EE903A 		vmov	s15, r3	@ int
 5430 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 5431              		.loc 1 3052 39
 5432 01aa DFED3D6A 		vldr.32	s13, .L493+16
 5433 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 5434              		.loc 1 3052 83
 5435 01b2 374B     		ldr	r3, .L493
 5436 01b4 1B6C     		ldr	r3, [r3, #64]
 5437              		.loc 1 3052 69
 5438 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 5439              		.loc 1 3052 60
 5440 01ba 07EE903A 		vmov	s15, r3	@ int
 5441 01be F8EE676A 		vcvt.f32.u32	s13, s15
 5442              		.loc 1 3052 123
 5443 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 5444 01c6 DFED345A 		vldr.32	s11, .L493+8
 5445 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 5446              		.loc 1 3052 113
 5447 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 5448              		.loc 1 3052 142
 5449 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 5450 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 5451              		.loc 1 3052 17
 5452 01da 67EE277A 		vmul.f32	s15, s14, s15
 5453 01de C7ED077A 		vstr.32	s15, [r7, #28]
3053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5454              		.loc 1 3053 9
 5455 01e2 00BF     		nop
 5456              	.L490:
3054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5457              		.loc 1 3055 92
 5458 01e4 2A4B     		ldr	r3, .L493
 5459 01e6 1B6C     		ldr	r3, [r3, #64]
 5460              		.loc 1 3055 77
 5461 01e8 5B0A     		lsrs	r3, r3, #9
 5462 01ea 03F07F03 		and	r3, r3, #127
 5463              		.loc 1 3055 68
 5464 01ee 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 152


 5465 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 5466              		.loc 1 3055 129
 5467 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 5468 01fa 37EE877A 		vadd.f32	s14, s15, s14
 5469              		.loc 1 3055 47
 5470 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 5471 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 5472              		.loc 1 3055 37
 5473 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 5474 020a 17EE902A 		vmov	r2, s15	@ int
 5475              		.loc 1 3055 35
 5476 020e 7B68     		ldr	r3, [r7, #4]
 5477 0210 1A60     		str	r2, [r3]
3056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5478              		.loc 1 3056 92
 5479 0212 1F4B     		ldr	r3, .L493
 5480 0214 1B6C     		ldr	r3, [r3, #64]
 5481              		.loc 1 3056 77
 5482 0216 1B0C     		lsrs	r3, r3, #16
 5483 0218 03F07F03 		and	r3, r3, #127
 5484              		.loc 1 3056 68
 5485 021c 07EE903A 		vmov	s15, r3	@ int
 5486 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 5487              		.loc 1 3056 129
 5488 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 5489 0228 37EE877A 		vadd.f32	s14, s15, s14
 5490              		.loc 1 3056 47
 5491 022c D7ED076A 		vldr.32	s13, [r7, #28]
 5492 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 5493              		.loc 1 3056 37
 5494 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 5495 0238 17EE902A 		vmov	r2, s15	@ int
 5496              		.loc 1 3056 35
 5497 023c 7B68     		ldr	r3, [r7, #4]
 5498 023e 5A60     		str	r2, [r3, #4]
3057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5499              		.loc 1 3057 92
 5500 0240 134B     		ldr	r3, .L493
 5501 0242 1B6C     		ldr	r3, [r3, #64]
 5502              		.loc 1 3057 77
 5503 0244 1B0E     		lsrs	r3, r3, #24
 5504 0246 03F07F03 		and	r3, r3, #127
 5505              		.loc 1 3057 68
 5506 024a 07EE903A 		vmov	s15, r3	@ int
 5507 024e F8EE677A 		vcvt.f32.u32	s15, s15
 5508              		.loc 1 3057 129
 5509 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 5510 0256 37EE877A 		vadd.f32	s14, s15, s14
 5511              		.loc 1 3057 47
 5512 025a D7ED076A 		vldr.32	s13, [r7, #28]
 5513 025e C6EE877A 		vdiv.f32	s15, s13, s14
 5514              		.loc 1 3057 37
 5515 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 5516 0266 17EE902A 		vmov	r2, s15	@ int
 5517              		.loc 1 3057 35
 5518 026a 7B68     		ldr	r3, [r7, #4]
 5519 026c 9A60     		str	r2, [r3, #8]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 153


3058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
3064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5520              		.loc 1 3066 1
 5521 026e 08E0     		b	.L492
 5522              	.L483:
3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 5523              		.loc 1 3061 35
 5524 0270 7B68     		ldr	r3, [r7, #4]
 5525 0272 0022     		movs	r2, #0
 5526 0274 1A60     		str	r2, [r3]
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 5527              		.loc 1 3062 35
 5528 0276 7B68     		ldr	r3, [r7, #4]
 5529 0278 0022     		movs	r2, #0
 5530 027a 5A60     		str	r2, [r3, #4]
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5531              		.loc 1 3063 35
 5532 027c 7B68     		ldr	r3, [r7, #4]
 5533 027e 0022     		movs	r2, #0
 5534 0280 9A60     		str	r2, [r3, #8]
 5535              	.L492:
 5536              		.loc 1 3066 1
 5537 0282 00BF     		nop
 5538 0284 2437     		adds	r7, r7, #36
 5539              	.LCFI29:
 5540              		.cfi_def_cfa_offset 4
 5541 0286 BD46     		mov	sp, r7
 5542              	.LCFI30:
 5543              		.cfi_def_cfa_register 13
 5544              		@ sp needed
 5545 0288 5DF8047B 		ldr	r7, [sp], #4
 5546              	.LCFI31:
 5547              		.cfi_restore 7
 5548              		.cfi_def_cfa_offset 0
 5549 028c 7047     		bx	lr
 5550              	.L494:
 5551 028e 00BF     		.align	2
 5552              	.L493:
 5553 0290 00440258 		.word	1476543488
 5554 0294 0090D003 		.word	64000000
 5555 0298 00000046 		.word	1174405120
 5556 029c 0024744C 		.word	1282679808
 5557 02a0 0024744A 		.word	1249125376
 5558 02a4 20BCBE4B 		.word	1270791200
 5559              		.cfi_endproc
 5560              	.LFE150:
 5562              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 5563              		.align	1
 5564              		.global	HAL_RCCEx_GetPLL1ClockFreq
 5565              		.syntax unified
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 154


 5566              		.thumb
 5567              		.thumb_func
 5569              	HAL_RCCEx_GetPLL1ClockFreq:
 5570              	.LFB151:
3067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
3070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
3071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
3072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
3073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
3074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
3075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
3076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
3078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
3079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
3080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
3083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5571              		.loc 1 3083 1
 5572              		.cfi_startproc
 5573              		@ args = 0, pretend = 0, frame = 32
 5574              		@ frame_needed = 1, uses_anonymous_args = 0
 5575              		@ link register save eliminated.
 5576 0000 80B4     		push	{r7}
 5577              	.LCFI32:
 5578              		.cfi_def_cfa_offset 4
 5579              		.cfi_offset 7, -4
 5580 0002 89B0     		sub	sp, sp, #36
 5581              	.LCFI33:
 5582              		.cfi_def_cfa_offset 40
 5583 0004 00AF     		add	r7, sp, #0
 5584              	.LCFI34:
 5585              		.cfi_def_cfa_register 7
 5586 0006 7860     		str	r0, [r7, #4]
3084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
3085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
3086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 5587              		.loc 1 3087 19
 5588 0008 A04B     		ldr	r3, .L506
 5589 000a 9B6A     		ldr	r3, [r3, #40]
 5590              		.loc 1 3087 13
 5591 000c 03F00303 		and	r3, r3, #3
 5592 0010 BB61     		str	r3, [r7, #24]
3088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 5593              		.loc 1 3088 16
 5594 0012 9E4B     		ldr	r3, .L506
 5595 0014 9B6A     		ldr	r3, [r3, #40]
 5596              		.loc 1 3088 51
 5597 0016 1B09     		lsrs	r3, r3, #4
 5598              		.loc 1 3088 9
 5599 0018 03F03F03 		and	r3, r3, #63
 5600 001c 7B61     		str	r3, [r7, #20]
3089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 155


 5601              		.loc 1 3089 19
 5602 001e 9B4B     		ldr	r3, .L506
 5603 0020 DB6A     		ldr	r3, [r3, #44]
 5604              		.loc 1 3089 14
 5605 0022 03F00103 		and	r3, r3, #1
 5606 0026 3B61     		str	r3, [r7, #16]
3090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 5607              		.loc 1 3090 50
 5608 0028 984B     		ldr	r3, .L506
 5609 002a 5B6B     		ldr	r3, [r3, #52]
 5610              		.loc 1 3090 86
 5611 002c DB08     		lsrs	r3, r3, #3
 5612 002e C3F30C03 		ubfx	r3, r3, #0, #13
 5613              		.loc 1 3090 21
 5614 0032 3A69     		ldr	r2, [r7, #16]
 5615 0034 02FB03F3 		mul	r3, r2, r3
 5616              		.loc 1 3090 10
 5617 0038 07EE903A 		vmov	s15, r3	@ int
 5618 003c F8EE677A 		vcvt.f32.u32	s15, s15
 5619 0040 C7ED037A 		vstr.32	s15, [r7, #12]
3091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 5620              		.loc 1 3092 6
 5621 0044 7B69     		ldr	r3, [r7, #20]
 5622 0046 002B     		cmp	r3, #0
 5623 0048 00F01181 		beq	.L496
3093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 5624              		.loc 1 3094 5
 5625 004c BB69     		ldr	r3, [r7, #24]
 5626 004e 022B     		cmp	r3, #2
 5627 0050 00F08380 		beq	.L497
 5628 0054 BB69     		ldr	r3, [r7, #24]
 5629 0056 022B     		cmp	r3, #2
 5630 0058 00F2A180 		bhi	.L498
 5631 005c BB69     		ldr	r3, [r7, #24]
 5632 005e 002B     		cmp	r3, #0
 5633 0060 03D0     		beq	.L499
 5634 0062 BB69     		ldr	r3, [r7, #24]
 5635 0064 012B     		cmp	r3, #1
 5636 0066 56D0     		beq	.L500
 5637 0068 99E0     		b	.L498
 5638              	.L499:
3095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
3098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 5639              		.loc 1 3099 13
 5640 006a 884B     		ldr	r3, .L506
 5641 006c 1B68     		ldr	r3, [r3]
 5642 006e 03F02003 		and	r3, r3, #32
 5643              		.loc 1 3099 12
 5644 0072 002B     		cmp	r3, #0
 5645 0074 2DD0     		beq	.L501
3100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 156


 5646              		.loc 1 3101 37
 5647 0076 854B     		ldr	r3, .L506
 5648 0078 1B68     		ldr	r3, [r3]
 5649              		.loc 1 3101 65
 5650 007a DB08     		lsrs	r3, r3, #3
 5651 007c 03F00303 		and	r3, r3, #3
 5652              		.loc 1 3101 20
 5653 0080 834A     		ldr	r2, .L506+4
 5654 0082 22FA03F3 		lsr	r3, r2, r3
 5655 0086 BB60     		str	r3, [r7, #8]
3102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC
 5656              		.loc 1 3102 22
 5657 0088 BB68     		ldr	r3, [r7, #8]
 5658 008a 07EE903A 		vmov	s15, r3	@ int
 5659 008e F8EE676A 		vcvt.f32.u32	s13, s15
 5660              		.loc 1 3102 42
 5661 0092 7B69     		ldr	r3, [r7, #20]
 5662 0094 07EE903A 		vmov	s15, r3	@ int
 5663 0098 F8EE677A 		vcvt.f32.u32	s15, s15
 5664              		.loc 1 3102 40
 5665 009c 86EEA77A 		vdiv.f32	s14, s13, s15
 5666              		.loc 1 3102 84
 5667 00a0 7A4B     		ldr	r3, .L506
 5668 00a2 1B6B     		ldr	r3, [r3, #48]
 5669              		.loc 1 3102 70
 5670 00a4 C3F30803 		ubfx	r3, r3, #0, #9
 5671              		.loc 1 3102 61
 5672 00a8 07EE903A 		vmov	s15, r3	@ int
 5673 00ac F8EE676A 		vcvt.f32.u32	s13, s15
 5674              		.loc 1 3102 124
 5675 00b0 97ED036A 		vldr.32	s12, [r7, #12]
 5676 00b4 DFED775A 		vldr.32	s11, .L506+8
 5677 00b8 C6EE257A 		vdiv.f32	s15, s12, s11
 5678              		.loc 1 3102 114
 5679 00bc 76EEA77A 		vadd.f32	s15, s13, s15
 5680              		.loc 1 3102 143
 5681 00c0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5682 00c4 77EEA67A 		vadd.f32	s15, s15, s13
 5683              		.loc 1 3102 19
 5684 00c8 67EE277A 		vmul.f32	s15, s14, s15
 5685 00cc C7ED077A 		vstr.32	s15, [r7, #28]
3103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
3105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RC
3107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5686              		.loc 1 3108 9
 5687 00d0 87E0     		b	.L503
 5688              	.L501:
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5689              		.loc 1 3106 43
 5690 00d2 7B69     		ldr	r3, [r7, #20]
 5691 00d4 07EE903A 		vmov	s15, r3	@ int
 5692 00d8 F8EE677A 		vcvt.f32.u32	s15, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5693              		.loc 1 3106 41
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 157


 5694 00dc DFED6E6A 		vldr.32	s13, .L506+12
 5695 00e0 86EEA77A 		vdiv.f32	s14, s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5696              		.loc 1 3106 85
 5697 00e4 694B     		ldr	r3, .L506
 5698 00e6 1B6B     		ldr	r3, [r3, #48]
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5699              		.loc 1 3106 71
 5700 00e8 C3F30803 		ubfx	r3, r3, #0, #9
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5701              		.loc 1 3106 62
 5702 00ec 07EE903A 		vmov	s15, r3	@ int
 5703 00f0 F8EE676A 		vcvt.f32.u32	s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5704              		.loc 1 3106 125
 5705 00f4 97ED036A 		vldr.32	s12, [r7, #12]
 5706 00f8 DFED665A 		vldr.32	s11, .L506+8
 5707 00fc C6EE257A 		vdiv.f32	s15, s12, s11
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5708              		.loc 1 3106 115
 5709 0100 76EEA77A 		vadd.f32	s15, s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5710              		.loc 1 3106 144
 5711 0104 F7EE006A 		vmov.f32	s13, #1.0e+0
 5712 0108 77EEA67A 		vadd.f32	s15, s15, s13
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5713              		.loc 1 3106 19
 5714 010c 67EE277A 		vmul.f32	s15, s14, s15
 5715 0110 C7ED077A 		vstr.32	s15, [r7, #28]
 5716              		.loc 1 3108 9
 5717 0114 65E0     		b	.L503
 5718              	.L500:
3109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
3110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5719              		.loc 1 3110 41
 5720 0116 7B69     		ldr	r3, [r7, #20]
 5721 0118 07EE903A 		vmov	s15, r3	@ int
 5722 011c F8EE677A 		vcvt.f32.u32	s15, s15
 5723              		.loc 1 3110 39
 5724 0120 DFED5E6A 		vldr.32	s13, .L506+16
 5725 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 5726              		.loc 1 3110 83
 5727 0128 584B     		ldr	r3, .L506
 5728 012a 1B6B     		ldr	r3, [r3, #48]
 5729              		.loc 1 3110 69
 5730 012c C3F30803 		ubfx	r3, r3, #0, #9
 5731              		.loc 1 3110 60
 5732 0130 07EE903A 		vmov	s15, r3	@ int
 5733 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 5734              		.loc 1 3110 123
 5735 0138 97ED036A 		vldr.32	s12, [r7, #12]
 5736 013c DFED555A 		vldr.32	s11, .L506+8
 5737 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 5738              		.loc 1 3110 113
 5739 0144 76EEA77A 		vadd.f32	s15, s13, s15
 5740              		.loc 1 3110 142
 5741 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 158


 5742 014c 77EEA67A 		vadd.f32	s15, s15, s13
 5743              		.loc 1 3110 17
 5744 0150 67EE277A 		vmul.f32	s15, s14, s15
 5745 0154 C7ED077A 		vstr.32	s15, [r7, #28]
3111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5746              		.loc 1 3111 9
 5747 0158 43E0     		b	.L503
 5748              	.L497:
3112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
3114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5749              		.loc 1 3114 41
 5750 015a 7B69     		ldr	r3, [r7, #20]
 5751 015c 07EE903A 		vmov	s15, r3	@ int
 5752 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 5753              		.loc 1 3114 39
 5754 0164 DFED4E6A 		vldr.32	s13, .L506+20
 5755 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 5756              		.loc 1 3114 83
 5757 016c 474B     		ldr	r3, .L506
 5758 016e 1B6B     		ldr	r3, [r3, #48]
 5759              		.loc 1 3114 69
 5760 0170 C3F30803 		ubfx	r3, r3, #0, #9
 5761              		.loc 1 3114 60
 5762 0174 07EE903A 		vmov	s15, r3	@ int
 5763 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 5764              		.loc 1 3114 123
 5765 017c 97ED036A 		vldr.32	s12, [r7, #12]
 5766 0180 DFED445A 		vldr.32	s11, .L506+8
 5767 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 5768              		.loc 1 3114 113
 5769 0188 76EEA77A 		vadd.f32	s15, s13, s15
 5770              		.loc 1 3114 142
 5771 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 5772 0190 77EEA67A 		vadd.f32	s15, s15, s13
 5773              		.loc 1 3114 17
 5774 0194 67EE277A 		vmul.f32	s15, s14, s15
 5775 0198 C7ED077A 		vstr.32	s15, [r7, #28]
3115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5776              		.loc 1 3115 9
 5777 019c 21E0     		b	.L503
 5778              	.L498:
3116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
3118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5779              		.loc 1 3118 41
 5780 019e 7B69     		ldr	r3, [r7, #20]
 5781 01a0 07EE903A 		vmov	s15, r3	@ int
 5782 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 5783              		.loc 1 3118 39
 5784 01a8 DFED3B6A 		vldr.32	s13, .L506+12
 5785 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 5786              		.loc 1 3118 83
 5787 01b0 364B     		ldr	r3, .L506
 5788 01b2 1B6B     		ldr	r3, [r3, #48]
 5789              		.loc 1 3118 69
 5790 01b4 C3F30803 		ubfx	r3, r3, #0, #9
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 159


 5791              		.loc 1 3118 60
 5792 01b8 07EE903A 		vmov	s15, r3	@ int
 5793 01bc F8EE676A 		vcvt.f32.u32	s13, s15
 5794              		.loc 1 3118 123
 5795 01c0 97ED036A 		vldr.32	s12, [r7, #12]
 5796 01c4 DFED335A 		vldr.32	s11, .L506+8
 5797 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 5798              		.loc 1 3118 113
 5799 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 5800              		.loc 1 3118 142
 5801 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5802 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 5803              		.loc 1 3118 17
 5804 01d8 67EE277A 		vmul.f32	s15, s14, s15
 5805 01dc C7ED077A 		vstr.32	s15, [r7, #28]
3119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5806              		.loc 1 3119 9
 5807 01e0 00BF     		nop
 5808              	.L503:
3120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5809              		.loc 1 3122 92
 5810 01e2 2A4B     		ldr	r3, .L506
 5811 01e4 1B6B     		ldr	r3, [r3, #48]
 5812              		.loc 1 3122 77
 5813 01e6 5B0A     		lsrs	r3, r3, #9
 5814 01e8 03F07F03 		and	r3, r3, #127
 5815              		.loc 1 3122 68
 5816 01ec 07EE903A 		vmov	s15, r3	@ int
 5817 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 5818              		.loc 1 3122 129
 5819 01f4 B7EE007A 		vmov.f32	s14, #1.0e+0
 5820 01f8 37EE877A 		vadd.f32	s14, s15, s14
 5821              		.loc 1 3122 47
 5822 01fc D7ED076A 		vldr.32	s13, [r7, #28]
 5823 0200 C6EE877A 		vdiv.f32	s15, s13, s14
 5824              		.loc 1 3122 37
 5825 0204 FCEEE77A 		vcvt.u32.f32	s15, s15
 5826 0208 17EE902A 		vmov	r2, s15	@ int
 5827              		.loc 1 3122 35
 5828 020c 7B68     		ldr	r3, [r7, #4]
 5829 020e 1A60     		str	r2, [r3]
3123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5830              		.loc 1 3123 92
 5831 0210 1E4B     		ldr	r3, .L506
 5832 0212 1B6B     		ldr	r3, [r3, #48]
 5833              		.loc 1 3123 77
 5834 0214 1B0C     		lsrs	r3, r3, #16
 5835 0216 03F07F03 		and	r3, r3, #127
 5836              		.loc 1 3123 68
 5837 021a 07EE903A 		vmov	s15, r3	@ int
 5838 021e F8EE677A 		vcvt.f32.u32	s15, s15
 5839              		.loc 1 3123 129
 5840 0222 B7EE007A 		vmov.f32	s14, #1.0e+0
 5841 0226 37EE877A 		vadd.f32	s14, s15, s14
 5842              		.loc 1 3123 47
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 160


 5843 022a D7ED076A 		vldr.32	s13, [r7, #28]
 5844 022e C6EE877A 		vdiv.f32	s15, s13, s14
 5845              		.loc 1 3123 37
 5846 0232 FCEEE77A 		vcvt.u32.f32	s15, s15
 5847 0236 17EE902A 		vmov	r2, s15	@ int
 5848              		.loc 1 3123 35
 5849 023a 7B68     		ldr	r3, [r7, #4]
 5850 023c 5A60     		str	r2, [r3, #4]
3124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5851              		.loc 1 3124 92
 5852 023e 134B     		ldr	r3, .L506
 5853 0240 1B6B     		ldr	r3, [r3, #48]
 5854              		.loc 1 3124 77
 5855 0242 1B0E     		lsrs	r3, r3, #24
 5856 0244 03F07F03 		and	r3, r3, #127
 5857              		.loc 1 3124 68
 5858 0248 07EE903A 		vmov	s15, r3	@ int
 5859 024c F8EE677A 		vcvt.f32.u32	s15, s15
 5860              		.loc 1 3124 129
 5861 0250 B7EE007A 		vmov.f32	s14, #1.0e+0
 5862 0254 37EE877A 		vadd.f32	s14, s15, s14
 5863              		.loc 1 3124 47
 5864 0258 D7ED076A 		vldr.32	s13, [r7, #28]
 5865 025c C6EE877A 		vdiv.f32	s15, s13, s14
 5866              		.loc 1 3124 37
 5867 0260 FCEEE77A 		vcvt.u32.f32	s15, s15
 5868 0264 17EE902A 		vmov	r2, s15	@ int
 5869              		.loc 1 3124 35
 5870 0268 7B68     		ldr	r3, [r7, #4]
 5871 026a 9A60     		str	r2, [r3, #8]
3125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
3131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5872              		.loc 1 3133 1
 5873 026c 08E0     		b	.L505
 5874              	.L496:
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 5875              		.loc 1 3128 35
 5876 026e 7B68     		ldr	r3, [r7, #4]
 5877 0270 0022     		movs	r2, #0
 5878 0272 1A60     		str	r2, [r3]
3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 5879              		.loc 1 3129 35
 5880 0274 7B68     		ldr	r3, [r7, #4]
 5881 0276 0022     		movs	r2, #0
 5882 0278 5A60     		str	r2, [r3, #4]
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5883              		.loc 1 3130 35
 5884 027a 7B68     		ldr	r3, [r7, #4]
 5885 027c 0022     		movs	r2, #0
 5886 027e 9A60     		str	r2, [r3, #8]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 161


 5887              	.L505:
 5888              		.loc 1 3133 1
 5889 0280 00BF     		nop
 5890 0282 2437     		adds	r7, r7, #36
 5891              	.LCFI35:
 5892              		.cfi_def_cfa_offset 4
 5893 0284 BD46     		mov	sp, r7
 5894              	.LCFI36:
 5895              		.cfi_def_cfa_register 13
 5896              		@ sp needed
 5897 0286 5DF8047B 		ldr	r7, [sp], #4
 5898              	.LCFI37:
 5899              		.cfi_restore 7
 5900              		.cfi_def_cfa_offset 0
 5901 028a 7047     		bx	lr
 5902              	.L507:
 5903              		.align	2
 5904              	.L506:
 5905 028c 00440258 		.word	1476543488
 5906 0290 0090D003 		.word	64000000
 5907 0294 00000046 		.word	1174405120
 5908 0298 0024744C 		.word	1282679808
 5909 029c 0024744A 		.word	1249125376
 5910 02a0 20BCBE4B 		.word	1270791200
 5911              		.cfi_endproc
 5912              	.LFE151:
 5914              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 5915              		.align	1
 5916              		.global	HAL_RCCEx_GetD1SysClockFreq
 5917              		.syntax unified
 5918              		.thumb
 5919              		.thumb_func
 5921              	HAL_RCCEx_GetD1SysClockFreq:
 5922              	.LFB152:
3134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main System frequency
3137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time System clock changes, this function must be called to update the
3138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right core clock value. Otherwise, any configuration based on this function will be inc
3139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
3140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
3141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
3142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
3144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5923              		.loc 1 3144 1
 5924              		.cfi_startproc
 5925              		@ args = 0, pretend = 0, frame = 8
 5926              		@ frame_needed = 1, uses_anonymous_args = 0
 5927 0000 80B5     		push	{r7, lr}
 5928              	.LCFI38:
 5929              		.cfi_def_cfa_offset 8
 5930              		.cfi_offset 7, -8
 5931              		.cfi_offset 14, -4
 5932 0002 82B0     		sub	sp, sp, #8
 5933              	.LCFI39:
 5934              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 162


 5935 0004 00AF     		add	r7, sp, #0
 5936              	.LCFI40:
 5937              		.cfi_def_cfa_register 7
3145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t common_system_clock;
3146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1CPRE)
3148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 5938              		.loc 1 3148 25
 5939 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 5940 000a 0246     		mov	r2, r0
 5941              		.loc 1 3148 76 discriminator 1
 5942 000c 104B     		ldr	r3, .L510
 5943 000e 9B69     		ldr	r3, [r3, #24]
 5944              		.loc 1 3148 106 discriminator 1
 5945 0010 1B0A     		lsrs	r3, r3, #8
 5946 0012 03F00F03 		and	r3, r3, #15
 5947              		.loc 1 3148 71 discriminator 1
 5948 0016 0F49     		ldr	r1, .L510+4
 5949 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 5950              		.loc 1 3148 132 discriminator 1
 5951 001a 03F01F03 		and	r3, r3, #31
 5952              		.loc 1 3148 23 discriminator 1
 5953 001e 22FA03F3 		lsr	r3, r2, r3
 5954 0022 7B60     		str	r3, [r7, #4]
3149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
3151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Update the SystemD2Clock global variable */
3154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_HPRE)
3155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC
 5955              		.loc 1 3155 66
 5956 0024 0A4B     		ldr	r3, .L510
 5957 0026 9B69     		ldr	r3, [r3, #24]
 5958              		.loc 1 3155 94
 5959 0028 03F00F03 		and	r3, r3, #15
 5960              		.loc 1 3155 61
 5961 002c 094A     		ldr	r2, .L510+4
 5962 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 5963              		.loc 1 3155 119
 5964 0030 03F01F03 		and	r3, r3, #31
 5965              		.loc 1 3155 40
 5966 0034 7A68     		ldr	r2, [r7, #4]
 5967 0036 22FA03F3 		lsr	r3, r2, r3
 5968              		.loc 1 3155 17
 5969 003a 074A     		ldr	r2, .L510+8
 5970 003c 1360     		str	r3, [r2]
3156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> R
3158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = SystemD2Clock;
3162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = common_system_clock;
 5971              		.loc 1 3163 19
 5972 003e 074A     		ldr	r2, .L510+12
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 163


 5973 0040 7B68     		ldr	r3, [r7, #4]
 5974 0042 1360     		str	r3, [r2]
3164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return common_system_clock;
 5975              		.loc 1 3166 10
 5976 0044 7B68     		ldr	r3, [r7, #4]
3167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5977              		.loc 1 3167 1
 5978 0046 1846     		mov	r0, r3
 5979 0048 0837     		adds	r7, r7, #8
 5980              	.LCFI41:
 5981              		.cfi_def_cfa_offset 8
 5982 004a BD46     		mov	sp, r7
 5983              	.LCFI42:
 5984              		.cfi_def_cfa_register 13
 5985              		@ sp needed
 5986 004c 80BD     		pop	{r7, pc}
 5987              	.L511:
 5988 004e 00BF     		.align	2
 5989              	.L510:
 5990 0050 00440258 		.word	1476543488
 5991 0054 00000000 		.word	D1CorePrescTable
 5992 0058 00000000 		.word	SystemD2Clock
 5993 005c 00000000 		.word	SystemCoreClock
 5994              		.cfi_endproc
 5995              	.LFE152:
 5997              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5998              		.align	1
 5999              		.global	HAL_RCCEx_EnableLSECSS
 6000              		.syntax unified
 6001              		.thumb
 6002              		.thumb_func
 6004              	HAL_RCCEx_EnableLSECSS:
 6005              	.LFB153:
3168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions
3173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
3174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
3175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
3178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
3179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
3180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
3181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
3184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6006              		.loc 1 3184 1
 6007              		.cfi_startproc
 6008              		@ args = 0, pretend = 0, frame = 0
 6009              		@ frame_needed = 1, uses_anonymous_args = 0
 6010              		@ link register save eliminated.
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 164


 6011 0000 80B4     		push	{r7}
 6012              	.LCFI43:
 6013              		.cfi_def_cfa_offset 4
 6014              		.cfi_offset 7, -4
 6015 0002 00AF     		add	r7, sp, #0
 6016              	.LCFI44:
 6017              		.cfi_def_cfa_register 7
3185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 6018              		.loc 1 3185 3
 6019 0004 054B     		ldr	r3, .L513
 6020 0006 1B6F     		ldr	r3, [r3, #112]
 6021 0008 044A     		ldr	r2, .L513
 6022 000a 43F02003 		orr	r3, r3, #32
 6023 000e 1367     		str	r3, [r2, #112]
3186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6024              		.loc 1 3186 1
 6025 0010 00BF     		nop
 6026 0012 BD46     		mov	sp, r7
 6027              	.LCFI45:
 6028              		.cfi_def_cfa_register 13
 6029              		@ sp needed
 6030 0014 5DF8047B 		ldr	r7, [sp], #4
 6031              	.LCFI46:
 6032              		.cfi_restore 7
 6033              		.cfi_def_cfa_offset 0
 6034 0018 7047     		bx	lr
 6035              	.L514:
 6036 001a 00BF     		.align	2
 6037              	.L513:
 6038 001c 00440258 		.word	1476543488
 6039              		.cfi_endproc
 6040              	.LFE153:
 6042              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 6043              		.align	1
 6044              		.global	HAL_RCCEx_DisableLSECSS
 6045              		.syntax unified
 6046              		.thumb
 6047              		.thumb_func
 6049              	HAL_RCCEx_DisableLSECSS:
 6050              	.LFB154:
3187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
3190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
3191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
3194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6051              		.loc 1 3194 1
 6052              		.cfi_startproc
 6053              		@ args = 0, pretend = 0, frame = 0
 6054              		@ frame_needed = 1, uses_anonymous_args = 0
 6055              		@ link register save eliminated.
 6056 0000 80B4     		push	{r7}
 6057              	.LCFI47:
 6058              		.cfi_def_cfa_offset 4
 6059              		.cfi_offset 7, -4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 165


 6060 0002 00AF     		add	r7, sp, #0
 6061              	.LCFI48:
 6062              		.cfi_def_cfa_register 7
3195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 6063              		.loc 1 3195 3
 6064 0004 084B     		ldr	r3, .L516
 6065 0006 1B6F     		ldr	r3, [r3, #112]
 6066 0008 074A     		ldr	r2, .L516
 6067 000a 23F02003 		bic	r3, r3, #32
 6068 000e 1367     		str	r3, [r2, #112]
3196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
3197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 6069              		.loc 1 3197 3
 6070 0010 054B     		ldr	r3, .L516
 6071 0012 1B6E     		ldr	r3, [r3, #96]
 6072 0014 044A     		ldr	r2, .L516
 6073 0016 23F40073 		bic	r3, r3, #512
 6074 001a 1366     		str	r3, [r2, #96]
3198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6075              		.loc 1 3198 1
 6076 001c 00BF     		nop
 6077 001e BD46     		mov	sp, r7
 6078              	.LCFI49:
 6079              		.cfi_def_cfa_register 13
 6080              		@ sp needed
 6081 0020 5DF8047B 		ldr	r7, [sp], #4
 6082              	.LCFI50:
 6083              		.cfi_restore 7
 6084              		.cfi_def_cfa_offset 0
 6085 0024 7047     		bx	lr
 6086              	.L517:
 6087 0026 00BF     		.align	2
 6088              	.L516:
 6089 0028 00440258 		.word	1476543488
 6090              		.cfi_endproc
 6091              	.LFE154:
 6093              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 6094              		.align	1
 6095              		.global	HAL_RCCEx_EnableLSECSS_IT
 6096              		.syntax unified
 6097              		.thumb
 6098              		.thumb_func
 6100              	HAL_RCCEx_EnableLSECSS_IT:
 6101              	.LFB155:
3199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
3202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
3203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
3206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6102              		.loc 1 3206 1
 6103              		.cfi_startproc
 6104              		@ args = 0, pretend = 0, frame = 0
 6105              		@ frame_needed = 1, uses_anonymous_args = 0
 6106              		@ link register save eliminated.
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 166


 6107 0000 80B4     		push	{r7}
 6108              	.LCFI51:
 6109              		.cfi_def_cfa_offset 4
 6110              		.cfi_offset 7, -4
 6111 0002 00AF     		add	r7, sp, #0
 6112              	.LCFI52:
 6113              		.cfi_def_cfa_register 7
3207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
3208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 6114              		.loc 1 3208 3
 6115 0004 114B     		ldr	r3, .L519
 6116 0006 1B6F     		ldr	r3, [r3, #112]
 6117 0008 104A     		ldr	r2, .L519
 6118 000a 43F02003 		orr	r3, r3, #32
 6119 000e 1367     		str	r3, [r2, #112]
3209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
3211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 6120              		.loc 1 3211 3
 6121 0010 0E4B     		ldr	r3, .L519
 6122 0012 1B6E     		ldr	r3, [r3, #96]
 6123 0014 0D4A     		ldr	r2, .L519
 6124 0016 43F40073 		orr	r3, r3, #512
 6125 001a 1366     		str	r3, [r2, #96]
3212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
3214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
3216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 6126              		.loc 1 3217 3
 6127 001c 4FF0B043 		mov	r3, #1476395008
 6128 0020 D3F88030 		ldr	r3, [r3, #128]
 6129 0024 4FF0B042 		mov	r2, #1476395008
 6130 0028 43F48023 		orr	r3, r3, #262144
 6131 002c C2F88030 		str	r3, [r2, #128]
3218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 6132              		.loc 1 3219 3
 6133 0030 4FF0B043 		mov	r3, #1476395008
 6134 0034 1B68     		ldr	r3, [r3]
 6135 0036 4FF0B042 		mov	r2, #1476395008
 6136 003a 43F48023 		orr	r3, r3, #262144
 6137 003e 1360     		str	r3, [r2]
3220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6138              		.loc 1 3220 1
 6139 0040 00BF     		nop
 6140 0042 BD46     		mov	sp, r7
 6141              	.LCFI53:
 6142              		.cfi_def_cfa_register 13
 6143              		@ sp needed
 6144 0044 5DF8047B 		ldr	r7, [sp], #4
 6145              	.LCFI54:
 6146              		.cfi_restore 7
 6147              		.cfi_def_cfa_offset 0
 6148 0048 7047     		bx	lr
 6149              	.L520:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 167


 6150 004a 00BF     		.align	2
 6151              	.L519:
 6152 004c 00440258 		.word	1476543488
 6153              		.cfi_endproc
 6154              	.LFE155:
 6156              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 6157              		.align	1
 6158              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 6159              		.syntax unified
 6160              		.thumb
 6161              		.thumb_func
 6163              	HAL_RCCEx_WakeUpStopCLKConfig:
 6164              	.LFB156:
3221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
3224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
3225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
3227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
3228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
3229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
3230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
3233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6165              		.loc 1 3233 1
 6166              		.cfi_startproc
 6167              		@ args = 0, pretend = 0, frame = 8
 6168              		@ frame_needed = 1, uses_anonymous_args = 0
 6169              		@ link register save eliminated.
 6170 0000 80B4     		push	{r7}
 6171              	.LCFI55:
 6172              		.cfi_def_cfa_offset 4
 6173              		.cfi_offset 7, -4
 6174 0002 83B0     		sub	sp, sp, #12
 6175              	.LCFI56:
 6176              		.cfi_def_cfa_offset 16
 6177 0004 00AF     		add	r7, sp, #0
 6178              	.LCFI57:
 6179              		.cfi_def_cfa_register 7
 6180 0006 7860     		str	r0, [r7, #4]
3234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
3235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 6181              		.loc 1 3236 3
 6182 0008 064B     		ldr	r3, .L522
 6183 000a 1B69     		ldr	r3, [r3, #16]
 6184 000c 23F04002 		bic	r2, r3, #64
 6185 0010 0449     		ldr	r1, .L522
 6186 0012 7B68     		ldr	r3, [r7, #4]
 6187 0014 1343     		orrs	r3, r3, r2
 6188 0016 0B61     		str	r3, [r1, #16]
3237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6189              		.loc 1 3237 1
 6190 0018 00BF     		nop
 6191 001a 0C37     		adds	r7, r7, #12
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 168


 6192              	.LCFI58:
 6193              		.cfi_def_cfa_offset 4
 6194 001c BD46     		mov	sp, r7
 6195              	.LCFI59:
 6196              		.cfi_def_cfa_register 13
 6197              		@ sp needed
 6198 001e 5DF8047B 		ldr	r7, [sp], #4
 6199              	.LCFI60:
 6200              		.cfi_restore 7
 6201              		.cfi_def_cfa_offset 0
 6202 0022 7047     		bx	lr
 6203              	.L523:
 6204              		.align	2
 6205              	.L522:
 6206 0024 00440258 		.word	1476543488
 6207              		.cfi_endproc
 6208              	.LFE156:
 6210              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 6211              		.align	1
 6212              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 6213              		.syntax unified
 6214              		.thumb
 6215              		.thumb_func
 6217              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 6218              	.LFB157:
3238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
3241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
3242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
3244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
3245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
3248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6219              		.loc 1 3248 1
 6220              		.cfi_startproc
 6221              		@ args = 0, pretend = 0, frame = 8
 6222              		@ frame_needed = 1, uses_anonymous_args = 0
 6223              		@ link register save eliminated.
 6224 0000 80B4     		push	{r7}
 6225              	.LCFI61:
 6226              		.cfi_def_cfa_offset 4
 6227              		.cfi_offset 7, -4
 6228 0002 83B0     		sub	sp, sp, #12
 6229              	.LCFI62:
 6230              		.cfi_def_cfa_offset 16
 6231 0004 00AF     		add	r7, sp, #0
 6232              	.LCFI63:
 6233              		.cfi_def_cfa_register 7
 6234 0006 7860     		str	r0, [r7, #4]
3249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
3250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 6235              		.loc 1 3251 3
 6236 0008 064B     		ldr	r3, .L525
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 169


 6237 000a 1B69     		ldr	r3, [r3, #16]
 6238 000c 23F08002 		bic	r2, r3, #128
 6239 0010 0449     		ldr	r1, .L525
 6240 0012 7B68     		ldr	r3, [r7, #4]
 6241 0014 1343     		orrs	r3, r3, r2
 6242 0016 0B61     		str	r3, [r1, #16]
3252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6243              		.loc 1 3252 1
 6244 0018 00BF     		nop
 6245 001a 0C37     		adds	r7, r7, #12
 6246              	.LCFI64:
 6247              		.cfi_def_cfa_offset 4
 6248 001c BD46     		mov	sp, r7
 6249              	.LCFI65:
 6250              		.cfi_def_cfa_register 13
 6251              		@ sp needed
 6252 001e 5DF8047B 		ldr	r7, [sp], #4
 6253              	.LCFI66:
 6254              		.cfi_restore 7
 6255              		.cfi_def_cfa_offset 0
 6256 0022 7047     		bx	lr
 6257              	.L526:
 6258              		.align	2
 6259              	.L525:
 6260 0024 00440258 		.word	1476543488
 6261              		.cfi_endproc
 6262              	.LFE157:
 6264              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 6265              		.align	1
 6266              		.global	HAL_RCCEx_WWDGxSysResetConfig
 6267              		.syntax unified
 6268              		.thumb
 6269              		.thumb_func
 6271              	HAL_RCCEx_WWDGxSysResetConfig:
 6272              	.LFB158:
3253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
3257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
3258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
3260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
3261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
3262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
3266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
3268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
3269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 170


3275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
3276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
3280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
3288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_GCR_WW1RSC)
3292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
3294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6273              		.loc 1 3302 1
 6274              		.cfi_startproc
 6275              		@ args = 0, pretend = 0, frame = 8
 6276              		@ frame_needed = 1, uses_anonymous_args = 0
 6277              		@ link register save eliminated.
 6278 0000 80B4     		push	{r7}
 6279              	.LCFI67:
 6280              		.cfi_def_cfa_offset 4
 6281              		.cfi_offset 7, -4
 6282 0002 83B0     		sub	sp, sp, #12
 6283              	.LCFI68:
 6284              		.cfi_def_cfa_offset 16
 6285 0004 00AF     		add	r7, sp, #0
 6286              	.LCFI69:
 6287              		.cfi_def_cfa_register 7
 6288 0006 7860     		str	r0, [r7, #4]
3303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 6289              		.loc 1 3304 3
 6290 0008 064B     		ldr	r3, .L528
 6291 000a D3F8A020 		ldr	r2, [r3, #160]
 6292 000e 0549     		ldr	r1, .L528
 6293 0010 7B68     		ldr	r3, [r7, #4]
 6294 0012 1343     		orrs	r3, r3, r2
 6295 0014 C1F8A030 		str	r3, [r1, #160]
3305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6296              		.loc 1 3305 1
 6297 0018 00BF     		nop
 6298 001a 0C37     		adds	r7, r7, #12
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 171


 6299              	.LCFI70:
 6300              		.cfi_def_cfa_offset 4
 6301 001c BD46     		mov	sp, r7
 6302              	.LCFI71:
 6303              		.cfi_def_cfa_register 13
 6304              		@ sp needed
 6305 001e 5DF8047B 		ldr	r7, [sp], #4
 6306              	.LCFI72:
 6307              		.cfi_restore 7
 6308              		.cfi_def_cfa_offset 0
 6309 0022 7047     		bx	lr
 6310              	.L529:
 6311              		.align	2
 6312              	.L528:
 6313 0024 00440258 		.word	1476543488
 6314              		.cfi_endproc
 6315              	.LFE158:
 6317              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 6318              		.align	1
 6319              		.global	HAL_RCCEx_CRSConfig
 6320              		.syntax unified
 6321              		.thumb
 6322              		.thumb_func
 6324              	HAL_RCCEx_CRSConfig:
 6325              	.LFB159:
3306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
3314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
3315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
3316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
3317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
3319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
3321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
3322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
3324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
3326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
3328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
3329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
3330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
3331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
3332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
3333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
3334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
3335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
3336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
3337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 172


3338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
3339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
3340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
3341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
3342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
3344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
3345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
3346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
3347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
3349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
3350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
3352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
3353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
3354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
3355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
3356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
3357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
3359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
3360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
3361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
3362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
3363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
3364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
3365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
3366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
3367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
3368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
3369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
3371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
3372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
3374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
3379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
3380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *pInit)
3383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6326              		.loc 1 3383 1
 6327              		.cfi_startproc
 6328              		@ args = 0, pretend = 0, frame = 16
 6329              		@ frame_needed = 1, uses_anonymous_args = 0
 6330 0000 80B5     		push	{r7, lr}
 6331              	.LCFI73:
 6332              		.cfi_def_cfa_offset 8
 6333              		.cfi_offset 7, -8
 6334              		.cfi_offset 14, -4
 6335 0002 84B0     		sub	sp, sp, #16
 6336              	.LCFI74:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 173


 6337              		.cfi_def_cfa_offset 24
 6338 0004 00AF     		add	r7, sp, #0
 6339              	.LCFI75:
 6340              		.cfi_def_cfa_register 7
 6341 0006 7860     		str	r0, [r7, #4]
3384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
3385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
3387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
3388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
3389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
3390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
3391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
3392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
3393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
3395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
3397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 6342              		.loc 1 3397 3
 6343 0008 264B     		ldr	r3, .L533
 6344 000a D3F89430 		ldr	r3, [r3, #148]
 6345 000e 254A     		ldr	r2, .L533
 6346 0010 43F00203 		orr	r3, r3, #2
 6347 0014 C2F89430 		str	r3, [r2, #148]
3398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 6348              		.loc 1 3398 3
 6349 0018 224B     		ldr	r3, .L533
 6350 001a D3F89430 		ldr	r3, [r3, #148]
 6351 001e 214A     		ldr	r2, .L533
 6352 0020 23F00203 		bic	r3, r3, #2
 6353 0024 C2F89430 		str	r3, [r2, #148]
3399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
3401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
3402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
3403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 6354              		.loc 1 3403 8
 6355 0028 FFF7FEFF 		bl	HAL_GetREVID
 6356 002c 0346     		mov	r3, r0
 6357              		.loc 1 3403 6 discriminator 1
 6358 002e 41F20302 		movw	r2, #4099
 6359 0032 9342     		cmp	r3, r2
 6360 0034 0BD8     		bhi	.L531
 6361              		.loc 1 3403 45 discriminator 1
 6362 0036 7B68     		ldr	r3, [r7, #4]
 6363 0038 5B68     		ldr	r3, [r3, #4]
 6364              		.loc 1 3403 36 discriminator 1
 6365 003a B3F1405F 		cmp	r3, #805306368
 6366 003e 06D1     		bne	.L531
3404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
3406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 6367              		.loc 1 3406 19
 6368 0040 7B68     		ldr	r3, [r7, #4]
 6369 0042 1A68     		ldr	r2, [r3]
 6370              		.loc 1 3406 64
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 174


 6371 0044 7B68     		ldr	r3, [r7, #4]
 6372 0046 9B68     		ldr	r3, [r3, #8]
 6373              		.loc 1 3406 11
 6374 0048 1343     		orrs	r3, r3, r2
 6375 004a FB60     		str	r3, [r7, #12]
 6376 004c 08E0     		b	.L532
 6377              	.L531:
3407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 6378              		.loc 1 3410 19
 6379 004e 7B68     		ldr	r3, [r7, #4]
 6380 0050 1A68     		ldr	r2, [r3]
 6381              		.loc 1 3410 38
 6382 0052 7B68     		ldr	r3, [r7, #4]
 6383 0054 5B68     		ldr	r3, [r3, #4]
 6384              		.loc 1 3410 31
 6385 0056 1A43     		orrs	r2, r2, r3
 6386              		.loc 1 3410 54
 6387 0058 7B68     		ldr	r3, [r7, #4]
 6388 005a 9B68     		ldr	r3, [r3, #8]
 6389              		.loc 1 3410 11
 6390 005c 1343     		orrs	r3, r3, r2
 6391 005e FB60     		str	r3, [r7, #12]
 6392              	.L532:
3411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
3413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 6393              		.loc 1 3413 17
 6394 0060 7B68     		ldr	r3, [r7, #4]
 6395 0062 DB68     		ldr	r3, [r3, #12]
 6396              		.loc 1 3413 9
 6397 0064 FA68     		ldr	r2, [r7, #12]
 6398 0066 1343     		orrs	r3, r3, r2
 6399 0068 FB60     		str	r3, [r7, #12]
3414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
3415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 6400              		.loc 1 3415 18
 6401 006a 7B68     		ldr	r3, [r7, #4]
 6402 006c 1B69     		ldr	r3, [r3, #16]
 6403              		.loc 1 3415 36
 6404 006e 1B04     		lsls	r3, r3, #16
 6405              		.loc 1 3415 9
 6406 0070 FA68     		ldr	r2, [r7, #12]
 6407 0072 1343     		orrs	r3, r3, r2
 6408 0074 FB60     		str	r3, [r7, #12]
3416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 6409              		.loc 1 3416 3
 6410 0076 0C4A     		ldr	r2, .L533+4
 6411 0078 FB68     		ldr	r3, [r7, #12]
 6412 007a 5360     		str	r3, [r2, #4]
3417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
3419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
3420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 6413              		.loc 1 3420 3
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 175


 6414 007c 0A4B     		ldr	r3, .L533+4
 6415 007e 1B68     		ldr	r3, [r3]
 6416 0080 23F47C52 		bic	r2, r3, #16128
 6417 0084 7B68     		ldr	r3, [r7, #4]
 6418 0086 5B69     		ldr	r3, [r3, #20]
 6419 0088 1B02     		lsls	r3, r3, #8
 6420 008a 0749     		ldr	r1, .L533+4
 6421 008c 1343     		orrs	r3, r3, r2
 6422 008e 0B60     		str	r3, [r1]
3421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
3423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
3425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 6423              		.loc 1 3425 3
 6424 0090 054B     		ldr	r3, .L533+4
 6425 0092 1B68     		ldr	r3, [r3]
 6426 0094 044A     		ldr	r2, .L533+4
 6427 0096 43F06003 		orr	r3, r3, #96
 6428 009a 1360     		str	r3, [r2]
3426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6429              		.loc 1 3426 1
 6430 009c 00BF     		nop
 6431 009e 1037     		adds	r7, r7, #16
 6432              	.LCFI76:
 6433              		.cfi_def_cfa_offset 8
 6434 00a0 BD46     		mov	sp, r7
 6435              	.LCFI77:
 6436              		.cfi_def_cfa_register 13
 6437              		@ sp needed
 6438 00a2 80BD     		pop	{r7, pc}
 6439              	.L534:
 6440              		.align	2
 6441              	.L533:
 6442 00a4 00440258 		.word	1476543488
 6443 00a8 00840040 		.word	1073775616
 6444              		.cfi_endproc
 6445              	.LFE159:
 6447              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 6448              		.align	1
 6449              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 6450              		.syntax unified
 6451              		.thumb
 6452              		.thumb_func
 6454              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 6455              	.LFB160:
3427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
3430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
3433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6456              		.loc 1 3433 1
 6457              		.cfi_startproc
 6458              		@ args = 0, pretend = 0, frame = 0
 6459              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 176


 6460              		@ link register save eliminated.
 6461 0000 80B4     		push	{r7}
 6462              	.LCFI78:
 6463              		.cfi_def_cfa_offset 4
 6464              		.cfi_offset 7, -4
 6465 0002 00AF     		add	r7, sp, #0
 6466              	.LCFI79:
 6467              		.cfi_def_cfa_register 7
3434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 6468              		.loc 1 3434 3
 6469 0004 054B     		ldr	r3, .L536
 6470 0006 1B68     		ldr	r3, [r3]
 6471 0008 044A     		ldr	r2, .L536
 6472 000a 43F08003 		orr	r3, r3, #128
 6473 000e 1360     		str	r3, [r2]
3435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6474              		.loc 1 3435 1
 6475 0010 00BF     		nop
 6476 0012 BD46     		mov	sp, r7
 6477              	.LCFI80:
 6478              		.cfi_def_cfa_register 13
 6479              		@ sp needed
 6480 0014 5DF8047B 		ldr	r7, [sp], #4
 6481              	.LCFI81:
 6482              		.cfi_restore 7
 6483              		.cfi_def_cfa_offset 0
 6484 0018 7047     		bx	lr
 6485              	.L537:
 6486 001a 00BF     		.align	2
 6487              	.L536:
 6488 001c 00840040 		.word	1073775616
 6489              		.cfi_endproc
 6490              	.LFE160:
 6492              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 6493              		.align	1
 6494              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 6495              		.syntax unified
 6496              		.thumb
 6497              		.thumb_func
 6499              	HAL_RCCEx_CRSGetSynchronizationInfo:
 6500              	.LFB161:
3436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
3439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
3440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
3443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6501              		.loc 1 3443 1
 6502              		.cfi_startproc
 6503              		@ args = 0, pretend = 0, frame = 8
 6504              		@ frame_needed = 1, uses_anonymous_args = 0
 6505              		@ link register save eliminated.
 6506 0000 80B4     		push	{r7}
 6507              	.LCFI82:
 6508              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 177


 6509              		.cfi_offset 7, -4
 6510 0002 83B0     		sub	sp, sp, #12
 6511              	.LCFI83:
 6512              		.cfi_def_cfa_offset 16
 6513 0004 00AF     		add	r7, sp, #0
 6514              	.LCFI84:
 6515              		.cfi_def_cfa_register 7
 6516 0006 7860     		str	r0, [r7, #4]
3444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
3445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
3446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
3448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 6517              		.loc 1 3448 42
 6518 0008 0E4B     		ldr	r3, .L539
 6519 000a 5B68     		ldr	r3, [r3, #4]
 6520              		.loc 1 3448 31
 6521 000c 9AB2     		uxth	r2, r3
 6522              		.loc 1 3448 29
 6523 000e 7B68     		ldr	r3, [r7, #4]
 6524 0010 1A60     		str	r2, [r3]
3449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
3451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 6525              		.loc 1 3451 52
 6526 0012 0C4B     		ldr	r3, .L539
 6527 0014 1B68     		ldr	r3, [r3]
 6528              		.loc 1 3451 41
 6529 0016 1B0A     		lsrs	r3, r3, #8
 6530 0018 03F03F02 		and	r2, r3, #63
 6531              		.loc 1 3451 39
 6532 001c 7B68     		ldr	r3, [r7, #4]
 6533 001e 5A60     		str	r2, [r3, #4]
3452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
3454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 6534              		.loc 1 3454 47
 6535 0020 084B     		ldr	r3, .L539
 6536 0022 9B68     		ldr	r3, [r3, #8]
 6537              		.loc 1 3454 36
 6538 0024 1B0C     		lsrs	r3, r3, #16
 6539 0026 9AB2     		uxth	r2, r3
 6540              		.loc 1 3454 34
 6541 0028 7B68     		ldr	r3, [r7, #4]
 6542 002a 9A60     		str	r2, [r3, #8]
3455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
3457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 6543              		.loc 1 3457 49
 6544 002c 054B     		ldr	r3, .L539
 6545 002e 9B68     		ldr	r3, [r3, #8]
 6546              		.loc 1 3457 38
 6547 0030 03F40042 		and	r2, r3, #32768
 6548              		.loc 1 3457 36
 6549 0034 7B68     		ldr	r3, [r7, #4]
 6550 0036 DA60     		str	r2, [r3, #12]
3458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 178


 6551              		.loc 1 3458 1
 6552 0038 00BF     		nop
 6553 003a 0C37     		adds	r7, r7, #12
 6554              	.LCFI85:
 6555              		.cfi_def_cfa_offset 4
 6556 003c BD46     		mov	sp, r7
 6557              	.LCFI86:
 6558              		.cfi_def_cfa_register 13
 6559              		@ sp needed
 6560 003e 5DF8047B 		ldr	r7, [sp], #4
 6561              	.LCFI87:
 6562              		.cfi_restore 7
 6563              		.cfi_def_cfa_offset 0
 6564 0042 7047     		bx	lr
 6565              	.L540:
 6566              		.align	2
 6567              	.L539:
 6568 0044 00840040 		.word	1073775616
 6569              		.cfi_endproc
 6570              	.LFE161:
 6572              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 6573              		.align	1
 6574              		.global	HAL_RCCEx_CRSWaitSynchronization
 6575              		.syntax unified
 6576              		.thumb
 6577              		.thumb_func
 6579              	HAL_RCCEx_CRSWaitSynchronization:
 6580              	.LFB162:
3459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
3462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
3463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
3464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
3465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
3466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
3467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
3468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
3469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
3470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
3471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
3472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
3473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
3474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
3475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
3476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6581              		.loc 1 3476 1
 6582              		.cfi_startproc
 6583              		@ args = 0, pretend = 0, frame = 16
 6584              		@ frame_needed = 1, uses_anonymous_args = 0
 6585 0000 80B5     		push	{r7, lr}
 6586              	.LCFI88:
 6587              		.cfi_def_cfa_offset 8
 6588              		.cfi_offset 7, -8
 6589              		.cfi_offset 14, -4
 6590 0002 84B0     		sub	sp, sp, #16
 6591              	.LCFI89:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 179


 6592              		.cfi_def_cfa_offset 24
 6593 0004 00AF     		add	r7, sp, #0
 6594              	.LCFI90:
 6595              		.cfi_def_cfa_register 7
 6596 0006 7860     		str	r0, [r7, #4]
3477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 6597              		.loc 1 3477 12
 6598 0008 0023     		movs	r3, #0
 6599 000a FB60     		str	r3, [r7, #12]
3478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
3481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6600              		.loc 1 3481 15
 6601 000c FFF7FEFF 		bl	HAL_GetTick
 6602 0010 B860     		str	r0, [r7, #8]
 6603              	.L550:
3482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
3484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
3485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Timeout != HAL_MAX_DELAY)
 6604              		.loc 1 3486 8
 6605 0012 7B68     		ldr	r3, [r7, #4]
 6606 0014 B3F1FF3F 		cmp	r3, #-1
 6607 0018 0CD0     		beq	.L542
3487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 6608              		.loc 1 3488 13
 6609 001a FFF7FEFF 		bl	HAL_GetTick
 6610 001e 0246     		mov	r2, r0
 6611              		.loc 1 3488 27 discriminator 1
 6612 0020 BB68     		ldr	r3, [r7, #8]
 6613 0022 D31A     		subs	r3, r2, r3
 6614              		.loc 1 3488 10 discriminator 1
 6615 0024 7A68     		ldr	r2, [r7, #4]
 6616 0026 9A42     		cmp	r2, r3
 6617 0028 02D3     		bcc	.L543
 6618              		.loc 1 3488 51 discriminator 1
 6619 002a 7B68     		ldr	r3, [r7, #4]
 6620 002c 002B     		cmp	r3, #0
 6621 002e 01D1     		bne	.L542
 6622              	.L543:
3489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 6623              		.loc 1 3490 19
 6624 0030 0123     		movs	r3, #1
 6625 0032 FB60     		str	r3, [r7, #12]
 6626              	.L542:
3491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
3494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 6627              		.loc 1 3494 9
 6628 0034 2A4B     		ldr	r3, .L552
 6629 0036 9B68     		ldr	r3, [r3, #8]
 6630 0038 03F00103 		and	r3, r3, #1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 180


 6631              		.loc 1 3494 8
 6632 003c 012B     		cmp	r3, #1
 6633 003e 06D1     		bne	.L544
3495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
3497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 6634              		.loc 1 3497 17
 6635 0040 FB68     		ldr	r3, [r7, #12]
 6636 0042 43F00203 		orr	r3, r3, #2
 6637 0046 FB60     		str	r3, [r7, #12]
3498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
3500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 6638              		.loc 1 3500 7 discriminator 2
 6639 0048 254B     		ldr	r3, .L552
 6640 004a 0122     		movs	r2, #1
 6641 004c DA60     		str	r2, [r3, #12]
 6642              	.L544:
3501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
3504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 6643              		.loc 1 3504 9
 6644 004e 244B     		ldr	r3, .L552
 6645 0050 9B68     		ldr	r3, [r3, #8]
 6646 0052 03F00203 		and	r3, r3, #2
 6647              		.loc 1 3504 8
 6648 0056 022B     		cmp	r3, #2
 6649 0058 06D1     		bne	.L545
3505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
3507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 6650              		.loc 1 3507 17
 6651 005a FB68     		ldr	r3, [r7, #12]
 6652 005c 43F00403 		orr	r3, r3, #4
 6653 0060 FB60     		str	r3, [r7, #12]
3508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
3510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 6654              		.loc 1 3510 7 discriminator 2
 6655 0062 1F4B     		ldr	r3, .L552
 6656 0064 0222     		movs	r2, #2
 6657 0066 DA60     		str	r2, [r3, #12]
 6658              	.L545:
3511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
3514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 6659              		.loc 1 3514 9
 6660 0068 1D4B     		ldr	r3, .L552
 6661 006a 9B68     		ldr	r3, [r3, #8]
 6662 006c 03F48063 		and	r3, r3, #1024
 6663              		.loc 1 3514 8
 6664 0070 B3F5806F 		cmp	r3, #1024
 6665 0074 06D1     		bne	.L546
3515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 181


3517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 6666              		.loc 1 3517 17
 6667 0076 FB68     		ldr	r3, [r7, #12]
 6668 0078 43F02003 		orr	r3, r3, #32
 6669 007c FB60     		str	r3, [r7, #12]
3518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 6670              		.loc 1 3520 7 discriminator 1
 6671 007e 184B     		ldr	r3, .L552
 6672 0080 0422     		movs	r2, #4
 6673 0082 DA60     		str	r2, [r3, #12]
 6674              	.L546:
3521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
3524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 6675              		.loc 1 3524 9
 6676 0084 164B     		ldr	r3, .L552
 6677 0086 9B68     		ldr	r3, [r3, #8]
 6678 0088 03F48073 		and	r3, r3, #256
 6679              		.loc 1 3524 8
 6680 008c B3F5807F 		cmp	r3, #256
 6681 0090 06D1     		bne	.L547
3525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 6682              		.loc 1 3527 17
 6683 0092 FB68     		ldr	r3, [r7, #12]
 6684 0094 43F00803 		orr	r3, r3, #8
 6685 0098 FB60     		str	r3, [r7, #12]
3528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 6686              		.loc 1 3530 7 discriminator 1
 6687 009a 114B     		ldr	r3, .L552
 6688 009c 0422     		movs	r2, #4
 6689 009e DA60     		str	r2, [r3, #12]
 6690              	.L547:
3531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
3534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 6691              		.loc 1 3534 9
 6692 00a0 0F4B     		ldr	r3, .L552
 6693 00a2 9B68     		ldr	r3, [r3, #8]
 6694 00a4 03F40073 		and	r3, r3, #512
 6695              		.loc 1 3534 8
 6696 00a8 B3F5007F 		cmp	r3, #512
 6697 00ac 06D1     		bne	.L548
3535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
3537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 6698              		.loc 1 3537 17
 6699 00ae FB68     		ldr	r3, [r7, #12]
 6700 00b0 43F01003 		orr	r3, r3, #16
 6701 00b4 FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 182


3538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
3540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 6702              		.loc 1 3540 7 discriminator 1
 6703 00b6 0A4B     		ldr	r3, .L552
 6704 00b8 0422     		movs	r2, #4
 6705 00ba DA60     		str	r2, [r3, #12]
 6706              	.L548:
3541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
3544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 6707              		.loc 1 3544 9
 6708 00bc 084B     		ldr	r3, .L552
 6709 00be 9B68     		ldr	r3, [r3, #8]
 6710 00c0 03F00803 		and	r3, r3, #8
 6711              		.loc 1 3544 8
 6712 00c4 082B     		cmp	r3, #8
 6713 00c6 02D1     		bne	.L549
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
3547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 6714              		.loc 1 3547 7 discriminator 2
 6715 00c8 054B     		ldr	r3, .L552
 6716 00ca 0822     		movs	r2, #8
 6717 00cc DA60     		str	r2, [r3, #12]
 6718              	.L549:
3548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   while (RCC_CRS_NONE == crsstatus);
 6719              		.loc 1 3550 23
 6720 00ce FB68     		ldr	r3, [r7, #12]
 6721 00d0 002B     		cmp	r3, #0
 6722 00d2 9ED0     		beq	.L550
3551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 6723              		.loc 1 3552 10
 6724 00d4 FB68     		ldr	r3, [r7, #12]
3553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6725              		.loc 1 3553 1
 6726 00d6 1846     		mov	r0, r3
 6727 00d8 1037     		adds	r7, r7, #16
 6728              	.LCFI91:
 6729              		.cfi_def_cfa_offset 8
 6730 00da BD46     		mov	sp, r7
 6731              	.LCFI92:
 6732              		.cfi_def_cfa_register 13
 6733              		@ sp needed
 6734 00dc 80BD     		pop	{r7, pc}
 6735              	.L553:
 6736 00de 00BF     		.align	2
 6737              	.L552:
 6738 00e0 00840040 		.word	1073775616
 6739              		.cfi_endproc
 6740              	.LFE162:
 6742              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 6743              		.align	1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 183


 6744              		.global	HAL_RCCEx_CRS_IRQHandler
 6745              		.syntax unified
 6746              		.thumb
 6747              		.thumb_func
 6749              	HAL_RCCEx_CRS_IRQHandler:
 6750              	.LFB163:
3554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
3557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
3560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6751              		.loc 1 3560 1
 6752              		.cfi_startproc
 6753              		@ args = 0, pretend = 0, frame = 16
 6754              		@ frame_needed = 1, uses_anonymous_args = 0
 6755 0000 80B5     		push	{r7, lr}
 6756              	.LCFI93:
 6757              		.cfi_def_cfa_offset 8
 6758              		.cfi_offset 7, -8
 6759              		.cfi_offset 14, -4
 6760 0002 84B0     		sub	sp, sp, #16
 6761              	.LCFI94:
 6762              		.cfi_def_cfa_offset 24
 6763 0004 00AF     		add	r7, sp, #0
 6764              	.LCFI95:
 6765              		.cfi_def_cfa_register 7
3561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 6766              		.loc 1 3561 12
 6767 0006 0023     		movs	r3, #0
 6768 0008 FB60     		str	r3, [r7, #12]
3562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
3563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 6769              		.loc 1 3563 22
 6770 000a 334B     		ldr	r3, .L563
 6771              		.loc 1 3563 12
 6772 000c 9B68     		ldr	r3, [r3, #8]
 6773 000e BB60     		str	r3, [r7, #8]
3564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 6774              		.loc 1 3564 24
 6775 0010 314B     		ldr	r3, .L563
 6776              		.loc 1 3564 12
 6777 0012 1B68     		ldr	r3, [r3]
 6778 0014 7B60     		str	r3, [r7, #4]
3565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
3567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 6779              		.loc 1 3567 17
 6780 0016 BB68     		ldr	r3, [r7, #8]
 6781 0018 03F00103 		and	r3, r3, #1
 6782              		.loc 1 3567 6
 6783 001c 002B     		cmp	r3, #0
 6784 001e 0AD0     		beq	.L555
 6785              		.loc 1 3567 62 discriminator 1
 6786 0020 7B68     		ldr	r3, [r7, #4]
 6787 0022 03F00103 		and	r3, r3, #1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 184


 6788              		.loc 1 3567 47 discriminator 1
 6789 0026 002B     		cmp	r3, #0
 6790 0028 05D0     		beq	.L555
3568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
3570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 6791              		.loc 1 3570 5
 6792 002a 2B4B     		ldr	r3, .L563
 6793 002c 0122     		movs	r2, #1
 6794 002e DA60     		str	r2, [r3, #12]
3571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 6795              		.loc 1 3573 5
 6796 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 6797 0034 4BE0     		b	.L556
 6798              	.L555:
3574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
3576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 6799              		.loc 1 3576 22
 6800 0036 BB68     		ldr	r3, [r7, #8]
 6801 0038 03F00203 		and	r3, r3, #2
 6802              		.loc 1 3576 11
 6803 003c 002B     		cmp	r3, #0
 6804 003e 0AD0     		beq	.L557
 6805              		.loc 1 3576 69 discriminator 1
 6806 0040 7B68     		ldr	r3, [r7, #4]
 6807 0042 03F00203 		and	r3, r3, #2
 6808              		.loc 1 3576 54 discriminator 1
 6809 0046 002B     		cmp	r3, #0
 6810 0048 05D0     		beq	.L557
3577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
3579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 6811              		.loc 1 3579 5
 6812 004a 234B     		ldr	r3, .L563
 6813 004c 0222     		movs	r2, #2
 6814 004e DA60     		str	r2, [r3, #12]
3580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 6815              		.loc 1 3582 5
 6816 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 6817 0054 3BE0     		b	.L556
 6818              	.L557:
3583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
3585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 6819              		.loc 1 3585 22
 6820 0056 BB68     		ldr	r3, [r7, #8]
 6821 0058 03F00803 		and	r3, r3, #8
 6822              		.loc 1 3585 11
 6823 005c 002B     		cmp	r3, #0
 6824 005e 0AD0     		beq	.L558
 6825              		.loc 1 3585 66 discriminator 1
 6826 0060 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 185


 6827 0062 03F00803 		and	r3, r3, #8
 6828              		.loc 1 3585 51 discriminator 1
 6829 0066 002B     		cmp	r3, #0
 6830 0068 05D0     		beq	.L558
3586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
3588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 6831              		.loc 1 3588 5
 6832 006a 1B4B     		ldr	r3, .L563
 6833 006c 0822     		movs	r2, #8
 6834 006e DA60     		str	r2, [r3, #12]
3589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 6835              		.loc 1 3591 5
 6836 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 6837 0074 2BE0     		b	.L556
 6838              	.L558:
3592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
3594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 6839              		.loc 1 3596 19
 6840 0076 BB68     		ldr	r3, [r7, #8]
 6841 0078 03F00403 		and	r3, r3, #4
 6842              		.loc 1 3596 8
 6843 007c 002B     		cmp	r3, #0
 6844 007e 26D0     		beq	.L562
 6845              		.loc 1 3596 61 discriminator 1
 6846 0080 7B68     		ldr	r3, [r7, #4]
 6847 0082 03F00403 		and	r3, r3, #4
 6848              		.loc 1 3596 46 discriminator 1
 6849 0086 002B     		cmp	r3, #0
 6850 0088 21D0     		beq	.L562
3597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 6851              		.loc 1 3598 20
 6852 008a BB68     		ldr	r3, [r7, #8]
 6853 008c 03F48073 		and	r3, r3, #256
 6854              		.loc 1 3598 10
 6855 0090 002B     		cmp	r3, #0
 6856 0092 03D0     		beq	.L559
3599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 6857              		.loc 1 3600 18
 6858 0094 FB68     		ldr	r3, [r7, #12]
 6859 0096 43F00803 		orr	r3, r3, #8
 6860 009a FB60     		str	r3, [r7, #12]
 6861              	.L559:
3601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 6862              		.loc 1 3602 20
 6863 009c BB68     		ldr	r3, [r7, #8]
 6864 009e 03F40073 		and	r3, r3, #512
 6865              		.loc 1 3602 10
 6866 00a2 002B     		cmp	r3, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 186


 6867 00a4 03D0     		beq	.L560
3603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 6868              		.loc 1 3604 18
 6869 00a6 FB68     		ldr	r3, [r7, #12]
 6870 00a8 43F01003 		orr	r3, r3, #16
 6871 00ac FB60     		str	r3, [r7, #12]
 6872              	.L560:
3605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 6873              		.loc 1 3606 20
 6874 00ae BB68     		ldr	r3, [r7, #8]
 6875 00b0 03F48063 		and	r3, r3, #1024
 6876              		.loc 1 3606 10
 6877 00b4 002B     		cmp	r3, #0
 6878 00b6 03D0     		beq	.L561
3607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 6879              		.loc 1 3608 18
 6880 00b8 FB68     		ldr	r3, [r7, #12]
 6881 00ba 43F02003 		orr	r3, r3, #32
 6882 00be FB60     		str	r3, [r7, #12]
 6883              	.L561:
3609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
3612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 6884              		.loc 1 3612 7
 6885 00c0 054B     		ldr	r3, .L563
 6886 00c2 0422     		movs	r2, #4
 6887 00c4 DA60     		str	r2, [r3, #12]
3613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
3615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 6888              		.loc 1 3615 7
 6889 00c6 F868     		ldr	r0, [r7, #12]
 6890 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
3616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6891              		.loc 1 3618 1
 6892 00cc FFE7     		b	.L562
 6893              	.L556:
 6894              	.L562:
 6895 00ce 00BF     		nop
 6896 00d0 1037     		adds	r7, r7, #16
 6897              	.LCFI96:
 6898              		.cfi_def_cfa_offset 8
 6899 00d2 BD46     		mov	sp, r7
 6900              	.LCFI97:
 6901              		.cfi_def_cfa_register 13
 6902              		@ sp needed
 6903 00d4 80BD     		pop	{r7, pc}
 6904              	.L564:
 6905 00d6 00BF     		.align	2
 6906              	.L563:
 6907 00d8 00840040 		.word	1073775616
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 187


 6908              		.cfi_endproc
 6909              	.LFE163:
 6911              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6912              		.align	1
 6913              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6914              		.syntax unified
 6915              		.thumb
 6916              		.thumb_func
 6918              	HAL_RCCEx_CRS_SyncOkCallback:
 6919              	.LFB164:
3619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
3622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
3625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6920              		.loc 1 3625 1
 6921              		.cfi_startproc
 6922              		@ args = 0, pretend = 0, frame = 0
 6923              		@ frame_needed = 1, uses_anonymous_args = 0
 6924              		@ link register save eliminated.
 6925 0000 80B4     		push	{r7}
 6926              	.LCFI98:
 6927              		.cfi_def_cfa_offset 4
 6928              		.cfi_offset 7, -4
 6929 0002 00AF     		add	r7, sp, #0
 6930              	.LCFI99:
 6931              		.cfi_def_cfa_register 7
3626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
3628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6932              		.loc 1 3629 1
 6933 0004 00BF     		nop
 6934 0006 BD46     		mov	sp, r7
 6935              	.LCFI100:
 6936              		.cfi_def_cfa_register 13
 6937              		@ sp needed
 6938 0008 5DF8047B 		ldr	r7, [sp], #4
 6939              	.LCFI101:
 6940              		.cfi_restore 7
 6941              		.cfi_def_cfa_offset 0
 6942 000c 7047     		bx	lr
 6943              		.cfi_endproc
 6944              	.LFE164:
 6946              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6947              		.align	1
 6948              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6949              		.syntax unified
 6950              		.thumb
 6951              		.thumb_func
 6953              	HAL_RCCEx_CRS_SyncWarnCallback:
 6954              	.LFB165:
3630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 188


3633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
3636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6955              		.loc 1 3636 1
 6956              		.cfi_startproc
 6957              		@ args = 0, pretend = 0, frame = 0
 6958              		@ frame_needed = 1, uses_anonymous_args = 0
 6959              		@ link register save eliminated.
 6960 0000 80B4     		push	{r7}
 6961              	.LCFI102:
 6962              		.cfi_def_cfa_offset 4
 6963              		.cfi_offset 7, -4
 6964 0002 00AF     		add	r7, sp, #0
 6965              	.LCFI103:
 6966              		.cfi_def_cfa_register 7
3637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
3639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6967              		.loc 1 3640 1
 6968 0004 00BF     		nop
 6969 0006 BD46     		mov	sp, r7
 6970              	.LCFI104:
 6971              		.cfi_def_cfa_register 13
 6972              		@ sp needed
 6973 0008 5DF8047B 		ldr	r7, [sp], #4
 6974              	.LCFI105:
 6975              		.cfi_restore 7
 6976              		.cfi_def_cfa_offset 0
 6977 000c 7047     		bx	lr
 6978              		.cfi_endproc
 6979              	.LFE165:
 6981              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6982              		.align	1
 6983              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6984              		.syntax unified
 6985              		.thumb
 6986              		.thumb_func
 6988              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6989              	.LFB166:
3641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
3644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
3647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6990              		.loc 1 3647 1
 6991              		.cfi_startproc
 6992              		@ args = 0, pretend = 0, frame = 0
 6993              		@ frame_needed = 1, uses_anonymous_args = 0
 6994              		@ link register save eliminated.
 6995 0000 80B4     		push	{r7}
 6996              	.LCFI106:
 6997              		.cfi_def_cfa_offset 4
 6998              		.cfi_offset 7, -4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 189


 6999 0002 00AF     		add	r7, sp, #0
 7000              	.LCFI107:
 7001              		.cfi_def_cfa_register 7
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
3650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7002              		.loc 1 3651 1
 7003 0004 00BF     		nop
 7004 0006 BD46     		mov	sp, r7
 7005              	.LCFI108:
 7006              		.cfi_def_cfa_register 13
 7007              		@ sp needed
 7008 0008 5DF8047B 		ldr	r7, [sp], #4
 7009              	.LCFI109:
 7010              		.cfi_restore 7
 7011              		.cfi_def_cfa_offset 0
 7012 000c 7047     		bx	lr
 7013              		.cfi_endproc
 7014              	.LFE166:
 7016              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 7017              		.align	1
 7018              		.weak	HAL_RCCEx_CRS_ErrorCallback
 7019              		.syntax unified
 7020              		.thumb
 7021              		.thumb_func
 7023              	HAL_RCCEx_CRS_ErrorCallback:
 7024              	.LFB167:
3652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
3655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
3656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
3657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
3658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
3659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
3660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
3663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7025              		.loc 1 3663 1
 7026              		.cfi_startproc
 7027              		@ args = 0, pretend = 0, frame = 8
 7028              		@ frame_needed = 1, uses_anonymous_args = 0
 7029              		@ link register save eliminated.
 7030 0000 80B4     		push	{r7}
 7031              	.LCFI110:
 7032              		.cfi_def_cfa_offset 4
 7033              		.cfi_offset 7, -4
 7034 0002 83B0     		sub	sp, sp, #12
 7035              	.LCFI111:
 7036              		.cfi_def_cfa_offset 16
 7037 0004 00AF     		add	r7, sp, #0
 7038              	.LCFI112:
 7039              		.cfi_def_cfa_register 7
 7040 0006 7860     		str	r0, [r7, #4]
3664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 190


3665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
3666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
3669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7041              		.loc 1 3670 1
 7042 0008 00BF     		nop
 7043 000a 0C37     		adds	r7, r7, #12
 7044              	.LCFI113:
 7045              		.cfi_def_cfa_offset 4
 7046 000c BD46     		mov	sp, r7
 7047              	.LCFI114:
 7048              		.cfi_def_cfa_register 13
 7049              		@ sp needed
 7050 000e 5DF8047B 		ldr	r7, [sp], #4
 7051              	.LCFI115:
 7052              		.cfi_restore 7
 7053              		.cfi_def_cfa_offset 0
 7054 0012 7047     		bx	lr
 7055              		.cfi_endproc
 7056              	.LFE167:
 7058              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 7059              		.align	1
 7060              		.syntax unified
 7061              		.thumb
 7062              		.thumb_func
 7064              	RCCEx_PLL2_Config:
 7065              	.LFB168:
3671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions RCCEx Private Functions
3682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
3686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
3687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disabled to apply new parameters
3690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
3694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7066              		.loc 1 3694 1
 7067              		.cfi_startproc
 7068              		@ args = 0, pretend = 0, frame = 16
 7069              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 191


 7070 0000 80B5     		push	{r7, lr}
 7071              	.LCFI116:
 7072              		.cfi_def_cfa_offset 8
 7073              		.cfi_offset 7, -8
 7074              		.cfi_offset 14, -4
 7075 0002 84B0     		sub	sp, sp, #16
 7076              	.LCFI117:
 7077              		.cfi_def_cfa_offset 24
 7078 0004 00AF     		add	r7, sp, #0
 7079              	.LCFI118:
 7080              		.cfi_def_cfa_register 7
 7081 0006 7860     		str	r0, [r7, #4]
 7082 0008 3960     		str	r1, [r7]
3695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 7083              		.loc 1 3697 21
 7084 000a 0023     		movs	r3, #0
 7085 000c FB73     		strb	r3, [r7, #15]
3698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
3700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
3701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
3702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
3703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
3704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
3705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
3706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
3708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 7086              		.loc 1 3708 7
 7087 000e 534B     		ldr	r3, .L579
 7088 0010 9B6A     		ldr	r3, [r3, #40]
 7089 0012 03F00303 		and	r3, r3, #3
 7090              		.loc 1 3708 6
 7091 0016 032B     		cmp	r3, #3
 7092 0018 01D1     		bne	.L570
3709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 7093              		.loc 1 3710 12
 7094 001a 0123     		movs	r3, #1
 7095 001c 99E0     		b	.L571
 7096              	.L570:
3711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
3717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 7097              		.loc 1 3717 5
 7098 001e 4F4B     		ldr	r3, .L579
 7099 0020 1B68     		ldr	r3, [r3]
 7100 0022 4E4A     		ldr	r2, .L579
 7101 0024 23F08063 		bic	r3, r3, #67108864
 7102 0028 1360     		str	r3, [r2]
3718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 192


3719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7103              		.loc 1 3720 17
 7104 002a FFF7FEFF 		bl	HAL_GetTick
 7105 002e B860     		str	r0, [r7, #8]
3721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is disabled */
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 7106              		.loc 1 3723 11
 7107 0030 08E0     		b	.L572
 7108              	.L573:
3724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 7109              		.loc 1 3725 12
 7110 0032 FFF7FEFF 		bl	HAL_GetTick
 7111 0036 0246     		mov	r2, r0
 7112              		.loc 1 3725 26 discriminator 1
 7113 0038 BB68     		ldr	r3, [r7, #8]
 7114 003a D31A     		subs	r3, r2, r3
 7115              		.loc 1 3725 10 discriminator 1
 7116 003c 022B     		cmp	r3, #2
 7117 003e 01D9     		bls	.L572
3726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7118              		.loc 1 3727 16
 7119 0040 0323     		movs	r3, #3
 7120 0042 86E0     		b	.L571
 7121              	.L572:
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7122              		.loc 1 3723 12
 7123 0044 454B     		ldr	r3, .L579
 7124 0046 1B68     		ldr	r3, [r3]
 7125 0048 03F00063 		and	r3, r3, #134217728
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7126              		.loc 1 3723 49
 7127 004c 002B     		cmp	r3, #0
 7128 004e F0D1     		bne	.L573
3728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
3732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 7129              		.loc 1 3732 5
 7130 0050 424B     		ldr	r3, .L579
 7131 0052 9B6A     		ldr	r3, [r3, #40]
 7132 0054 23F47C32 		bic	r2, r3, #258048
 7133 0058 7B68     		ldr	r3, [r7, #4]
 7134 005a 1B68     		ldr	r3, [r3]
 7135 005c 1B03     		lsls	r3, r3, #12
 7136 005e 3F49     		ldr	r1, .L579
 7137 0060 1343     		orrs	r3, r3, r2
 7138 0062 8B62     		str	r3, [r1, #40]
 7139 0064 7B68     		ldr	r3, [r7, #4]
 7140 0066 5B68     		ldr	r3, [r3, #4]
 7141 0068 013B     		subs	r3, r3, #1
 7142 006a C3F30802 		ubfx	r2, r3, #0, #9
 7143 006e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 193


 7144 0070 9B68     		ldr	r3, [r3, #8]
 7145 0072 013B     		subs	r3, r3, #1
 7146 0074 5B02     		lsls	r3, r3, #9
 7147 0076 9BB2     		uxth	r3, r3
 7148 0078 1A43     		orrs	r2, r2, r3
 7149 007a 7B68     		ldr	r3, [r7, #4]
 7150 007c DB68     		ldr	r3, [r3, #12]
 7151 007e 013B     		subs	r3, r3, #1
 7152 0080 1B04     		lsls	r3, r3, #16
 7153 0082 03F4FE03 		and	r3, r3, #8323072
 7154 0086 1A43     		orrs	r2, r2, r3
 7155 0088 7B68     		ldr	r3, [r7, #4]
 7156 008a 1B69     		ldr	r3, [r3, #16]
 7157 008c 013B     		subs	r3, r3, #1
 7158 008e 1B06     		lsls	r3, r3, #24
 7159 0090 03F0FE43 		and	r3, r3, #2130706432
 7160 0094 3149     		ldr	r1, .L579
 7161 0096 1343     		orrs	r3, r3, r2
 7162 0098 8B63     		str	r3, [r1, #56]
3733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
3734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
3735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
3736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
3737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
3739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 7163              		.loc 1 3739 5
 7164 009a 304B     		ldr	r3, .L579
 7165 009c DB6A     		ldr	r3, [r3, #44]
 7166 009e 23F0C002 		bic	r2, r3, #192
 7167 00a2 7B68     		ldr	r3, [r7, #4]
 7168 00a4 5B69     		ldr	r3, [r3, #20]
 7169 00a6 2D49     		ldr	r1, .L579
 7170 00a8 1343     		orrs	r3, r3, r2
 7171 00aa CB62     		str	r3, [r1, #44]
3740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
3742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 7172              		.loc 1 3742 5
 7173 00ac 2B4B     		ldr	r3, .L579
 7174 00ae DB6A     		ldr	r3, [r3, #44]
 7175 00b0 23F02002 		bic	r2, r3, #32
 7176 00b4 7B68     		ldr	r3, [r7, #4]
 7177 00b6 9B69     		ldr	r3, [r3, #24]
 7178 00b8 2849     		ldr	r1, .L579
 7179 00ba 1343     		orrs	r3, r3, r2
 7180 00bc CB62     		str	r3, [r1, #44]
3743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
3745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 7181              		.loc 1 3745 5
 7182 00be 274B     		ldr	r3, .L579
 7183 00c0 DB6A     		ldr	r3, [r3, #44]
 7184 00c2 264A     		ldr	r2, .L579
 7185 00c4 23F01003 		bic	r3, r3, #16
 7186 00c8 D362     		str	r3, [r2, #44]
3746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 194


3747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
3748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 7187              		.loc 1 3748 5
 7188 00ca 244B     		ldr	r3, .L579
 7189 00cc DA6B     		ldr	r2, [r3, #60]
 7190 00ce 244B     		ldr	r3, .L579+4
 7191 00d0 1340     		ands	r3, r3, r2
 7192 00d2 7A68     		ldr	r2, [r7, #4]
 7193 00d4 D269     		ldr	r2, [r2, #28]
 7194 00d6 D200     		lsls	r2, r2, #3
 7195 00d8 2049     		ldr	r1, .L579
 7196 00da 1343     		orrs	r3, r3, r2
 7197 00dc CB63     		str	r3, [r1, #60]
3749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
3751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 7198              		.loc 1 3751 5
 7199 00de 1F4B     		ldr	r3, .L579
 7200 00e0 DB6A     		ldr	r3, [r3, #44]
 7201 00e2 1E4A     		ldr	r2, .L579
 7202 00e4 43F01003 		orr	r3, r3, #16
 7203 00e8 D362     		str	r3, [r2, #44]
3752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
3754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Divider == DIVIDER_P_UPDATE)
 7204              		.loc 1 3754 8
 7205 00ea 3B68     		ldr	r3, [r7]
 7206 00ec 002B     		cmp	r3, #0
 7207 00ee 06D1     		bne	.L574
3755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 7208              		.loc 1 3756 7
 7209 00f0 1A4B     		ldr	r3, .L579
 7210 00f2 DB6A     		ldr	r3, [r3, #44]
 7211 00f4 194A     		ldr	r2, .L579
 7212 00f6 43F40023 		orr	r3, r3, #524288
 7213 00fa D362     		str	r3, [r2, #44]
 7214 00fc 0FE0     		b	.L575
 7215              	.L574:
3757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (Divider == DIVIDER_Q_UPDATE)
 7216              		.loc 1 3758 13
 7217 00fe 3B68     		ldr	r3, [r7]
 7218 0100 012B     		cmp	r3, #1
 7219 0102 06D1     		bne	.L576
3759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 7220              		.loc 1 3760 7
 7221 0104 154B     		ldr	r3, .L579
 7222 0106 DB6A     		ldr	r3, [r3, #44]
 7223 0108 144A     		ldr	r2, .L579
 7224 010a 43F48013 		orr	r3, r3, #1048576
 7225 010e D362     		str	r3, [r2, #44]
 7226 0110 05E0     		b	.L575
 7227              	.L576:
3761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 195


3763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 7228              		.loc 1 3764 7
 7229 0112 124B     		ldr	r3, .L579
 7230 0114 DB6A     		ldr	r3, [r3, #44]
 7231 0116 114A     		ldr	r2, .L579
 7232 0118 43F40013 		orr	r3, r3, #2097152
 7233 011c D362     		str	r3, [r2, #44]
 7234              	.L575:
3765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
3768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 7235              		.loc 1 3768 5
 7236 011e 0F4B     		ldr	r3, .L579
 7237 0120 1B68     		ldr	r3, [r3]
 7238 0122 0E4A     		ldr	r2, .L579
 7239 0124 43F08063 		orr	r3, r3, #67108864
 7240 0128 1360     		str	r3, [r2]
3769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7241              		.loc 1 3771 17
 7242 012a FFF7FEFF 		bl	HAL_GetTick
 7243 012e B860     		str	r0, [r7, #8]
3772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 7244              		.loc 1 3774 11
 7245 0130 08E0     		b	.L577
 7246              	.L578:
3775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 7247              		.loc 1 3776 12
 7248 0132 FFF7FEFF 		bl	HAL_GetTick
 7249 0136 0246     		mov	r2, r0
 7250              		.loc 1 3776 26 discriminator 1
 7251 0138 BB68     		ldr	r3, [r7, #8]
 7252 013a D31A     		subs	r3, r2, r3
 7253              		.loc 1 3776 10 discriminator 1
 7254 013c 022B     		cmp	r3, #2
 7255 013e 01D9     		bls	.L577
3777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7256              		.loc 1 3778 16
 7257 0140 0323     		movs	r3, #3
 7258 0142 06E0     		b	.L571
 7259              	.L577:
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7260              		.loc 1 3774 12
 7261 0144 054B     		ldr	r3, .L579
 7262 0146 1B68     		ldr	r3, [r3]
 7263 0148 03F00063 		and	r3, r3, #134217728
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7264              		.loc 1 3774 49
 7265 014c 002B     		cmp	r3, #0
 7266 014e F0D0     		beq	.L578
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 196


3779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 7267              		.loc 1 3785 10
 7268 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7269              	.L571:
3786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7270              		.loc 1 3786 1
 7271 0152 1846     		mov	r0, r3
 7272 0154 1037     		adds	r7, r7, #16
 7273              	.LCFI119:
 7274              		.cfi_def_cfa_offset 8
 7275 0156 BD46     		mov	sp, r7
 7276              	.LCFI120:
 7277              		.cfi_def_cfa_register 13
 7278              		@ sp needed
 7279 0158 80BD     		pop	{r7, pc}
 7280              	.L580:
 7281 015a 00BF     		.align	2
 7282              	.L579:
 7283 015c 00440258 		.word	1476543488
 7284 0160 0700FFFF 		.word	-65529
 7285              		.cfi_endproc
 7286              	.LFE168:
 7288              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 7289              		.align	1
 7290              		.syntax unified
 7291              		.thumb
 7292              		.thumb_func
 7294              	RCCEx_PLL3_Config:
 7295              	.LFB169:
3787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
3791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
3792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disabled to apply new parameters
3795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
3799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7296              		.loc 1 3799 1
 7297              		.cfi_startproc
 7298              		@ args = 0, pretend = 0, frame = 16
 7299              		@ frame_needed = 1, uses_anonymous_args = 0
 7300 0000 80B5     		push	{r7, lr}
 7301              	.LCFI121:
 7302              		.cfi_def_cfa_offset 8
 7303              		.cfi_offset 7, -8
 7304              		.cfi_offset 14, -4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 197


 7305 0002 84B0     		sub	sp, sp, #16
 7306              	.LCFI122:
 7307              		.cfi_def_cfa_offset 24
 7308 0004 00AF     		add	r7, sp, #0
 7309              	.LCFI123:
 7310              		.cfi_def_cfa_register 7
 7311 0006 7860     		str	r0, [r7, #4]
 7312 0008 3960     		str	r1, [r7]
3800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 7313              		.loc 1 3801 21
 7314 000a 0023     		movs	r3, #0
 7315 000c FB73     		strb	r3, [r7, #15]
3802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
3803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
3804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
3805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
3806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
3807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
3808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
3809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
3810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
3812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 7316              		.loc 1 3812 7
 7317 000e 534B     		ldr	r3, .L591
 7318 0010 9B6A     		ldr	r3, [r3, #40]
 7319 0012 03F00303 		and	r3, r3, #3
 7320              		.loc 1 3812 6
 7321 0016 032B     		cmp	r3, #3
 7322 0018 01D1     		bne	.L582
3813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 7323              		.loc 1 3814 12
 7324 001a 0123     		movs	r3, #1
 7325 001c 99E0     		b	.L583
 7326              	.L582:
3815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
3821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 7327              		.loc 1 3821 5
 7328 001e 4F4B     		ldr	r3, .L591
 7329 0020 1B68     		ldr	r3, [r3]
 7330 0022 4E4A     		ldr	r2, .L591
 7331 0024 23F08053 		bic	r3, r3, #268435456
 7332 0028 1360     		str	r3, [r2]
3822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7333              		.loc 1 3824 17
 7334 002a FFF7FEFF 		bl	HAL_GetTick
 7335 002e B860     		str	r0, [r7, #8]
3825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 198


3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 7336              		.loc 1 3826 11
 7337 0030 08E0     		b	.L584
 7338              	.L585:
3827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 7339              		.loc 1 3828 12
 7340 0032 FFF7FEFF 		bl	HAL_GetTick
 7341 0036 0246     		mov	r2, r0
 7342              		.loc 1 3828 26 discriminator 1
 7343 0038 BB68     		ldr	r3, [r7, #8]
 7344 003a D31A     		subs	r3, r2, r3
 7345              		.loc 1 3828 10 discriminator 1
 7346 003c 022B     		cmp	r3, #2
 7347 003e 01D9     		bls	.L584
3829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7348              		.loc 1 3830 16
 7349 0040 0323     		movs	r3, #3
 7350 0042 86E0     		b	.L583
 7351              	.L584:
3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7352              		.loc 1 3826 12
 7353 0044 454B     		ldr	r3, .L591
 7354 0046 1B68     		ldr	r3, [r3]
 7355 0048 03F00053 		and	r3, r3, #536870912
3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7356              		.loc 1 3826 49
 7357 004c 002B     		cmp	r3, #0
 7358 004e F0D1     		bne	.L585
3831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
3835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 7359              		.loc 1 3835 5
 7360 0050 424B     		ldr	r3, .L591
 7361 0052 9B6A     		ldr	r3, [r3, #40]
 7362 0054 23F07C72 		bic	r2, r3, #66060288
 7363 0058 7B68     		ldr	r3, [r7, #4]
 7364 005a 1B68     		ldr	r3, [r3]
 7365 005c 1B05     		lsls	r3, r3, #20
 7366 005e 3F49     		ldr	r1, .L591
 7367 0060 1343     		orrs	r3, r3, r2
 7368 0062 8B62     		str	r3, [r1, #40]
 7369 0064 7B68     		ldr	r3, [r7, #4]
 7370 0066 5B68     		ldr	r3, [r3, #4]
 7371 0068 013B     		subs	r3, r3, #1
 7372 006a C3F30802 		ubfx	r2, r3, #0, #9
 7373 006e 7B68     		ldr	r3, [r7, #4]
 7374 0070 9B68     		ldr	r3, [r3, #8]
 7375 0072 013B     		subs	r3, r3, #1
 7376 0074 5B02     		lsls	r3, r3, #9
 7377 0076 9BB2     		uxth	r3, r3
 7378 0078 1A43     		orrs	r2, r2, r3
 7379 007a 7B68     		ldr	r3, [r7, #4]
 7380 007c DB68     		ldr	r3, [r3, #12]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 199


 7381 007e 013B     		subs	r3, r3, #1
 7382 0080 1B04     		lsls	r3, r3, #16
 7383 0082 03F4FE03 		and	r3, r3, #8323072
 7384 0086 1A43     		orrs	r2, r2, r3
 7385 0088 7B68     		ldr	r3, [r7, #4]
 7386 008a 1B69     		ldr	r3, [r3, #16]
 7387 008c 013B     		subs	r3, r3, #1
 7388 008e 1B06     		lsls	r3, r3, #24
 7389 0090 03F0FE43 		and	r3, r3, #2130706432
 7390 0094 3149     		ldr	r1, .L591
 7391 0096 1343     		orrs	r3, r3, r2
 7392 0098 0B64     		str	r3, [r1, #64]
3836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
3837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
3838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
3839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
3840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
3842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 7393              		.loc 1 3842 5
 7394 009a 304B     		ldr	r3, .L591
 7395 009c DB6A     		ldr	r3, [r3, #44]
 7396 009e 23F44062 		bic	r2, r3, #3072
 7397 00a2 7B68     		ldr	r3, [r7, #4]
 7398 00a4 5B69     		ldr	r3, [r3, #20]
 7399 00a6 2D49     		ldr	r1, .L591
 7400 00a8 1343     		orrs	r3, r3, r2
 7401 00aa CB62     		str	r3, [r1, #44]
3843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
3845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 7402              		.loc 1 3845 5
 7403 00ac 2B4B     		ldr	r3, .L591
 7404 00ae DB6A     		ldr	r3, [r3, #44]
 7405 00b0 23F40072 		bic	r2, r3, #512
 7406 00b4 7B68     		ldr	r3, [r7, #4]
 7407 00b6 9B69     		ldr	r3, [r3, #24]
 7408 00b8 2849     		ldr	r1, .L591
 7409 00ba 1343     		orrs	r3, r3, r2
 7410 00bc CB62     		str	r3, [r1, #44]
3846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
3848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 7411              		.loc 1 3848 5
 7412 00be 274B     		ldr	r3, .L591
 7413 00c0 DB6A     		ldr	r3, [r3, #44]
 7414 00c2 264A     		ldr	r2, .L591
 7415 00c4 23F48073 		bic	r3, r3, #256
 7416 00c8 D362     		str	r3, [r2, #44]
3849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
3851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 7417              		.loc 1 3851 5
 7418 00ca 244B     		ldr	r3, .L591
 7419 00cc 5A6C     		ldr	r2, [r3, #68]
 7420 00ce 244B     		ldr	r3, .L591+4
 7421 00d0 1340     		ands	r3, r3, r2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 200


 7422 00d2 7A68     		ldr	r2, [r7, #4]
 7423 00d4 D269     		ldr	r2, [r2, #28]
 7424 00d6 D200     		lsls	r2, r2, #3
 7425 00d8 2049     		ldr	r1, .L591
 7426 00da 1343     		orrs	r3, r3, r2
 7427 00dc 4B64     		str	r3, [r1, #68]
3852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
3854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 7428              		.loc 1 3854 5
 7429 00de 1F4B     		ldr	r3, .L591
 7430 00e0 DB6A     		ldr	r3, [r3, #44]
 7431 00e2 1E4A     		ldr	r2, .L591
 7432 00e4 43F48073 		orr	r3, r3, #256
 7433 00e8 D362     		str	r3, [r2, #44]
3855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
3857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Divider == DIVIDER_P_UPDATE)
 7434              		.loc 1 3857 8
 7435 00ea 3B68     		ldr	r3, [r7]
 7436 00ec 002B     		cmp	r3, #0
 7437 00ee 06D1     		bne	.L586
3858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 7438              		.loc 1 3859 7
 7439 00f0 1A4B     		ldr	r3, .L591
 7440 00f2 DB6A     		ldr	r3, [r3, #44]
 7441 00f4 194A     		ldr	r2, .L591
 7442 00f6 43F48003 		orr	r3, r3, #4194304
 7443 00fa D362     		str	r3, [r2, #44]
 7444 00fc 0FE0     		b	.L587
 7445              	.L586:
3860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (Divider == DIVIDER_Q_UPDATE)
 7446              		.loc 1 3861 13
 7447 00fe 3B68     		ldr	r3, [r7]
 7448 0100 012B     		cmp	r3, #1
 7449 0102 06D1     		bne	.L588
3862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 7450              		.loc 1 3863 7
 7451 0104 154B     		ldr	r3, .L591
 7452 0106 DB6A     		ldr	r3, [r3, #44]
 7453 0108 144A     		ldr	r2, .L591
 7454 010a 43F40003 		orr	r3, r3, #8388608
 7455 010e D362     		str	r3, [r2, #44]
 7456 0110 05E0     		b	.L587
 7457              	.L588:
3864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 7458              		.loc 1 3867 7
 7459 0112 124B     		ldr	r3, .L591
 7460 0114 DB6A     		ldr	r3, [r3, #44]
 7461 0116 114A     		ldr	r2, .L591
 7462 0118 43F08073 		orr	r3, r3, #16777216
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 201


 7463 011c D362     		str	r3, [r2, #44]
 7464              	.L587:
3868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
3871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 7465              		.loc 1 3871 5
 7466 011e 0F4B     		ldr	r3, .L591
 7467 0120 1B68     		ldr	r3, [r3]
 7468 0122 0E4A     		ldr	r2, .L591
 7469 0124 43F08053 		orr	r3, r3, #268435456
 7470 0128 1360     		str	r3, [r2]
3872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7471              		.loc 1 3874 17
 7472 012a FFF7FEFF 		bl	HAL_GetTick
 7473 012e B860     		str	r0, [r7, #8]
3875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 7474              		.loc 1 3877 11
 7475 0130 08E0     		b	.L589
 7476              	.L590:
3878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 7477              		.loc 1 3879 12
 7478 0132 FFF7FEFF 		bl	HAL_GetTick
 7479 0136 0246     		mov	r2, r0
 7480              		.loc 1 3879 26 discriminator 1
 7481 0138 BB68     		ldr	r3, [r7, #8]
 7482 013a D31A     		subs	r3, r2, r3
 7483              		.loc 1 3879 10 discriminator 1
 7484 013c 022B     		cmp	r3, #2
 7485 013e 01D9     		bls	.L589
3880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7486              		.loc 1 3881 16
 7487 0140 0323     		movs	r3, #3
 7488 0142 06E0     		b	.L583
 7489              	.L589:
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7490              		.loc 1 3877 12
 7491 0144 054B     		ldr	r3, .L591
 7492 0146 1B68     		ldr	r3, [r3]
 7493 0148 03F00053 		and	r3, r3, #536870912
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7494              		.loc 1 3877 49
 7495 014c 002B     		cmp	r3, #0
 7496 014e F0D0     		beq	.L590
3882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 202


 7497              		.loc 1 3888 10
 7498 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7499              	.L583:
3889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7500              		.loc 1 3889 1
 7501 0152 1846     		mov	r0, r3
 7502 0154 1037     		adds	r7, r7, #16
 7503              	.LCFI124:
 7504              		.cfi_def_cfa_offset 8
 7505 0156 BD46     		mov	sp, r7
 7506              	.LCFI125:
 7507              		.cfi_def_cfa_register 13
 7508              		@ sp needed
 7509 0158 80BD     		pop	{r7, pc}
 7510              	.L592:
 7511 015a 00BF     		.align	2
 7512              	.L591:
 7513 015c 00440258 		.word	1476543488
 7514 0160 0700FFFF 		.word	-65529
 7515              		.cfi_endproc
 7516              	.LFE169:
 7518              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 7519              		.align	1
 7520              		.global	HAL_RCCEx_LSECSS_IRQHandler
 7521              		.syntax unified
 7522              		.thumb
 7523              		.thumb_func
 7525              	HAL_RCCEx_LSECSS_IRQHandler:
 7526              	.LFB170:
3890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
3893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
3896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7527              		.loc 1 3896 1
 7528              		.cfi_startproc
 7529              		@ args = 0, pretend = 0, frame = 0
 7530              		@ frame_needed = 1, uses_anonymous_args = 0
 7531 0000 80B5     		push	{r7, lr}
 7532              	.LCFI126:
 7533              		.cfi_def_cfa_offset 8
 7534              		.cfi_offset 7, -8
 7535              		.cfi_offset 14, -4
 7536 0002 00AF     		add	r7, sp, #0
 7537              	.LCFI127:
 7538              		.cfi_def_cfa_register 7
3897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
3898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 7539              		.loc 1 3898 7
 7540 0004 074B     		ldr	r3, .L596
 7541 0006 5B6E     		ldr	r3, [r3, #100]
 7542 0008 03F40073 		and	r3, r3, #512
 7543              		.loc 1 3898 6
 7544 000c B3F5007F 		cmp	r3, #512
 7545 0010 05D1     		bne	.L595
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 203


3899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
3902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 7546              		.loc 1 3902 5
 7547 0012 044B     		ldr	r3, .L596
 7548 0014 4FF40072 		mov	r2, #512
 7549 0018 9A66     		str	r2, [r3, #104]
3903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
3905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 7550              		.loc 1 3905 5
 7551 001a FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 7552              	.L595:
3906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7553              		.loc 1 3908 1
 7554 001e 00BF     		nop
 7555 0020 80BD     		pop	{r7, pc}
 7556              	.L597:
 7557 0022 00BF     		.align	2
 7558              	.L596:
 7559 0024 00440258 		.word	1476543488
 7560              		.cfi_endproc
 7561              	.LFE170:
 7563              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 7564              		.align	1
 7565              		.weak	HAL_RCCEx_LSECSS_Callback
 7566              		.syntax unified
 7567              		.thumb
 7568              		.thumb_func
 7570              	HAL_RCCEx_LSECSS_Callback:
 7571              	.LFB171:
3909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
3912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
3915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7572              		.loc 1 3915 1
 7573              		.cfi_startproc
 7574              		@ args = 0, pretend = 0, frame = 0
 7575              		@ frame_needed = 1, uses_anonymous_args = 0
 7576              		@ link register save eliminated.
 7577 0000 80B4     		push	{r7}
 7578              	.LCFI128:
 7579              		.cfi_def_cfa_offset 4
 7580              		.cfi_offset 7, -4
 7581 0002 00AF     		add	r7, sp, #0
 7582              	.LCFI129:
 7583              		.cfi_def_cfa_register 7
3916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
3918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 204


 7584              		.loc 1 3919 1
 7585 0004 00BF     		nop
 7586 0006 BD46     		mov	sp, r7
 7587              	.LCFI130:
 7588              		.cfi_def_cfa_register 13
 7589              		@ sp needed
 7590 0008 5DF8047B 		ldr	r7, [sp], #4
 7591              	.LCFI131:
 7592              		.cfi_restore 7
 7593              		.cfi_def_cfa_offset 0
 7594 000c 7047     		bx	lr
 7595              		.cfi_endproc
 7596              	.LFE171:
 7598              		.text
 7599              	.Letext0:
 7600              		.file 2 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/machine/_defaul
 7601              		.file 3 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 7602              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 7603              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 7604              		.file 6 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/math.h"
 7605              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 7606              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 7607              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 7608              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 205


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_rcc_ex.c
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:20     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:26     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7064   .text.RCCEx_PLL2_Config:00000000 RCCEx_PLL2_Config
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7294   .text.RCCEx_PLL3_Config:00000000 RCCEx_PLL3_Config
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:163    .text.HAL_RCCEx_PeriphCLKConfig:000000e8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:168    .text.HAL_RCCEx_PeriphCLKConfig:000000fc $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:464    .text.HAL_RCCEx_PeriphCLKConfig:00000338 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:467    .text.HAL_RCCEx_PeriphCLKConfig:0000033c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:812    .text.HAL_RCCEx_PeriphCLKConfig:000005c8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:815    .text.HAL_RCCEx_PeriphCLKConfig:000005cc $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1016   .text.HAL_RCCEx_PeriphCLKConfig:00000760 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1020   .text.HAL_RCCEx_PeriphCLKConfig:00000770 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1245   .text.HAL_RCCEx_PeriphCLKConfig:00000910 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1250   .text.HAL_RCCEx_PeriphCLKConfig:0000091c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1276   .text.HAL_RCCEx_PeriphCLKConfig:00000958 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1317   .text.HAL_RCCEx_PeriphCLKConfig:000009fc $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1394   .text.HAL_RCCEx_PeriphCLKConfig:00000a88 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1400   .text.HAL_RCCEx_PeriphCLKConfig:00000aa0 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1477   .text.HAL_RCCEx_PeriphCLKConfig:00000b30 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1483   .text.HAL_RCCEx_PeriphCLKConfig:00000b48 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1737   .text.HAL_RCCEx_PeriphCLKConfig:00000d38 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:1740   .text.HAL_RCCEx_PeriphCLKConfig:00000d3c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:2154   .text.HAL_RCCEx_PeriphCLKConfig:00001078 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:2157   .text.HAL_RCCEx_PeriphCLKConfig:0000107c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:2608   .text.HAL_RCCEx_PeriphCLKConfig:00001410 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:2613   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:2619   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3027   .text.HAL_RCCEx_GetPeriphCLKConfig:000002bc $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3030   .text.HAL_RCCEx_GetPeriphCLKConfig:000002c4 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3098   .text.HAL_RCCEx_GetPeriphCLKConfig:00000320 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3103   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3109   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3146   .text.HAL_RCCEx_GetPeriphCLKFreq:00000030 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3151   .text.HAL_RCCEx_GetPeriphCLKFreq:00000044 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5569   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 HAL_RCCEx_GetPLL1ClockFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4861   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 HAL_RCCEx_GetPLL2ClockFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5215   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 HAL_RCCEx_GetPLL3ClockFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3493   .text.HAL_RCCEx_GetPeriphCLKFreq:00000294 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3500   .text.HAL_RCCEx_GetPeriphCLKFreq:000002a8 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3871   .text.HAL_RCCEx_GetPeriphCLKFreq:00000530 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:3878   .text.HAL_RCCEx_GetPeriphCLKFreq:00000544 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4239   .text.HAL_RCCEx_GetPeriphCLKFreq:000007a8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4246   .text.HAL_RCCEx_GetPeriphCLKFreq:000007bc $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4813   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 HAL_RCCEx_GetD3PCLK1Freq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4632   .text.HAL_RCCEx_GetPeriphCLKFreq:00000a3c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4638   .text.HAL_RCCEx_GetPeriphCLKFreq:00000a4c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4753   .text.HAL_RCCEx_GetPeriphCLKFreq:00000af8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4759   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4765   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 HAL_RCCEx_GetD1PCLK1Freq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4801   .text.HAL_RCCEx_GetD1PCLK1Freq:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4807   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4849   .text.HAL_RCCEx_GetD3PCLK1Freq:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:4855   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5199   .text.HAL_RCCEx_GetPLL2ClockFreq:00000290 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5209   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 $t
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 206


/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5553   .text.HAL_RCCEx_GetPLL3ClockFreq:00000290 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5563   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5905   .text.HAL_RCCEx_GetPLL1ClockFreq:0000028c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5915   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5921   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 HAL_RCCEx_GetD1SysClockFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5990   .text.HAL_RCCEx_GetD1SysClockFreq:00000050 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:5998   .text.HAL_RCCEx_EnableLSECSS:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6004   .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6038   .text.HAL_RCCEx_EnableLSECSS:0000001c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6043   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6049   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6089   .text.HAL_RCCEx_DisableLSECSS:00000028 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6094   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6100   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6152   .text.HAL_RCCEx_EnableLSECSS_IT:0000004c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6157   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6163   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 HAL_RCCEx_WakeUpStopCLKConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6206   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6211   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6217   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 HAL_RCCEx_KerWakeUpStopCLKConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6260   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6265   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6271   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 HAL_RCCEx_WWDGxSysResetConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6313   .text.HAL_RCCEx_WWDGxSysResetConfig:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6318   .text.HAL_RCCEx_CRSConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6324   .text.HAL_RCCEx_CRSConfig:00000000 HAL_RCCEx_CRSConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6442   .text.HAL_RCCEx_CRSConfig:000000a4 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6448   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6454   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6488   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000001c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6493   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6499   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 HAL_RCCEx_CRSGetSynchronizationInfo
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6568   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000044 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6573   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6579   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 HAL_RCCEx_CRSWaitSynchronization
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6738   .text.HAL_RCCEx_CRSWaitSynchronization:000000e0 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6743   .text.HAL_RCCEx_CRS_IRQHandler:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6749   .text.HAL_RCCEx_CRS_IRQHandler:00000000 HAL_RCCEx_CRS_IRQHandler
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6918   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 HAL_RCCEx_CRS_SyncOkCallback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6953   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 HAL_RCCEx_CRS_SyncWarnCallback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6988   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 HAL_RCCEx_CRS_ExpectedSyncCallback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7023   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 HAL_RCCEx_CRS_ErrorCallback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6907   .text.HAL_RCCEx_CRS_IRQHandler:000000d8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6912   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6947   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:6982   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7017   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7059   .text.RCCEx_PLL2_Config:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7283   .text.RCCEx_PLL2_Config:0000015c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7289   .text.RCCEx_PLL3_Config:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7513   .text.RCCEx_PLL3_Config:0000015c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7519   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7525   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7570   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7559   .text.HAL_RCCEx_LSECSS_IRQHandler:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s:7564   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t

ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccWAVbnc.s 			page 207


UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemD2Clock
SystemCoreClock
HAL_GetREVID
