module data_memory(
    input wire clk, reset, write_enable, 
    input wire[7:0] address, data_in,
    output wire[7:0] data_out
);

    // Cria a mem√≥ria (Matriz)
    reg[7:0] memory[0:255];

    always @(posedge clk)
    begin

        if (reset)
        begin
            for (integer i = 0; i <= 255; i++)
                memory[i] <= 0;
        end

        else if (write_enable == 1) 
        begin
            memory[address] <= data_in;
        end
    end

    assign data_out = memory[address];
endmodule
