
---------- Begin Simulation Statistics ----------
final_tick                                18552949375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    324                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671152                       # Number of bytes of host memory used
host_op_rate                                      332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42897.56                       # Real time elapsed on the host
host_tick_rate                                 265406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13898408                       # Number of instructions simulated
sim_ops                                      14252486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011385                       # Number of seconds simulated
sim_ticks                                 11385279375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.767756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390463                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               416415                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                819                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6708                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            410983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6192                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              875                       # Number of indirect misses.
system.cpu.branchPred.lookups                  465345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          879                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2788007                       # Number of instructions committed
system.cpu.committedOps                       2844960                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.140450                       # CPI: cycles per instruction
system.cpu.discardedOps                         16684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1553423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141904                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           728432                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2873597                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318426                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8755597                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1940108     68.19%     68.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2051      0.07%     68.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                 148501      5.22%     73.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                754300     26.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2844960                       # Class of committed instruction
system.cpu.quiesceCycles                      9460850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5882000                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          959                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        671139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             254091                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5185                       # Transaction distribution
system.membus.trans_dist::ReadExReq               238                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           653                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1348667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       322816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       322816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        92096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       110956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21536364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1001319                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000975                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031205                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1000343     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     976      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1001319                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1567324244                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12405000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14436734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2271000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11770675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1445601660                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           25937750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2316224250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1910993335                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       385520                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       385520    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       385520                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    796985875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2670879036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    460496385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3131375421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1519638072                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1393001566                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2912639638                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4190517108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1853497952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6044015060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       322816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       324096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       322816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       322816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5044                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5064                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28353806                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       112426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28466232                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28353806                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28353806                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28353806                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       112426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28466232                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15915520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82487                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1393001566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4901768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397903334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3187274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    460496385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463683659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3187274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1853497952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4901768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1861586993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000552607500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           88                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           88                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248679                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82487                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248679                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8000290940                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1242160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14521630940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32203.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58453.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       128                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    262                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.164251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.781116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.075937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          652      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658      2.89%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          488      2.14%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          292      1.28%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          325      1.43%     10.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          311      1.37%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      1.77%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      1.50%     15.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19300     84.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2823.181818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1950.298477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     14.77%     14.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     20.45%     35.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.14%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.41%     39.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     32.95%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      2.27%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      9.09%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      6.82%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     937.397727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    710.147099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.631522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      5.68%     14.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     85.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15899648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15915456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       463.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11385134375                       # Total gap between requests
system.mem_ctrls.avgGap                      34378.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15843968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1391618727.845227003098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4890525.578341375105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3299699.441938376054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 460406444.791347086430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14487520865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34110075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35912096000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 190916858250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58462.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39161.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63337029.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2330528.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6412370245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    615930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4358249130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10090905.716724                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1991953.691156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5661500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11991875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12639678625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5913270750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1335609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1335609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1335609                       # number of overall hits
system.cpu.icache.overall_hits::total         1335609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5044                       # number of overall misses
system.cpu.icache.overall_misses::total          5044                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    219731875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    219731875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    219731875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    219731875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1340653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1340653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1340653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1340653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003762                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003762                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003762                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.020420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.020420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.020420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.020420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    212104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    212104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    212104500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    212104500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003762                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003762                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42050.852498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42050.852498                       # average overall mshr miss latency
system.cpu.icache.replacements                   4850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1335609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1335609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5044                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    219731875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    219731875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1340653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1340653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.020420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.020420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    212104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    212104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42050.852498                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.662641                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2256983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            465.357320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.662641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2686350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2686350                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       238821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           238821                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       238821                       # number of overall hits
system.cpu.dcache.overall_hits::total          238821                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1123                       # number of overall misses
system.cpu.dcache.overall_misses::total          1123                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81370500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81370500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       239944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       239944                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       239944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       239944                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72458.147818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72458.147818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72458.147818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72458.147818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          557                       # number of writebacks
system.cpu.dcache.writebacks::total               557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12642625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12642625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71138.047138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71138.047138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71138.047138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71138.047138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2084.178206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2084.178206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48348125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48348125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74040.007657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74040.007657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47332625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47332625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12642625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12642625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72484.877489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72484.877489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21574.445392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21574.445392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33022375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33022375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        88884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70260.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70260.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16051375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16051375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67442.752101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67442.752101                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3424096375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3424096375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.609057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.609057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        91744                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        91744                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       237984                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       237984                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3331423244                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3331423244                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13998.517732                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13998.517732                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.068095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.133038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.068095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3598492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3598492                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18552949375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18553100000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    324                       # Simulator instruction rate (inst/s)
host_mem_usage                                9671152                       # Number of bytes of host memory used
host_op_rate                                      332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42897.66                       # Real time elapsed on the host
host_tick_rate                                 265409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13898417                       # Number of instructions simulated
sim_ops                                      14252501                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011385                       # Number of seconds simulated
sim_ticks                                 11385430000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.766420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390464                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               416422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                820                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6710                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            410983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6192                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              875                       # Number of indirect misses.
system.cpu.branchPred.lookups                  465354                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19053                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          879                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2788016                       # Number of instructions committed
system.cpu.committedOps                       2844975                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.140526                       # CPI: cycles per instruction
system.cpu.discardedOps                         16691                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1553444                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141904                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           728433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2873790                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318418                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      586                       # number of quiesce instructions executed
system.cpu.numCycles                          8755838                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       586                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1940116     68.19%     68.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2051      0.07%     68.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                 148507      5.22%     73.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                754300     26.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2844975                       # Class of committed instruction
system.cpu.quiesceCycles                      9460850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5882048                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          959                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        671143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248394                       # Transaction distribution
system.membus.trans_dist::ReadResp             254093                       # Transaction distribution
system.membus.trans_dist::WriteReq              87400                       # Transaction distribution
system.membus.trans_dist::WriteResp             87400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          559                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5185                       # Transaction distribution
system.membus.trans_dist::ReadExReq               238                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           655                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       662104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       674279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       659456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1348673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       322816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       322816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        92352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       111212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21536620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1001321                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000975                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031205                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1000345     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     976      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1001321                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1567338619                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12405000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14436734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2271000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11782175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1445601660                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           25937750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500510                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500510                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1318912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1328700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2316224250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1910993335                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    992030000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       659456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21102592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       385520                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       385520    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       385520                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    796985875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35651584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15859712                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33161216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       495616                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4820992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2670843701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    460490293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3131333994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1519617968                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1392983137                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2912601105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4190461669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1853473431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6043935100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       322816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       324096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       322816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       322816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5044                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5064                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28353431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       112424                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28465855                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28353431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28353431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28353431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       112424                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28465855                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15915648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5279296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1392983137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4912946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397896083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3198474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    460490293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463688767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3198474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1853473431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4912946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1861584850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    329482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000552607500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           88                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           88                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8000290940                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1242170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14521683440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32202.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58452.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       128                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   231611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    262                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.164251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.781116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.075937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          652      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658      2.89%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          488      2.14%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          292      1.28%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          325      1.43%     10.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          311      1.37%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      1.77%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      1.50%     15.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19300     84.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2823.181818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1950.298477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     14.77%     14.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     20.45%     35.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.14%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.41%     39.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     32.95%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      2.27%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      9.09%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      6.82%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     937.397727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    710.147099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.631522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      5.68%     14.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     85.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15899776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5279424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15915584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5279296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       463.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11385461250                       # Total gap between requests
system.mem_ctrls.avgGap                      34379.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15843968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1391600317.247569799423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4901703.317309929989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3299655.788143267389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 460400353.785495996475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14487520865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34162575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35912096000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 190916858250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58462.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39132.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63114404.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2330528.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6412370245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    615930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4358399755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1172                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10090905.716724                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1991953.691156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5661500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11991875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12639829250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5913270750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1335621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1335621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1335621                       # number of overall hits
system.cpu.icache.overall_hits::total         1335621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5044                       # number of overall misses
system.cpu.icache.overall_misses::total          5044                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    219731875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    219731875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    219731875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    219731875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1340665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1340665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1340665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1340665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003762                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003762                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003762                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.020420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.020420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.020420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.020420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    212104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    212104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    212104500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    212104500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003762                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003762                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42050.852498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42050.852498                       # average overall mshr miss latency
system.cpu.icache.replacements                   4850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1335621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1335621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5044                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    219731875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    219731875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1340665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1340665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.020420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.020420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    212104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    212104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42050.852498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42050.852498                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.662672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4496203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5276                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            852.199204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.662672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2686374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2686374                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       238825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           238825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       238825                       # number of overall hits
system.cpu.dcache.overall_hits::total          238825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1125                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1125                       # number of overall misses
system.cpu.dcache.overall_misses::total          1125                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81491125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81491125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81491125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81491125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       239950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       239950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       239950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       239950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72436.555556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72436.555556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72436.555556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72436.555556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          559                       # number of writebacks
system.cpu.dcache.writebacks::total               559                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6066                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63501750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63501750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63501750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63501750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12642625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12642625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003722                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71110.582307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71110.582307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71110.582307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71110.582307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2084.178206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2084.178206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    894                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48468750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48468750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73998.091603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73998.091603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47450375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47450375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12642625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12642625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72443.320611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72443.320611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21574.445392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21574.445392                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33022375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33022375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        88884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70260.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70260.372340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16051375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16051375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67442.752101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67442.752101                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3424096375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3424096375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.609057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.609057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        91744                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        91744                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       237984                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       237984                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3331423244                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3331423244                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13998.517732                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13998.517732                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.067975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            172.965861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.067975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3598518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3598518                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18553100000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
