Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  9 22:02:25 2025
| Host         : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        244         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (629)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 244 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (629)
--------------------------------------------------
 There are 629 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.311        0.000                      0                  384        0.109        0.000                      0                  384        3.000        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.330        0.000                      0                  207        0.153        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                27.160        0.000                      0                  108        0.122        0.000                      0                  108       19.500        0.000                       0                    58  
  clk_out2_clk_wiz_0                                                 3.311        0.000                      0                   63        0.215        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.282        0.000                      0                   30        0.109        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.330ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.368ns (24.557%)  route 4.203ns (75.443%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.703 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.774     5.085    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y116       LUT3 (Prop_lut3_I2_O)        0.328     5.413 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.864     6.277    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     6.401 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.874     7.275    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X159Y117       LUT4 (Prop_lut4_I2_O)        0.124     7.399 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     7.399    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[0]_i_1_n_0
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703    21.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/C
                         clock pessimism              0.080    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X159Y117       FDRE (Setup_fdre_C_D)        0.029    21.729    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         21.729    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 14.330    

Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.396ns (24.935%)  route 4.203ns (75.065%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.703 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.774     5.085    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y116       LUT3 (Prop_lut3_I2_O)        0.328     5.413 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.864     6.277    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     6.401 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.874     7.275    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X159Y117       LUT5 (Prop_lut5_I3_O)        0.152     7.427 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     7.427    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[1]_i_1_n_0
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703    21.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
                         clock pessimism              0.080    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X159Y117       FDRE (Setup_fdre_C_D)        0.075    21.775    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.146ns (24.405%)  route 3.550ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.928     6.524    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.709    21.709    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                         clock pessimism              0.119    21.828    
                         clock uncertainty           -0.084    21.745    
    SLICE_X162Y112       FDSE (Setup_fdse_C_S)       -0.748    20.997    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.146ns (24.405%)  route 3.550ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.928     6.524    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.709    21.709    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                         clock pessimism              0.119    21.828    
                         clock uncertainty           -0.084    21.745    
    SLICE_X162Y112       FDSE (Setup_fdse_C_S)       -0.748    20.997    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.146ns (24.405%)  route 3.550ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.928     6.524    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.709    21.709    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                         clock pessimism              0.119    21.828    
                         clock uncertainty           -0.084    21.745    
    SLICE_X162Y112       FDSE (Setup_fdse_C_S)       -0.748    20.997    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.146ns (24.405%)  route 3.550ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.928     6.524    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.709    21.709    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                         clock pessimism              0.119    21.828    
                         clock uncertainty           -0.084    21.745    
    SLICE_X162Y112       FDSE (Setup_fdse_C_S)       -0.748    20.997    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.146ns (24.405%)  route 3.550ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 21.709 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.928     6.524    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.709    21.709    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism              0.119    21.828    
                         clock uncertainty           -0.084    21.745    
    SLICE_X162Y112       FDRE (Setup_fdre_C_R)       -0.748    20.997    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.557ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.368ns (25.591%)  route 3.978ns (74.409%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.703 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.774     5.085    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y116       LUT3 (Prop_lut3_I2_O)        0.328     5.413 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.864     6.277    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     6.401 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.649     7.050    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X159Y117       LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     7.174    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1_n_0
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703    21.703    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/C
                         clock pessimism              0.080    21.783    
                         clock uncertainty           -0.084    21.700    
    SLICE_X159Y117       FDRE (Setup_fdre_C_D)        0.031    21.731    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         21.731    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 14.557    

Slack (MET) :             14.584ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.368ns (25.740%)  route 3.947ns (74.260%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.774     5.085    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y116       LUT3 (Prop_lut3_I2_O)        0.328     5.413 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.864     6.277    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.618     7.019    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X159Y118       LUT3 (Prop_lut3_I2_O)        0.124     7.143 r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_i_1/O
                         net (fo=1, routed)           0.000     7.143    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_i_1_n_0
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
                         clock pessimism              0.080    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X159Y118       FDRE (Setup_fdre_C_D)        0.029    21.727    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 14.584    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.146ns (25.160%)  route 3.409ns (74.840%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.828     1.828    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y112       FDSE (Prop_fdse_C_Q)         0.518     2.346 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           1.097     3.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.124     3.568 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.593     4.161    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y113       LUT2 (Prop_lut2_I0_O)        0.150     4.311 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.931     5.242    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y117       LUT5 (Prop_lut5_I4_O)        0.354     5.596 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.787     6.383    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X162Y113       FDSE (Setup_fdse_C_S)       -0.748    20.971    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.971    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 14.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/Q
                         net (fo=20, routed)          0.101     0.880    datapath/Audio_Codec/initialize_audio/initA_reg[4]
    SLICE_X162Y120       LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  datapath/Audio_Codec/initialize_audio/initA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    datapath/Audio_Codec/initialize_audio/p_1_in__0[5]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121     0.773    datapath/Audio_Codec/initialize_audio/initA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.141     0.779 f  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/Q
                         net (fo=4, routed)           0.103     0.882    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]_0[0]
    SLICE_X158Y120       LUT6 (Prop_lut6_I4_O)        0.045     0.927 r  datapath/Audio_Codec/initialize_audio/twi_controller/state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.927    datapath/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y120       FDRE (Hold_fdre_C_D)         0.121     0.772    datapath/Audio_Codec/initialize_audio/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.141     0.784 f  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/Q
                         net (fo=6, routed)           0.110     0.894    datapath/Audio_Codec/initialize_audio/twi_controller/dScl
    SLICE_X162Y116       LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1_n_0
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X162Y116       FDRE (Hold_fdre_C_D)         0.120     0.776    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/Q
                         net (fo=6, routed)           0.114     0.898    datapath/Audio_Codec/initialize_audio/twi_controller/dScl
    SLICE_X162Y116       LUT6 (Prop_lut6_I2_O)        0.045     0.943 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.943    datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X162Y116       FDRE (Hold_fdre_C_D)         0.121     0.777    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/Q
                         net (fo=21, routed)          0.137     0.916    datapath/Audio_Codec/initialize_audio/initA_reg[2]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_2/O
                         net (fo=1, routed)           0.000     0.961    datapath/Audio_Codec/initialize_audio/p_1_in__0[6]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121     0.773    datapath/Audio_Codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.164     0.803 r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/Q
                         net (fo=25, routed)          0.118     0.920    datapath/Audio_Codec/initialize_audio/initA_reg[0]
    SLICE_X163Y120       LUT4 (Prop_lut4_I2_O)        0.048     0.968 r  datapath/Audio_Codec/initialize_audio/initA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    datapath/Audio_Codec/initialize_audio/p_1_in__0[3]
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.107     0.759    datapath/Audio_Codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y117       FDRE (Prop_fdre_C_Q)         0.128     0.769 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.082     0.851    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[1]
    SLICE_X159Y117       LUT6 (Prop_lut6_I3_O)        0.099     0.950 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[2]_i_1_n_0
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X159Y117       FDRE (Hold_fdre_C_D)         0.092     0.733    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDSE (Prop_fdse_C_Q)         0.164     0.808 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.146     0.954    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y112       LUT6 (Prop_lut6_I3_O)        0.045     0.999 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.999    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.917     0.917    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y112       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.257     0.660    
    SLICE_X162Y112       FDRE (Hold_fdre_C_D)         0.121     0.781    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.164     0.803 r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/Q
                         net (fo=25, routed)          0.118     0.920    datapath/Audio_Codec/initialize_audio/initA_reg[0]
    SLICE_X163Y120       LUT3 (Prop_lut3_I1_O)        0.045     0.965 r  datapath/Audio_Codec/initialize_audio/initA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.965    datapath/Audio_Codec/initialize_audio/p_1_in__0[2]
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.091     0.743    datapath/Audio_Codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.890%)  route 0.147ns (44.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y116       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.147     0.930    datapath/Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X161Y116       LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     0.975    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1_n_0
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
                         clock pessimism             -0.258     0.656    
    SLICE_X161Y116       FDRE (Hold_fdre_C_D)         0.092     0.748    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y119   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.160ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 3.412ns (26.632%)  route 9.400ns (73.368%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.673    13.172    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.296 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           1.140    14.436    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I5_O)        0.124    14.560 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.560    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031    41.720    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.720    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                 27.160    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.590ns  (logic 3.440ns (27.323%)  route 9.150ns (72.677%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.541    13.040    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.164 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.022    14.186    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I2_O)        0.152    14.338 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.338    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.075    41.762    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.762    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.454ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.565ns  (logic 3.412ns (27.155%)  route 9.153ns (72.845%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.541    13.040    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.164 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.025    14.189    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT5 (Prop_lut5_I2_O)        0.124    14.313 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.313    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.081    41.768    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.768    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                 27.454    

Slack (MET) :             27.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.601ns  (logic 3.438ns (27.284%)  route 9.163ns (72.716%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.541    13.040    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.164 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.035    14.199    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT4 (Prop_lut4_I2_O)        0.150    14.349 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.349    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.118    41.805    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 27.455    

Slack (MET) :             27.463ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 3.440ns (27.317%)  route 9.153ns (72.683%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.541    13.040    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.164 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.025    14.189    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT5 (Prop_lut5_I1_O)        0.152    14.341 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000    14.341    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.118    41.805    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                 27.463    

Slack (MET) :             27.550ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 3.412ns (27.468%)  route 9.010ns (72.532%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 f  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.673    13.172    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.296 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.750    14.046    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y135       LUT5 (Prop_lut5_I4_O)        0.124    14.170 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    14.170    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031    41.720    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.720    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                 27.550    

Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.271ns  (logic 3.412ns (27.805%)  route 8.859ns (72.195%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.673    13.172    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.296 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.599    13.896    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I1_O)        0.124    14.020 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    14.020    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    41.718    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.718    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.700ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 3.412ns (27.814%)  route 8.855ns (72.186%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.673    13.172    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.296 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.595    13.892    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT4 (Prop_lut4_I3_O)        0.124    14.016 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.016    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                 27.700    

Slack (MET) :             27.742ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.225ns  (logic 3.412ns (27.910%)  route 8.813ns (72.090%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.541    13.040    datapath/video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.164 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.685    13.849    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X159Y133       LUT6 (Prop_lut6_I2_O)        0.124    13.973 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.973    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.779    
                         clock uncertainty           -0.095    41.685    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.031    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                 27.742    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 3.407ns (27.775%)  route 8.859ns (72.225%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.748     1.748    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y132       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y132       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  datapath/video_inst/Inst_vga/uut2/processQ_reg[3]/Q
                         net (fo=64, routed)          2.845     5.050    datapath/video_inst/Inst_vga/uut2/Q[3]
    SLICE_X150Y134       LUT3 (Prop_lut3_I1_O)        0.150     5.200 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=10, routed)          0.779     5.978    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X149Y130       LUT6 (Prop_lut6_I2_O)        0.328     6.306 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__1_i_1/O
                         net (fo=1, routed)           0.512     6.819    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_4[0]
    SLICE_X150Y130       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.369 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/CO[3]
                         net (fo=2, routed)           0.958     8.327    datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_0[0]
    SLICE_X151Y130       LUT4 (Prop_lut4_I2_O)        0.124     8.451 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     8.451    datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[1]
    SLICE_X151Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.031 r  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[2]
                         net (fo=1, routed)           0.692     9.724    datapath/video_inst/Inst_vga/uut2/O[2]
    SLICE_X151Y129       LUT6 (Prop_lut6_I0_O)        0.302    10.026 r  datapath/video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.026    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_14_0[2]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.274 f  datapath/video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[2]
                         net (fo=1, routed)           0.941    11.215    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_7[2]
    SLICE_X151Y127       LUT4 (Prop_lut4_I1_O)        0.302    11.517 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_14/O
                         net (fo=1, routed)           0.858    12.375    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_2__0
    SLICE_X156Y127       LUT6 (Prop_lut6_I3_O)        0.124    12.499 r  datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_7/O
                         net (fo=2, routed)           0.673    13.172    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.296 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.599    13.896    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I1_O)        0.119    14.015 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.015    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.075    41.762    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.762    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                 27.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056     0.839    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism             -0.272     0.643    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.075     0.718    datapath/video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=5, routed)           0.124     0.907    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X158Y133       LUT6 (Prop_lut6_I1_O)        0.045     0.952 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     0.952    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X158Y133       FDRE (Hold_fdre_C_D)         0.121     0.776    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.164     0.806 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/Q
                         net (fo=4, routed)           0.082     0.888    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[1]
    SLICE_X159Y133       LUT6 (Prop_lut6_I4_O)        0.045     0.933 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X159Y133       FDRE (Hold_fdre_C_D)         0.092     0.747    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.120     0.904    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.071     0.715    datapath/video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.116     0.886    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_8
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.019     0.677    datapath/video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.639     0.639    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=72, routed)          0.144     0.924    datapath/video_inst/Inst_vga/uut1/Q[2]
    SLICE_X161Y129       LUT6 (Prop_lut6_I5_O)        0.045     0.969 r  datapath/video_inst/Inst_vga/uut1/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.969    datapath/video_inst/Inst_vga/uut1/plusOp[5]
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.092     0.744    datapath/video_inst/Inst_vga/uut1/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.639     0.639    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=72, routed)          0.143     0.923    datapath/video_inst/Inst_vga/uut1/Q[2]
    SLICE_X161Y129       LUT5 (Prop_lut5_I1_O)        0.045     0.968 r  datapath/video_inst/Inst_vga/uut1/processQ[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.968    datapath/video_inst/Inst_vga/uut1/plusOp[4]
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.091     0.743    datapath/video_inst/Inst_vga/uut1/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.119     0.891    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.022     0.666    datapath/video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.183     0.967    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_11
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.070     0.728    datapath/video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.170     0.954    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism             -0.272     0.643    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.066     0.709    datapath/video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y128   datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.963ns (23.199%)  route 3.188ns (76.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.916     4.842    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     5.984    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.963ns (23.199%)  route 3.188ns (76.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.916     4.842    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     5.984    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.963ns (23.199%)  route 3.188ns (76.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.916     4.842    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     5.984    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.963ns (23.199%)  route 3.188ns (76.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.916     4.842    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     5.984    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.963ns (23.199%)  route 3.188ns (76.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.916     4.842    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.966 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     5.984    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.957ns (25.484%)  route 2.798ns (74.516%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.912     4.838    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.118     4.956 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.633     5.589    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y136       FDSE (Setup_fdse_C_S)       -0.631     9.094    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.957ns (25.484%)  route 2.798ns (74.516%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.912     4.838    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.118     4.956 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.633     5.589    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y136       FDSE (Setup_fdse_C_S)       -0.631     9.094    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.957ns (26.459%)  route 2.660ns (73.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.912     4.838    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.118     4.956 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.494     5.450    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.631     9.094    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.957ns (26.459%)  route 2.660ns (73.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.912     4.838    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.118     4.956 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.494     5.450    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.631     9.094    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.957ns (26.459%)  route 2.660ns (73.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.912     4.838    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT2 (Prop_lut2_I1_O)        0.118     4.956 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.494     5.450    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.631     9.094    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  3.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.718%)  route 0.121ns (46.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.121     0.911    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.047     0.696    datapath/video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153     0.943    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.157     0.942    datapath/video_inst/inst_dvid/shift_blue[2]
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  datapath/video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.987    datapath/video_inst/inst_dvid/shift_blue[0]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X160Y138       FDSE (Hold_fdse_C_D)         0.091     0.753    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.309%)  route 0.212ns (53.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.212     0.997    datapath/video_inst/inst_dvid/shift_green[3]
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.042     1.039 r  datapath/video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.039    datapath/video_inst/inst_dvid/shift_green[1]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X161Y136       FDSE (Hold_fdse_C_D)         0.107     0.766    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.200     0.986    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X160Y137       LUT3 (Prop_lut3_I0_O)        0.045     1.031 r  datapath/video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    datapath/video_inst/inst_dvid/shift_green_1[2]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.107     0.752    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDSE (Prop_fdse_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.146     0.917    datapath/video_inst/inst_dvid/shift_green[5]
    SLICE_X161Y135       LUT2 (Prop_lut2_I1_O)        0.099     1.016 r  datapath/video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.016    datapath/video_inst/inst_dvid/shift_green[3]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.091     0.735    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.215     1.000    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.043     1.043 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.043    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.158     0.930    datapath/video_inst/inst_dvid/shift_blue[4]
    SLICE_X160Y137       LUT3 (Prop_lut3_I0_O)        0.099     1.029 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.029    datapath/video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.091     0.736    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.510%)  route 2.248ns (79.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.230     3.511    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     4.653    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.510%)  route 2.248ns (79.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.230     3.511    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     4.653    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.510%)  route 2.248ns (79.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.230     3.511    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     4.653    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.510%)  route 2.248ns (79.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.230     3.511    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     4.653    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.510%)  route 2.248ns (79.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.230     3.511    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.018     4.653    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.419ns (17.208%)  route 2.016ns (82.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.419     2.244 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           2.016     4.260    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)       -0.237     9.129    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.606ns (32.053%)  route 1.285ns (67.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.652     2.933    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.150     3.083 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.633     3.716    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDSE (Setup_fdse_C_S)       -0.631     8.735    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.606ns (32.053%)  route 1.285ns (67.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.652     2.933    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.150     3.083 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.633     3.716    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDSE (Setup_fdse_C_S)       -0.631     8.735    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.716ns (28.675%)  route 1.781ns (71.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827     1.827    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419     2.246 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           1.781     4.027    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.297     4.324 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.324    datapath/video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism             -0.128     9.581    
                         clock uncertainty           -0.215     9.367    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.029     9.396    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.716ns (28.758%)  route 1.774ns (71.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.827     1.827    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419     2.246 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           1.774     4.020    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.297     4.317 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.317    datapath/video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.128     9.581    
                         clock uncertainty           -0.215     9.367    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.031     9.398    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.644%)  route 0.414ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.226     1.010    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.042     1.052 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.188     1.240    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDSE (Hold_fdse_C_S)        -0.080     1.130    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.644%)  route 0.414ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.226     1.010    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.042     1.052 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.188     1.240    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDSE (Hold_fdse_C_S)        -0.080     1.130    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.644%)  route 0.414ns (69.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.226     1.010    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.042     1.052 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.188     1.240    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDSE (Hold_fdse_C_S)        -0.080     1.130    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.652%)  route 0.446ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.209     0.980    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.237     1.315    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X160Y138       FDSE (Hold_fdse_C_S)        -0.018     1.195    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.652%)  route 0.446ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.209     0.980    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.237     1.315    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X160Y138       FDSE (Hold_fdse_C_S)        -0.018     1.195    datapath/video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.652%)  route 0.446ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.209     0.980    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.237     1.315    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X160Y138       FDSE (Hold_fdse_C_S)        -0.018     1.195    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.652%)  route 0.446ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.209     0.980    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.237     1.315    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X160Y138       FDSE (Hold_fdse_C_S)        -0.018     1.195    datapath/video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.652%)  route 0.446ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.209     0.980    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.237     1.315    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X160Y138       FDSE (Hold_fdse_C_S)        -0.018     1.195    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.227ns (27.179%)  route 0.608ns (72.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.608     1.379    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.099     1.478 r  datapath/video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.478    datapath/video_inst/inst_dvid/shift_green_1[6]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.107     1.318    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.183ns (28.128%)  route 0.468ns (71.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.226     1.010    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X160Y136       LUT2 (Prop_lut2_I0_O)        0.042     1.052 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.242     1.293    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDSE (Hold_fdse_C_S)        -0.080     1.130    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.163    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           618 Endpoints
Min Delay           618 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/ready_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.789ns  (logic 3.439ns (29.168%)  route 8.351ns (70.832%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y128       FDRE                         0.000     0.000 r  datapath/Audio_Codec/ready_sig_reg/C
    SLICE_X144Y128       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/Audio_Codec/ready_sig_reg/Q
                         net (fo=53, routed)          8.351     8.869    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.921    11.789 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.789    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 3.681ns (31.461%)  route 8.020ns (68.539%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y125       FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[3]/C
    SLICE_X140Y125       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/memory_counter/processQ_reg[3]/Q
                         net (fo=6, routed)           1.019     1.537    datapath/memory_counter/writeCntr[3]
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124     1.661 r  datapath/memory_counter/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.451     2.112    datapath/memory_counter/led_OBUF[6]_inst_i_2_n_0
    SLICE_X141Y125       LUT5 (Prop_lut5_I3_O)        0.124     2.236 r  datapath/memory_counter/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.549     8.786    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.915    11.701 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.701    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.566ns  (logic 3.603ns (31.150%)  route 7.963ns (68.850%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y117       FDSE                         0.000     0.000 r  control/FSM_onehot_state_reg[0]/C
    SLICE_X140Y117       FDSE (Prop_fdse_C_Q)         0.478     0.478 r  control/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          7.963     8.441    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.125    11.566 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.566    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 3.467ns (30.412%)  route 7.933ns (69.588%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y117       FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[1]/C
    SLICE_X140Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           7.933     8.451    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    11.400 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.400    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.388ns  (logic 3.435ns (30.165%)  route 7.953ns (69.835%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y117       FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[3]/C
    SLICE_X140Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           7.953     8.471    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    11.388 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.388    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 2.042ns (18.035%)  route 9.282ns (81.965%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.282    10.352    datapath/btn_IBUF[0]
    SLICE_X152Y139       LUT3 (Prop_lut3_I2_O)        0.124    10.476 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.476    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X152Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.989 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X152Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  datapath/triggerVolt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    datapath/triggerVolt_reg[8]_i_1_n_0
    SLICE_X152Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.325 r  datapath/triggerVolt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.325    datapath/triggerVolt_reg[9]_i_2_n_7
    SLICE_X152Y141       FDRE                                         r  datapath/triggerVolt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.312ns  (logic 2.029ns (17.941%)  route 9.282ns (82.059%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.282    10.352    datapath/btn_IBUF[0]
    SLICE_X152Y139       LUT3 (Prop_lut3_I2_O)        0.124    10.476 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.476    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X152Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.989 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X152Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.312 r  datapath/triggerVolt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.312    datapath/triggerVolt_reg[8]_i_1_n_6
    SLICE_X152Y140       FDSE                                         r  datapath/triggerVolt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 3.433ns (30.352%)  route 7.878ns (69.648%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y117       FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[2]/C
    SLICE_X140Y117       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  control/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          7.878     8.396    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    11.311 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.311    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.304ns  (logic 2.021ns (17.883%)  route 9.282ns (82.118%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.282    10.352    datapath/btn_IBUF[0]
    SLICE_X152Y139       LUT3 (Prop_lut3_I2_O)        0.124    10.476 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.476    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X152Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.989 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X152Y140       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.304 r  datapath/triggerVolt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.304    datapath/triggerVolt_reg[8]_i_1_n_4
    SLICE_X152Y140       FDRE                                         r  datapath/triggerVolt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/triggerVolt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.228ns  (logic 1.945ns (17.327%)  route 9.282ns (82.673%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.282    10.352    datapath/btn_IBUF[0]
    SLICE_X152Y139       LUT3 (Prop_lut3_I2_O)        0.124    10.476 r  datapath/triggerVolt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.476    datapath/triggerVolt[4]_i_6_n_0
    SLICE_X152Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.989 r  datapath/triggerVolt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    datapath/triggerVolt_reg[4]_i_1_n_0
    SLICE_X152Y140       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.228 r  datapath/triggerVolt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.228    datapath/triggerVolt_reg[8]_i_1_n_5
    SLICE_X152Y140       FDSE                                         r  datapath/triggerVolt_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/C
    SLICE_X137Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/Q
                         net (fo=3, routed)           0.066     0.207    datapath/Audio_Codec/audio_inout/Data_In_int[21]
    SLICE_X136Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/toADCR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y127       FDRE                         0.000     0.000 r  datapath/toADCR_reg[0]/C
    SLICE_X139Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/toADCR_reg[0]/Q
                         net (fo=1, routed)           0.057     0.198    datapath/Audio_Codec/audio_inout/toADCR[0]
    SLICE_X138Y127       LUT4 (Prop_lut4_I0_O)        0.045     0.243 r  datapath/Audio_Codec/audio_inout/Data_Out_int[13]_i_1/O
                         net (fo=1, routed)           0.000     0.243    datapath/Audio_Codec/audio_inout/Data_Out_int[13]_i_1_n_0
    SLICE_X138Y127       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/toADCL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y127       FDRE                         0.000     0.000 r  datapath/toADCL_reg[1]/C
    SLICE_X139Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/toADCL_reg[1]/Q
                         net (fo=1, routed)           0.058     0.199    datapath/Audio_Codec/audio_inout/toADCL[1]
    SLICE_X138Y127       LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  datapath/Audio_Codec/audio_inout/Data_Out_int[14]_i_1/O
                         net (fo=1, routed)           0.000     0.244    datapath/Audio_Codec/audio_inout/Data_Out_int[14]_i_1_n_0
    SLICE_X138Y127       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y127       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[12]/C
    SLICE_X137Y127       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[12]/Q
                         net (fo=1, routed)           0.104     0.245    datapath/Audio_Codec/audio_inout/Data_In_int[12]
    SLICE_X137Y127       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y124       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/C
    SLICE_X137Y124       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/Q
                         net (fo=3, routed)           0.123     0.251    datapath/Audio_Codec/audio_inout/Data_In_int[26]
    SLICE_X136Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/D_L_O_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/toADCL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.148ns (58.799%)  route 0.104ns (41.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[7]/C
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[7]/Q
                         net (fo=1, routed)           0.104     0.252    datapath/D_L_O_int[7]
    SLICE_X139Y127       FDRE                                         r  datapath/toADCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y129       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/C
    SLICE_X137Y129       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    datapath/Audio_Codec/audio_inout/Data_In_int[2]
    SLICE_X136Y129       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/w_Lbus_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y124       FDRE                         0.000     0.000 r  datapath/w_Lbus_out_reg[10]/C
    SLICE_X139Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/w_Lbus_out_reg[10]/Q
                         net (fo=2, routed)           0.071     0.212    datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]_0
    SLICE_X138Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  datapath/Audio_Codec/audio_inout/Data_Out_int[25]_i_1/O
                         net (fo=1, routed)           0.000     0.257    datapath/Audio_Codec/audio_inout/Data_Out_int[25]_i_1_n_0
    SLICE_X138Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.622%)  route 0.130ns (50.378%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y127       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/C
    SLICE_X137Y127       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/Q
                         net (fo=3, routed)           0.130     0.258    datapath/Audio_Codec/audio_inout/Data_In_int[18]
    SLICE_X137Y126       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/RDinMux/result_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DIBDI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (56.906%)  route 0.112ns (43.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y128       FDRE                         0.000     0.000 r  datapath/RDinMux/result_reg[7]/C
    SLICE_X140Y128       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/RDinMux/result_reg[7]/Q
                         net (fo=1, routed)           0.112     0.260    datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl_2[7]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DIBDI[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 0.456ns (13.388%)  route 2.950ns (86.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.819     1.819    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.456     2.275 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=72, routed)          2.950     5.225    datapath/leftChannelMemory/Q[2]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 0.456ns (13.388%)  route 2.950ns (86.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.819     1.819    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.456     2.275 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=72, routed)          2.950     5.225    datapath/rightChannelMemory/Q[2]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 0.478ns (14.270%)  route 2.872ns (85.730%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.815     1.815    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.478     2.293 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/Q
                         net (fo=53, routed)          2.872     5.165    datapath/leftChannelMemory/Q[1]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 0.478ns (14.270%)  route 2.872ns (85.730%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.815     1.815    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.478     2.293 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[1]/Q
                         net (fo=53, routed)          2.872     5.165    datapath/rightChannelMemory/Q[1]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.119ns  (logic 0.456ns (14.622%)  route 2.663ns (85.378%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.819     1.819    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     2.275 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/Q
                         net (fo=58, routed)          2.663     4.938    datapath/leftChannelMemory/Q[4]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.119ns  (logic 0.456ns (14.622%)  route 2.663ns (85.378%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.819     1.819    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     2.275 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/Q
                         net (fo=58, routed)          2.663     4.938    datapath/rightChannelMemory/Q[4]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.655ns  (logic 0.518ns (19.512%)  route 2.137ns (80.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.815     1.815    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=50, routed)          2.137     4.470    datapath/leftChannelMemory/Q[0]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.655ns  (logic 0.518ns (19.512%)  route 2.137ns (80.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.815     1.815    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[0]/Q
                         net (fo=50, routed)          2.137     4.470    datapath/rightChannelMemory/Q[0]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.456ns (17.564%)  route 2.140ns (82.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818     1.818    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456     2.274 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=53, routed)          2.140     4.415    datapath/leftChannelMemory/Q[6]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.456ns (17.564%)  route 2.140ns (82.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818     1.818    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456     2.274 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=53, routed)          2.140     4.415    datapath/rightChannelMemory/Q[6]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.141ns (17.280%)  route 0.675ns (82.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.639     0.639    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/Q
                         net (fo=61, routed)          0.675     1.455    datapath/leftChannelMemory/Q[5]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.141ns (17.280%)  route 0.675ns (82.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.639     0.639    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/Q
                         net (fo=61, routed)          0.675     1.455    datapath/rightChannelMemory/Q[5]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.141ns (16.153%)  route 0.732ns (83.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=66, routed)          0.732     1.510    datapath/leftChannelMemory/Q[3]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.141ns (16.153%)  route 0.732ns (83.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=66, routed)          0.732     1.510    datapath/rightChannelMemory/Q[3]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/Q
                         net (fo=39, routed)          0.744     1.522    datapath/leftChannelMemory/Q[9]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.141ns (15.936%)  route 0.744ns (84.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[9]/Q
                         net (fo=39, routed)          0.744     1.522    datapath/rightChannelMemory/Q[9]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.141ns (12.259%)  route 1.009ns (87.741%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=53, routed)          1.009     1.788    datapath/leftChannelMemory/Q[6]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.141ns (12.259%)  route 1.009ns (87.741%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[6]/Q
                         net (fo=53, routed)          1.009     1.788    datapath/rightChannelMemory/Q[6]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.141ns (12.189%)  route 1.016ns (87.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/Q
                         net (fo=46, routed)          1.016     1.794    datapath/leftChannelMemory/Q[8]
    RAMB18_X7Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.141ns (12.189%)  route 1.016ns (87.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638     0.638    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y127       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/uut1/processQ_reg[8]/Q
                         net (fo=46, routed)          1.016     1.794    datapath/rightChannelMemory/Q[8]
    RAMB18_X7Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    38.748 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    40.591    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.687 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    43.813    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    47.349 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.349    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     2.034 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.034    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 4.021ns (68.386%)  route 1.859ns (31.614%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.456     2.280 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.859     4.139    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     7.704 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.704    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 4.004ns (70.898%)  route 1.643ns (29.102%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.456     2.279 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.643     3.923    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     7.471 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.471    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.563ns  (logic 0.965ns (61.721%)  route 0.598ns (38.279%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.598     1.381    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.205 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.205    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 0.965ns (58.776%)  route 0.677ns (41.224%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.677     1.460    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.284 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.284    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701     3.061 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     4.904    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.938ns  (logic 1.682ns (14.089%)  route 10.256ns (85.911%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=5, routed)           8.350     9.430    datapath/video_inst/Inst_vga/uut2/switch_IBUF[0]
    SLICE_X158Y133       LUT5 (Prop_lut5_I0_O)        0.150     9.580 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_5__0/O
                         net (fo=1, routed)           0.767    10.347    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I4_O)        0.328    10.675 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           1.140    11.814    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.938    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708     1.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.881ns  (logic 2.885ns (24.283%)  route 8.996ns (75.717%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.035    11.731    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT4 (Prop_lut4_I2_O)        0.150    11.881 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    11.881    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.873ns  (logic 2.887ns (24.316%)  route 8.986ns (75.684%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 f  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.025    11.721    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT5 (Prop_lut5_I1_O)        0.152    11.873 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000    11.873    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.870ns  (logic 2.887ns (24.323%)  route 8.983ns (75.677%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.022    11.718    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I2_O)        0.152    11.870 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.870    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.845ns  (logic 2.859ns (24.138%)  route 8.986ns (75.862%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          1.025    11.721    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X158Y135       LUT5 (Prop_lut5_I2_O)        0.124    11.845 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.845    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.548ns  (logic 1.682ns (14.565%)  route 9.866ns (85.435%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=5, routed)           8.350     9.430    datapath/video_inst/Inst_vga/uut2/switch_IBUF[0]
    SLICE_X158Y133       LUT5 (Prop_lut5_I0_O)        0.150     9.580 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_5__0/O
                         net (fo=1, routed)           0.767    10.347    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I4_O)        0.328    10.675 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.750    11.424    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y135       LUT5 (Prop_lut5_I4_O)        0.124    11.548 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    11.548    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.708     1.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.525ns  (logic 2.859ns (24.807%)  route 8.666ns (75.193%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.705    11.401    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.525 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    11.525    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.703     1.703    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.505ns  (logic 2.859ns (24.851%)  route 8.646ns (75.149%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 f  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.685    11.381    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X159Y133       LUT6 (Prop_lut6_I2_O)        0.124    11.505 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.505    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.458ns  (logic 2.859ns (24.952%)  route 8.599ns (75.048%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.639    11.334    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X159Y133       LUT6 (Prop_lut6_I3_O)        0.124    11.458 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.458    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/triggerTime_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.434ns  (logic 2.855ns (24.970%)  route 8.579ns (75.030%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  datapath/triggerTime_reg[1]/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/triggerTime_reg[1]/Q
                         net (fo=59, routed)          2.696     3.214    datapath/video_inst/Inst_vga/uut3/O65[1]
    SLICE_X154Y121       LUT2 (Prop_lut2_I0_O)        0.146     3.360 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_i_9/O
                         net (fo=13, routed)          1.493     4.853    datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_1
    SLICE_X153Y121       LUT6 (Prop_lut6_I3_O)        0.328     5.181 r  datapath/video_inst/Inst_vga/uut1/is_trigger_time5_carry_i_1/O
                         net (fo=1, routed)           0.401     5.582    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0_0[3]
    SLICE_X152Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.978 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry/CO[3]
                         net (fo=1, routed)           0.000     5.978    datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.232 r  datapath/video_inst/Inst_vga/uut3/is_trigger_time5_carry__0/CO[0]
                         net (fo=1, routed)           0.832     7.064    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_2[0]
    SLICE_X154Y128       LUT4 (Prop_lut4_I1_O)        0.367     7.431 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61/O
                         net (fo=1, routed)           0.670     8.101    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_61_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.124     8.225 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.519     8.744    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_48_n_0
    SLICE_X157Y129       LUT6 (Prop_lut6_I1_O)        0.124     8.868 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24/O
                         net (fo=2, routed)           0.881     9.748    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_24_n_0
    SLICE_X158Y132       LUT4 (Prop_lut4_I3_O)        0.150     9.898 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.469    10.368    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.328    10.696 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.618    11.314    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.120    11.434 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    11.434    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.565ns (33.219%)  route 1.136ns (66.781%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y140       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X152Y140       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.370     0.534    datapath/video_inst/Inst_vga/uut2/out[8]
    SLICE_X154Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.579    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_29_2[0]
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.676 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.290     0.966    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_11_1[0]
    SLICE_X157Y131       LUT6 (Prop_lut6_I3_O)        0.124     1.090 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.049     1.139    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0_1
    SLICE_X157Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.184 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.303     1.487    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_1
    SLICE_X158Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.532 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.124     1.656    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X158Y132       LUT6 (Prop_lut6_I3_O)        0.045     1.701 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     1.701    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.565ns (32.701%)  route 1.163ns (67.299%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y140       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X152Y140       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.370     0.534    datapath/video_inst/Inst_vga/uut2/out[8]
    SLICE_X154Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.579    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_29_2[0]
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.676 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.290     0.966    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_11_1[0]
    SLICE_X157Y131       LUT6 (Prop_lut6_I3_O)        0.124     1.090 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.049     1.139    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0_1
    SLICE_X157Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.184 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.303     1.487    datapath/video_inst/Inst_vga/uut2/processQ_reg[9]_1
    SLICE_X158Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.532 r  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_4/O
                         net (fo=10, routed)          0.151     1.683    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X158Y133       LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     1.728    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.565ns (32.342%)  route 1.182ns (67.658%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y140       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X152Y140       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.370     0.534    datapath/video_inst/Inst_vga/uut2/out[8]
    SLICE_X154Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.579    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_29_2[0]
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.676 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.290     0.966    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_11_1[0]
    SLICE_X157Y131       LUT6 (Prop_lut6_I3_O)        0.124     1.090 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.049     1.139    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0_1
    SLICE_X157Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.184 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.244     1.428    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]_1
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.473 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.229     1.702    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT4 (Prop_lut4_I3_O)        0.045     1.747 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914     0.914    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.565ns (32.323%)  route 1.183ns (67.677%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y140       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X152Y140       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.370     0.534    datapath/video_inst/Inst_vga/uut2/out[8]
    SLICE_X154Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.579    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_29_2[0]
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.676 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.290     0.966    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_11_1[0]
    SLICE_X157Y131       LUT6 (Prop_lut6_I3_O)        0.124     1.090 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.049     1.139    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0_1
    SLICE_X157Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.184 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.244     1.428    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]_1
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.473 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.230     1.703    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I1_O)        0.045     1.748 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     1.748    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914     0.914    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/triggerVolt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.569ns (32.478%)  route 1.183ns (67.522%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y140       FDRE                         0.000     0.000 r  datapath/triggerVolt_reg[8]/C
    SLICE_X152Y140       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/triggerVolt_reg[8]/Q
                         net (fo=23, routed)          0.370     0.534    datapath/video_inst/Inst_vga/uut2/out[8]
    SLICE_X154Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.579 r  datapath/video_inst/Inst_vga/uut2/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     0.579    datapath/video_inst/Inst_vga/uut3/dc_bias[3]_i_29_2[0]
    SLICE_X154Y134       CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.676 f  datapath/video_inst/Inst_vga/uut3/is_trigger_volt3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.290     0.966    datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_11_1[0]
    SLICE_X157Y131       LUT6 (Prop_lut6_I3_O)        0.124     1.090 f  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_29/O
                         net (fo=1, routed)           0.049     1.139    datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_2__0_1
    SLICE_X157Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.184 f  datapath/video_inst/Inst_vga/uut2/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.244     1.428    datapath/video_inst/Inst_vga/uut1/dc_bias_reg[1]_1
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.473 r  datapath/video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=5, routed)           0.230     1.703    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I1_O)        0.049     1.752 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.752    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.914     0.914    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.827ns (47.014%)  route 0.932ns (52.986%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y50         RAMB18E1                     0.000     0.000 r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X7Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.585 r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[12]
                         net (fo=1, routed)           0.356     0.941    datapath/video_inst/Inst_vga/uut2/encoded_reg[8]_i_2_1[1]
    SLICE_X146Y128       LUT6 (Prop_lut6_I4_O)        0.045     0.986 r  datapath/video_inst/Inst_vga/uut2/encoded[8]_i_5/O
                         net (fo=1, routed)           0.000     0.986    datapath/video_inst/Inst_vga/uut2/encoded[8]_i_5_n_0
    SLICE_X146Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.138 f  datapath/video_inst/Inst_vga/uut2/encoded_reg[8]_i_2/CO[3]
                         net (fo=5, routed)           0.576     1.714    datapath/video_inst/inst_dvid/TDMS_encoder_green/CO[0]
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     1.759    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.231ns (12.901%)  route 1.559ns (87.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.419     1.605    datapath/video_inst/Inst_vga/uut1/reset_n_IBUF
    SLICE_X159Y129       LUT2 (Prop_lut2_I1_O)        0.045     1.650 r  datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.140     1.790    datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.231ns (12.901%)  route 1.559ns (87.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.419     1.605    datapath/video_inst/Inst_vga/uut1/reset_n_IBUF
    SLICE_X159Y129       LUT2 (Prop_lut2_I1_O)        0.045     1.650 r  datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.140     1.790    datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X161Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.231ns (12.870%)  route 1.563ns (87.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.419     1.605    datapath/video_inst/Inst_vga/uut1/reset_n_IBUF
    SLICE_X159Y129       LUT2 (Prop_lut2_I1_O)        0.045     1.650 r  datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.144     1.794    datapath/video_inst/Inst_vga/uut1/processQ[9]_i_1__0_n_0
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.910     0.910    datapath/video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut1/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/uut2/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.231ns (12.806%)  route 1.572ns (87.194%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.315     1.501    datapath/video_inst/Inst_vga/uut2/reset_n_IBUF
    SLICE_X156Y129       LUT6 (Prop_lut6_I5_O)        0.045     1.546 r  datapath/video_inst/Inst_vga/uut2/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.257     1.803    datapath/video_inst/Inst_vga/uut2/processQ[9]_i_1__1_n_0
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.909     0.909    datapath/video_inst/Inst_vga/uut2/CLK
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/uut2/processQ_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.434ns (21.533%)  route 5.225ns (78.467%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.900     4.962    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.756    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.880 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.263     6.143    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.267 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392     6.659    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.434ns (21.533%)  route 5.225ns (78.467%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.900     4.962    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.756    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.880 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.263     6.143    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.267 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392     6.659    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.434ns (21.533%)  route 5.225ns (78.467%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.900     4.962    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.756    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.880 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.263     6.143    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.267 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392     6.659    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.617ns  (logic 1.434ns (21.669%)  route 5.183ns (78.331%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.900     4.962    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.756    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.880 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.263     6.143    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X161Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.267 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.350     6.617    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.704     1.704    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X163Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.214ns (20.457%)  route 4.720ns (79.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=50, routed)          3.503     4.565    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X159Y129       LUT1 (Prop_lut1_I0_O)        0.152     4.717 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=87, routed)          1.217     5.933    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702     1.702    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.367%)  route 0.296ns (54.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.541    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.263ns (41.459%)  route 0.371ns (58.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.371     0.633    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.186ns (12.240%)  route 1.333ns (87.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.333     1.519    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/stb_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.186ns (12.240%)  route 1.333ns (87.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.333     1.519    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.186ns (11.540%)  route 1.425ns (88.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.425     1.611    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.186ns (11.540%)  route 1.425ns (88.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.425     1.611    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.186ns (11.540%)  route 1.425ns (88.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.425     1.611    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.186ns (11.540%)  route 1.425ns (88.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.425     1.611    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.186ns (11.456%)  route 1.437ns (88.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.437     1.623    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/msg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.186ns (11.341%)  route 1.453ns (88.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=50, routed)          1.453     1.639    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/C





