/dts-v1/;

/ {
	#address-cells = <0x1>;
	#size-cells = <0x1>;
	compatible = "spinal,vexriscv";
	model = "spinal,vexriscv_sim";

	chosen {
		bootargs = "rootwait console=hvc0 root=/dev/ram0 init=/sbin/init swiotlb=32 loglevel=7";
		linux,initrd-start = <0x80C00000>;
		linux,initrd-end =   <0x82000000>; 
	};


    cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		timebase-frequency = <100000000>;
            cpu@0 {
                    device_type = "cpu";
                    compatible = "riscv";
                    riscv,isa = "rv32im";
                    mmu-type = "riscv,sv32";
                    reg = <0>;
                    status = "okay";
                    L1: interrupt-controller {
                            #interrupt-cells = <0x00000001>;
                            interrupt-controller;
                            compatible = "riscv,cpu-intc";
                    };
	        };
        };

	memory@80400000 {
		device_type = "memory";
		reg = <0x80400000 0x03C00000>;
	};
	
	apbA@10000000 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
        ranges = <0x0 0x10000000 0x01000000>;

		plic: interrupt-controller@c00000 {
			compatible = "sifive,plic-1.0.0", "sifive,fu540-c000-plic";
			#interrupt-cells = <1>;
			interrupt-controller;
			interrupts-extended = <&L1 11 &L1 9>;
			reg = <0x00C00000 0x400000>;
			riscv,ndev = <32>;
		};


        spiA: spi@20000 {
	        compatible = "spinal-lib,spi-1.0";
            #address-cells = <1>;
            #size-cells = <0>;   
	        reg = <0x020000 0x1000>;
                   
	        spidev@0 {
		        compatible = "spidev";
		        spi-max-frequency = <100000>;
		        reg = <0>;
	        };    
	        mmc-slot@1 {
		        compatible = "mmc-spi-slot";
		        reg = <1>;
		        voltage-ranges = <3300 3300>;
		        spi-max-frequency = <50000000>;
	        };
        };
	};


};


