
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Aperture' on host 'desktop-apertur' (Windows NT_amd64 version 6.2) on Tue Oct 27 23:22:15 -0500 2020
INFO: [HLS 200-10] In directory 'C:/Users/Aperture/Git/FracNetHLS/FracNetHLS-CIFAR10'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/Aperture/Git/FracNetHLS/FracNetHLS-CIFAR10/model'.
INFO: [HLS 200-10] Adding design file 'biconv.cc' to the project
INFO: [HLS 200-10] Adding design file 'matmul.cc' to the project
INFO: [HLS 200-10] Adding design file 'net_hls.cc' to the project
INFO: [HLS 200-10] Adding design file 'pgconv.cc' to the project
INFO: [HLS 200-10] Adding design file 'pgconv64.h' to the project
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-10] Adding design file 'weights_tb.h' to the project
INFO: [HLS 200-10] Adding test bench file 'bin/conv1_input.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'bin/labels.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'tb.cc' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/Aperture/Git/FracNetHLS/FracNetHLS-CIFAR10/model/solution1'.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
[2Kvivado_hls> [12C^C