Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 16:34:33 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clock0/NEW_CLK_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: t_block_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: t_block_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: t_block_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.431      -97.693                     42                  705        0.139        0.000                      0                  705        4.500        0.000                       0                   541  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.431      -97.693                     42                  705        0.139        0.000                      0                  705        4.500        0.000                       0                   541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack       -3.431ns,  Total Violation      -97.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 6.289ns (46.980%)  route 7.098ns (53.020%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.193    18.143    rand_reg[28]_i_4_n_2
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.313    18.456 r  rand[6]_i_1/O
                         net (fo=1, routed)           0.000    18.456    rand[6]_i_1_n_1
    SLICE_X39Y23         FDRE                                         r  rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.430    14.771    CLOCK_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  rand_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)        0.029    15.025    rand_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.366ns  (logic 6.289ns (47.053%)  route 7.077ns (52.947%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.172    18.122    rand_reg[28]_i_4_n_2
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.313    18.435 r  rand[4]_i_1/O
                         net (fo=1, routed)           0.000    18.435    rand[4]_i_1_n_1
    SLICE_X39Y22         FDRE                                         r  rand_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.431    14.772    CLOCK_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  rand_reg[4]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.032    15.029    rand_reg[4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -18.435    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.403ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.360ns  (logic 6.289ns (47.074%)  route 7.071ns (52.926%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.166    18.116    rand_reg[28]_i_4_n_2
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.313    18.429 r  rand[9]_i_1/O
                         net (fo=1, routed)           0.000    18.429    rand[9]_i_1_n_1
    SLICE_X39Y22         FDRE                                         r  rand_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.431    14.772    CLOCK_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  rand_reg[9]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.029    15.026    rand_reg[9]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                 -3.403    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.393ns  (logic 6.289ns (46.959%)  route 7.104ns (53.041%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.199    18.149    rand_reg[28]_i_4_n_2
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.313    18.462 r  rand[10]_i_1/O
                         net (fo=1, routed)           0.000    18.462    rand[10]_i_1_n_1
    SLICE_X38Y24         FDRE                                         r  rand_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.428    14.769    CLOCK_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  rand_reg[10]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y24         FDRE (Setup_fdre_C_D)        0.077    15.071    rand_reg[10]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -18.462    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.338ns  (logic 6.289ns (47.150%)  route 7.049ns (52.850%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.145    18.095    rand_reg[28]_i_4_n_2
    SLICE_X47Y27         LUT4 (Prop_lut4_I1_O)        0.313    18.408 r  rand[15]_i_1/O
                         net (fo=1, routed)           0.000    18.408    rand[15]_i_1_n_1
    SLICE_X47Y27         FDRE                                         r  rand_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.434    14.775    CLOCK_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  rand_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.031    15.031    rand_reg[15]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -18.408    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 6.289ns (47.323%)  route 7.001ns (52.677%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.096    18.046    rand_reg[28]_i_4_n_2
    SLICE_X47Y25         LUT4 (Prop_lut4_I1_O)        0.313    18.359 r  rand[13]_i_1/O
                         net (fo=1, routed)           0.000    18.359    rand[13]_i_1_n_1
    SLICE_X47Y25         FDSE                                         r  rand_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.431    14.772    CLOCK_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  rand_reg[13]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDSE (Setup_fdse_C_D)        0.031    15.028    rand_reg[13]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.280ns  (logic 6.289ns (47.355%)  route 6.991ns (52.645%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.087    18.037    rand_reg[28]_i_4_n_2
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.313    18.350 r  rand[16]_i_1/O
                         net (fo=1, routed)           0.000    18.350    rand[16]_i_1_n_1
    SLICE_X47Y28         FDSE                                         r  rand_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.436    14.777    CLOCK_IBUF_BUFG
    SLICE_X47Y28         FDSE                                         r  rand_reg[16]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDSE (Setup_fdse_C_D)        0.032    15.034    rand_reg[16]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -18.350    
  -------------------------------------------------------------------
                         slack                                 -3.316    

Slack (VIOLATED) :        -3.299ns  (required time - arrival time)
  Source:                 rand_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 6.389ns (48.188%)  route 6.869ns (51.812%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X39Y22         FDRE                                         r  rand_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[9]/Q
                         net (fo=72, routed)          0.938     6.464    rand[9]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  rand[10]_i_23/O
                         net (fo=3, routed)           0.736     7.324    rand[10]_i_23_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.722 r  rand_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    rand_reg[2]_i_152_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  rand_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.836    rand_reg[2]_i_128_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  rand_reg[2]_i_101/CO[3]
                         net (fo=1, routed)           0.000     7.950    rand_reg[2]_i_101_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.064 r  rand_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.064    rand_reg[2]_i_85_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.286 r  rand_reg[6]_i_40/O[0]
                         net (fo=3, routed)           0.564     8.850    rand_reg[6]_i_40_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I2_O)        0.299     9.149 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.891    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.398 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.398    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.637 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.297    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.599 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.110    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.495    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.609    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.848 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.626    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.928 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.928    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.441 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.441    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.558 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.558    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.675 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.675    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.990 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.843    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.150 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.150    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.700 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.700    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.928 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.087    18.015    rand_reg[28]_i_4_n_2
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.313    18.328 r  rand[3]_i_1/O
                         net (fo=1, routed)           0.000    18.328    rand[3]_i_1_n_1
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.432    14.773    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.031    15.029    rand_reg[3]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -18.328    
  -------------------------------------------------------------------
                         slack                                 -3.299    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 6.289ns (47.489%)  route 6.954ns (52.511%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.050    17.999    rand_reg[28]_i_4_n_2
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.313    18.312 r  rand[1]_i_1/O
                         net (fo=1, routed)           0.000    18.312    rand[1]_i_1_n_1
    SLICE_X40Y22         FDRE                                         r  rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.433    14.774    CLOCK_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  rand_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.031    15.044    rand_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.243ns  (logic 6.289ns (47.489%)  route 6.954ns (52.511%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.548     5.069    CLOCK_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rand_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  rand_reg[3]/Q
                         net (fo=84, routed)          0.696     6.221    rand[3]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.345 r  rand[6]_i_25/O
                         net (fo=3, routed)           0.814     7.159    rand[6]_i_25_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.685 r  rand_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.685    rand_reg[2]_i_99_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  rand_reg[2]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.799    rand_reg[2]_i_83_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.021 r  rand_reg[6]_i_38/O[0]
                         net (fo=3, routed)           0.851     8.872    rand_reg[6]_i_38_n_8
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.299     9.171 r  rand[2]_i_38/O
                         net (fo=1, routed)           0.742     9.913    rand[2]_i_38_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.420 r  rand_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    rand_reg[2]_i_21_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.659 r  rand_reg[6]_i_11/O[2]
                         net (fo=3, routed)           0.659    11.319    rand_reg[6]_i_11_n_6
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.302    11.621 r  rand[2]_i_4/O
                         net (fo=1, routed)           0.511    12.132    rand[2]_i_4_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.517 r  rand_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.517    rand_reg[2]_i_2_n_1
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  rand_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    rand_reg[6]_i_2_n_1
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 r  rand_reg[10]_i_2/O[2]
                         net (fo=5, routed)           0.777    13.647    rand_reg[10]_i_2_n_6
    SLICE_X42Y29         LUT2 (Prop_lut2_I0_O)        0.302    13.949 r  rand[28]_i_114/O
                         net (fo=1, routed)           0.000    13.949    rand[28]_i_114_n_1
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.462 r  rand_reg[28]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.462    rand_reg[28]_i_96_n_1
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  rand_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.579    rand_reg[28]_i_80_n_1
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  rand_reg[28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.696    rand_reg[28]_i_63_n_1
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.011 r  rand_reg[28]_i_30/O[3]
                         net (fo=3, routed)           0.853    15.865    rand_reg[28]_i_30_n_5
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.307    16.172 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.172    rand[28]_i_28_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  rand_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.722    rand_reg[28]_i_10_n_1
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.950 r  rand_reg[28]_i_4/CO[2]
                         net (fo=29, routed)          1.049    17.999    rand_reg[28]_i_4_n_2
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.313    18.312 r  rand[5]_i_1/O
                         net (fo=1, routed)           0.000    18.312    rand[5]_i_1_n_1
    SLICE_X40Y22         FDRE                                         r  rand_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         1.433    14.774    CLOCK_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  rand_reg[5]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.031    15.044    rand_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                 -3.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pt_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.563     1.446    CLOCK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pt_row_reg[4]/Q
                         net (fo=1, routed)           0.109     1.696    tetri0/pt_row_reg[5][4]
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  tetri0/t_row[4]_i_1/O
                         net (fo=1, routed)           0.000     1.741    tetri0_n_389
    SLICE_X30Y3          FDRE                                         r  t_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.832     1.959    CLOCK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  t_row_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.121     1.602    t_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pt_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.375%)  route 0.150ns (44.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.563     1.446    CLOCK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pt_row_reg[3]/Q
                         net (fo=1, routed)           0.150     1.737    tetri0/pt_row_reg[5][3]
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  tetri0/t_row[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    tetri0_n_390
    SLICE_X30Y3          FDRE                                         r  t_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.832     1.959    CLOCK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  t_row_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.121     1.602    t_row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 t_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.179%)  route 0.139ns (45.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.564     1.447    CLOCK_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  t_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  t_row_reg[5]/Q
                         net (fo=13, routed)          0.139     1.750    t_row[5]
    SLICE_X29Y2          FDRE                                         r  pt_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.834     1.961    CLOCK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  pt_row_reg[5]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.070     1.553    pt_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 grid_0/oled_grid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.408%)  route 0.127ns (40.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.553     1.436    grid_0/CLOCK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  grid_0/oled_grid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  grid_0/oled_grid_reg[13]/Q
                         net (fo=2, routed)           0.127     1.704    oled_0/oled_grid[2]
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  oled_0/oled_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.749    oled_0_n_110
    SLICE_X28Y20         FDRE                                         r  oled_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.822     1.949    CLOCK_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  oled_data_reg[13]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.092     1.543    oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 t_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.924%)  route 0.152ns (48.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.563     1.446    CLOCK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  t_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  t_row_reg[4]/Q
                         net (fo=20, routed)          0.152     1.762    t_row[4]
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.833     1.960    CLOCK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[4]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.072     1.554    pt_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pt_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.200%)  route 0.200ns (51.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.564     1.447    CLOCK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  pt_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pt_row_reg[5]/Q
                         net (fo=1, routed)           0.200     1.788    tetri0/pt_row_reg[5][5]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  tetri0/t_row[5]_i_2/O
                         net (fo=1, routed)           0.000     1.833    tetri0_n_388
    SLICE_X30Y2          FDRE                                         r  t_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.833     1.960    CLOCK_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  t_row_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.121     1.603    t_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 occupied_reg[20][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[20][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.155%)  route 0.139ns (42.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.558     1.441    CLOCK_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  occupied_reg[20][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  occupied_reg[20][9]/Q
                         net (fo=10, routed)          0.139     1.722    tetri0/occupied_reg[20][9]_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  tetri0/occupied[20][9]_i_1/O
                         net (fo=1, routed)           0.000     1.767    tetri0_n_39
    SLICE_X49Y19         FDRE                                         r  occupied_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.826     1.953    CLOCK_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  occupied_reg[20][9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.091     1.532    occupied_reg[20][9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 t_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.404%)  route 0.175ns (51.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.563     1.446    CLOCK_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  t_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  t_row_reg[2]/Q
                         net (fo=38, routed)          0.175     1.785    t_row[2]
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.833     1.960    CLOCK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  pt_row_reg[2]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.066     1.548    pt_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 occupied_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.567     1.450    CLOCK_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  occupied_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  occupied_reg[3][1]/Q
                         net (fo=10, routed)          0.151     1.765    tetri0/occupied_reg[3][1]_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  tetri0/occupied[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    tetri0_n_319
    SLICE_X54Y0          FDRE                                         r  occupied_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.838     1.965    CLOCK_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  occupied_reg[3][1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.121     1.571    occupied_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 occupied_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupied_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.556     1.439    CLOCK_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  occupied_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  occupied_reg[4][10]/Q
                         net (fo=10, routed)          0.160     1.763    tetri0/occupied_reg[4][10]_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  tetri0/occupied[4][10]_i_1/O
                         net (fo=1, routed)           0.000     1.808    tetri0_n_294
    SLICE_X56Y23         FDRE                                         r  occupied_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=540, routed)         0.822     1.949    CLOCK_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  occupied_reg[4][10]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.121     1.560    occupied_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   below_10_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y37   clock0/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y39   clock0/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   grid_0/oled_grid_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   grid_0/oled_grid_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   grid_0/oled_grid_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y3    occupied_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   occupied_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   occupied_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y3    occupied_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    occupied_reg[7][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    occupied_reg[7][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y4    pt_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    pt_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    pt_row_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    pt_row_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    pt_row_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y6    shift_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   clock0/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   clock0/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   grid_0/oled_grid_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   occupied_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   occupied_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   occupied_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   occupied_reg[6][9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   occupied_reg[6][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   occupied_reg[7][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   occupied_reg[7][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   occupied_reg[7][14]/C



