# compile vhdl design source files
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/MEM.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/UC.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/ID.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/SSD.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/IFetch.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/EX.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sources_1/imports/test_env/test_env.vhd"
vhdl xil_defaultlib  "../../../Mips_.srcs/sim_1/new/test_bench.vhd"

# Do not sort compile order
nosort
