
---------- Begin Simulation Statistics ----------
final_tick                                18528512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   186653                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                               78129529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100008                       # Number of instructions simulated
sim_ops                                        172540                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    72223500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            19                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   14                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     68.42%     68.42% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.42% # Class of executed instruction
system.cpu.op_class::MemRead                        4     21.05%     89.47% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     10.53%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         19                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            38                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        14507                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1457                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        16283                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         9850                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        14507                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4657                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           18513                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1211                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          715                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             75610                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            90127                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1457                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               8217                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2224                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        86713                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       100000                       # Number of instructions committed
system.switch_cpus.commit.committedOps         172521                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       131433                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.312616                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.516885                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        41794     31.80%     31.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        52151     39.68%     71.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        15047     11.45%     82.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        11827      9.00%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         6043      4.60%     96.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1418      1.08%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          762      0.58%     98.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          167      0.13%     98.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2224      1.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       131433                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          269                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            172518                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 50870                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        97263     56.38%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        50870     29.49%     85.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        24388     14.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       172521                       # Class of committed instruction
system.switch_cpus.commit.refs                  75258                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              100000                       # Number of Instructions Simulated
system.switch_cpus.committedOps                172521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.444270                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.444270                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         90066                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         279727                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            14616                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             18345                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1684                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         19223                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               58980                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     4                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               27099                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               18513                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             21093                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                119544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 169082                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            3368                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.128182                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        22712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        11061                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.170709                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       143940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.095505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.207584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            94269     65.49%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             2941      2.04%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2589      1.80%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             3643      2.53%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             6290      4.37%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2554      1.77%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2653      1.84%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             3277      2.28%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            25724     17.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       143940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1796                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            10578                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.461707                       # Inst execution rate
system.switch_cpus.iew.exec_refs                86079                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              27099                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           11091                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         73600                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        35032                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       259316                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         58980                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3391                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        211110                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1684                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        24303                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        22703                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        10633                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            257291                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                209476                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629455                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            161953                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.450394                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 210446                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           368158                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          172787                       # number of integer regfile writes
system.switch_cpus.ipc                       0.692391                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.692391                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        126729     59.08%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        60347     28.13%     87.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        27426     12.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         214502                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 635                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002960                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             133     20.94%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            342     53.86%     74.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           160     25.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         215137                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       573678                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       209476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       346307                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             259316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            214502                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        86713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          100                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       168349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       143940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.490218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.447395                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        41269     28.67%     28.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        44431     30.87%     59.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        28723     19.95%     79.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        14587     10.13%     89.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         9123      6.34%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3553      2.47%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1460      1.01%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          505      0.35%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          289      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       143940                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.485193                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               21093                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61810                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        26700                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        73600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        35032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          112792                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   144427                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           34377                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        225365                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          55050                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            21221                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            543                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        753619                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         271718                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       339696                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             30253                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           1684                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         56399                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           114209                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups       494582                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            104707                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               388443                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              531125                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           39                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 37                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            37                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                38                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      38    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  38                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             185750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF     72223500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            25                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           28                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    78                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   2496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               39                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025641                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.160128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     38     97.44%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      2.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 39                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              18000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             19500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             34500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           12                       # number of demand (read+write) misses
system.l2.demand_misses::total                     38                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           12                       # number of overall misses
system.l2.overall_misses::total                    38                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2610000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1652000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       958000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2610000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   39                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  39                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 71826.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68684.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 71826.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68684.210526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                35                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               35                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2260000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2260000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 61826.086957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 61826.086957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64571.428571                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data        82500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         82500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        82500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        82500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data        72500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        72500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        72500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        72500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           23                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             25                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 71826.086957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        66080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1422000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1422000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 61826.086957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61826.086957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              12                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       875500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       875500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.916667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79590.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72958.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.916667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69590.909091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69590.909091                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    35.733231                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               18456289500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.550610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    11.182704                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001160                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       350                       # Number of tag accesses
system.l2.tags.data_accesses                      350                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  38                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1772276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            886138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     20381178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     10633658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33673250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1772276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     20381178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22153454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1772276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           886138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     20381178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     10633658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33673250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000133500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  88                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          35                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        35                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       166500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  822750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4757.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23507.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       29                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    35                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.050384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.094462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1     16.67%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1     16.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1     16.67%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      12114500                       # Total gap between requests
system.mem_ctrls.avgGap                     346128.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data          768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 20381177.871468428522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 10633658.019896570593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       479000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       343750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     20826.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28645.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1010610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         23888640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           30431010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.344992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     69873500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                42840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                22770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              249900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7960620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21003840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           34811730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.000042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54605750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     15267750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED  18456289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       72213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        21029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        21029                       # number of overall hits
system.cpu.icache.overall_hits::total           21036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3438000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3438000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3438000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3438000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        21093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        21093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           23                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1686500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73326.086957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73326.086957                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        21029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        21093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73326.086957                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.091786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       18456289500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.007796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.083990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.048828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42229                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data        59021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            59026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data        59021                       # number of overall hits
system.cpu.dcache.overall_hits::total           59026                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           39                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           39                       # number of overall misses
system.cpu.dcache.overall_misses::total            40                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      2368500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2368500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      2368500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2368500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data        59060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        59066                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        59060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        59066                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.166667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.166667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60730.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59212.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60730.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59212.500000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           13                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data       989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data       989000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       989000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        34634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           38                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      2283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        34672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60092.105263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58551.282051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        24387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data        85000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        85000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        24388                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        85000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        85000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18528512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.051370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       18456292500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.003898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.047472                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.013672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            118146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           118146                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19157176500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   248168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.65                       # Real time elapsed on the host
host_tick_rate                               82125565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1100008                       # Number of instructions simulated
sim_ops                                       1899701                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000629                       # Number of seconds simulated
sim_ticks                                   628664000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        92610                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         4176                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       108187                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        85413                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        92610                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         7197                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          117506                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            4868                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1447                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            736773                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           869350                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         4176                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              84072                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         23246                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       294679                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1727161                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1217403                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.418726                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.534594                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       326163     26.79%     26.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       512441     42.09%     68.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       148171     12.17%     81.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       129061     10.60%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        56121      4.61%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        13855      1.14%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6947      0.57%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1398      0.11%     98.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        23246      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1217403                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2742                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1727124                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                505540                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       979713     56.72%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       505540     29.27%     85.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       241908     14.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1727161                       # Class of committed instruction
system.switch_cpus.commit.refs                 747448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1727161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.257328                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.257328                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        889650                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2072420                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            92451                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             71291                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           4450                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        199486                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              522200                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              248548                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              117506                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            150307                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1100911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1229432                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            8900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.093457                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       151967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90281                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.977813                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1257328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.728024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.970857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           882257     70.17%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            24308      1.93%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            26521      2.11%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            33661      2.68%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            51325      4.08%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            19713      1.57%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            20621      1.64%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            24607      1.96%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           174315     13.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1257328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts         4996                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            89178                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.461091                       # Inst execution rate
system.switch_cpus.iew.exec_refs               770748                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             248548                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           35475                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        581510                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       279367                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2021827                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        522200                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         9138                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1837070                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4450                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       235386                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        75974                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        37460                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2291736                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1835032                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.611577                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1401574                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.459470                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1836413                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3357343                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1498476                       # number of integer regfile writes
system.switch_cpus.ipc                       0.795337                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.795337                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1069537     57.93%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       527267     28.56%     86.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       249405     13.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1846209                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 955                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000517                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             357     37.38%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            316     33.09%     70.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           282     29.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1847164                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4950795                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1835032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2316821                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2021827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1846209                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       294679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           95                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       650289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1257328                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.468359                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.258658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       288850     22.97%     22.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       455534     36.23%     59.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       283022     22.51%     81.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       130558     10.38%     92.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        74810      5.95%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        17054      1.36%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         5060      0.40%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1433      0.11%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1007      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1257328                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.468359                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              150307                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       533273                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       238584                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       581510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       279367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          972605                       # number of misc regfile reads
system.switch_cpus.numCycles                  1257328                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          282990                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2258021                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         598995                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           155591                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           4206                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups       5787589                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2049983                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2655105                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            202189                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           4450                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        612108                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           397098                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups      3813567                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1118602                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3215997                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4083631                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.switch_cpus.pwrStateResidencyTicks::OFF    628664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           38                       # Cycle average of tags in use
system.l2.tags.total_refs                          39                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        38                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.026316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           23                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data           12                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001160                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    628664000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 160                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9095490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        233798400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          292679730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.558279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    607749000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20915000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9095490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233798400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          292679730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.558279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607749000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20915000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED  18456289000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      700877500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       171336                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171343                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       171336                       # number of overall hits
system.cpu.icache.overall_hits::total          171343                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3438000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3438000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3438000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3438000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       171400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       171400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           23                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1686500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73326.086957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73326.086957                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       171336                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171343                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       171400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53718.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73326.086957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73326.086957                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.909177                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6854.720000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       18456289500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.073172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.836005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.001776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.048828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            342843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           342843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       587741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           587746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       587741                       # number of overall hits
system.cpu.dcache.overall_hits::total          587746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           39                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           39                       # number of overall misses
system.cpu.dcache.overall_misses::total            40                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      2368500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2368500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      2368500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2368500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       587780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       587786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       587780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       587786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.166667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.166667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60730.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59212.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60730.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59212.500000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           13                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data       989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data       989000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       989000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76076.923077                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       321448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          321451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           38                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      2283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       321486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       321490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60092.105263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58551.282051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       266293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         266295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data        85000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        85000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        85000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        85000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        84000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19157176500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.509109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              587760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          41982.857143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       18456292500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.036586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.472523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.013672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1175586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1175586                       # Number of data accesses

---------- End Simulation Statistics   ----------
