======================================================================================================================================================================================================================
BAND  0<=tile_size<32 :  NOT PERMITTED
===========================================================================================================
13 ->       (crashes)  (512x1x1). Calculated output size: (512x0x0). Output size is too small
16 ->       (crashes)  (512x1x1). Calculated output size: (512x0x0). Output size is too small
24 ->       (crashes)  (512x1x1). Calculated output size: (512x0x0). Output size is too small
31 ->       (crashes)  (512x1x1). Calculated output size: (512x0x0). Output size is too small
===========================================================================================================
BAND  32<=tile_size<64 :  first_fc_width=512
===========================================================================================================
32 -> 512    (works)                                                       512
33 ->        (crashes)  m1: [32 x 512], m2: [544 x 4096]         should be 512
...                                                                        512
48 ->        (crashes)  m1: [32 x 512], m2: [1152 x 4096]        should be 512
63 ->        (crashes)  m1: [32 x 512], m2: [1984 x 4096]        should be 512
===========================================================================================================
BAND  64<=tile_size<95 :  first_fc_width=2048
===========================================================================================================
64 -> 2048   (works)                                                       2048
72 ->        (crashes)  m1: [32 x 2048], m2: [2592 x 4096]       should be 2048
83 ->        (crashes)  m1: [32 x 2048], m2: [3444 x 4096]       should be 2048
95 ->        (crashes)  m1: [32 x 2048], m2: [4512 x 4096]       should be 2048
===========================================================================================================
BAND  96<=tile_size<128 :  first_fc_width=4608
===========================================================================================================
96 ->        (works)                                                       4608        
100          (crashes)  m1: [32 x 4608], m2: [5000 x 4096]       should be 4608
...                                                                        4608
127 ->       (crashes)  m1: [32 x 4608], m2: [8064 x 4096]       should be 4608
===========================================================================================================
BAND  128<=tile_size<160:  first_fc_width=8192
===========================================================================================================
128 -> 8192  (works)                                                       8192
144 ->       (crashes)  m1: [32 x 8192], m2: [10368 x 4096]      should be 8192
145 ->       (crashes)  m1: [32 x 8192], m2: [10512 x 4096]      should be 8192
...
159 ->       (crashes)  m1: [32 x 8192], m2: [12640 x 4096]      should be 8192
===========================================================================================================
BAND  160<=tile_size<192 :  first_fc_width=12800
===========================================================================================================
160 ->       (works)  (my formula happens to work for 192)                 12800
191 ->       (crashes)  m1: [32 x 12800], m2: [18240 x 4096]     should be 12800
===========================================================================================================
BAND  192<=tile_size<223 :  first_fc_width=18432
===========================================================================================================
192 -> 18432 (works)  (my formula happens to work for 192)                 18432
200 ->       (crashes)  m1: [32 x 18432], m2: [20000 x 4096]     should be 18432
220 ->       (crashes)  m1: [32 x 18432], m2: [24200 x 4096]     should be 18432
221 ->       (crashes)  m1: [32 x 18432], m2: [24200 x 4096]     should be 18432
222 ->       (crashes)  m1: [32 x 18432], m2: [24642 x 4096]     should be 18432
223 ->       (crashes)  m1: [32 x 18432], m2: [24864 x 4096]     should be 18432

===========================================================================================================
BAND  224<=tile_size<?? :  first_fc_width=25088
===========================================================================================================
224 ->       (crashes)  m1: [32 x 25088], m2: [2048 x 4096]      should be 25088  
230 ->       (crashes)  m1: [32 x 25088], m2: [26450 x 4096]     should be 25088
232 ->       (works NOW)       
233 ->       (works NOW)  <---- largest value that works on MSI

234->        (crashes)  CUDA out of memory. Tried to allocate 648.00 MiB (GPU 0; 7.80 GiB total capacity; 4.67 GiB already allocated; 187.50 MiB free; 40.57 MiB cached)
235->        (crashes)  CUDA out of memory. Tried to allocate 648.00 MiB (GPU 0; 7.80 GiB total capacity; 4.67 GiB already allocated; 187.50 MiB free; 40.57 MiB cached)
240->        (crashes)  CUDA out of memory. Tried to allocate 648.00 MiB (GPU 0; 7.80 GiB total capacity; 4.67 GiB already allocated; 187.50 MiB free; 40.57 MiB cached)
256->        (crashes)  CUDA out of memory. Tried to allocate 648.00 MiB (GPU 0; 7.80 GiB total capacity; 4.67 GiB already allocated; 187.50 MiB free; 40.57 MiB cached)
288->        (crashes)  CUDA out of memory. Tried to allocate 648.00 MiB (GPU 0; 7.80 GiB total capacity; 4.67 GiB already allocated; 187.50 MiB free; 40.57 MiB cached)
