set_max_delay 4.0 -from clk* -rise_through and1 -fall_through xor1 -rise_to port* -reset_path
