#-- Synopsys, Inc.
#-- Version D-2009.12
#-- Project file /homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/proj_2.prj
#-- Written on Fri Aug 20 17:35:47 2010


#project files
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/camera_config.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/camera_interface.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/camera_sync.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/gen_start.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/gen_stop1.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/image_capture.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/program_regs_OV9650.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/QVGA_to_128x64.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/ram_block2P.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/ram_block3P.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/read_cycle.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/read_data.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/Shift_register.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/types.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/write_cycle.vhd"
add_file -vhdl -lib work "/homelocal/sfan/ongoing/EC_Lab_Project/final_versions/camera_periferals/camera_interface_v1_00_a/hdl/vhdl/write_data.vhd"


#implementation: "rev_3"
impl -add rev_3 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -enable_nfilter 0

#device options
set_option -technology Spartan3
set_option -part XC3S50
set_option -package TQ144
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Xilinx Spartan3
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -no_sequential_opt 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./rev_3/proj_2.edf"

#design plan options
set_option -nfilter_user_path ""
impl -active "rev_3"
