Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 01:35:03 2018
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
| Design       : thinpad_top
| Device       : xc7a100tfgg676-2L
| Speed File   : -2L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 85         |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[20] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[21] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[22] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[23] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[24] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[25] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[26] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[27] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[28] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[29] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[30] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[31] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on reset_btn relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on uart_dataready relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on uart_tbre relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on uart_tsre relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on base_ram_ce_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on base_ram_oe_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on base_ram_we_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on dpy0[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on dpy0[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on dpy0[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on dpy0[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on dpy0[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on dpy0[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on dpy0[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on dpy0[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on leds[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on leds[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on leds[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on leds[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on leds[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on leds[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on leds[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on leds[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on uart_rdn relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on uart_wrn relative to clock(s) clk_50M
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ctrl_reg cannot be properly analyzed as its control pin ctrl_reg/G is not reached by a timing clock
Related violations: <none>


