
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 19:55:44 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         63
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         63
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                      Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../rtl/SYSTEM_TOP.v                                                       15      2     Module SYSTEM_TOP is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[22]     Info_Case_Analysis      showSimVal              Info        ../rtl/SYSTEM_TOP.v                                                       15      10    Information for set_case_analysis value propagation for design 'SYSTEM_TOP' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                      Alias    Severity    File                        Line    Wt    Message
======================================================================================
[6]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    7       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'input' constraint for port(s) RX_IN has not been specified as a clock via 'clock' constraint
[7]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    8       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'output' constraint for port(s) TX_OUT has not been specified as a clock via 'clock' constraint
[2]      SGDC_generated_clock06             Warning     ../cons/constraints.sgdc    5       10    Parameter 'enable_generated_clocks' not set to yes. Ignoring  'generated_clock' constraints
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_verify ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                         Severity    File                                                                                       Line    Wt    Message
======================================================================================
[45]     Ac_glitch03                                           Error       ../rtl/BIT_SYNC.v                                                                          25      10    Destination flop 'SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0]' clocked by 'SYSTEM_TOP.REF_CLK' can glitch (2 source(s), 1 domain(s)). Reason :'Source reconverges'
[1D]     Ac_unsync01                                           Error       ../rtl/ClkDiv.v                                                                            27      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.div_clk, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[20]     Ac_unsync01                                           Error       ../rtl/ClkDiv.v                                                                            27      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.div_clk, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1C]     Ac_unsync01                                           Error       ../rtl/ClkDiv.v                                                                            28      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.odd_flag_toggle, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1F]     Ac_unsync01                                           Error       ../rtl/ClkDiv.v                                                                            28      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.odd_flag_toggle, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[D]      Ac_unsync01                                           Error       ../rtl/parity_calc.v                                                                       26      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.par_bit, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][1], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[18]     Ac_unsync01                                           Error       ../rtl/parity_check.v                                                                      16      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.par_chk_inst.par_err, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]
[15]     Ac_unsync01                                           Error       ../rtl/stop_check.v                                                                        13      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.stp_chk_inst.stp_err, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[16]     Ac_unsync01                                           Error       ../rtl/strt_check.v                                                                        13      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.strt_chk_inst.strt_glitch, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1E]     Ac_unsync02                                           Error       ../rtl/ClkDiv.v                                                                            30      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.counter[6:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[21]     Ac_unsync02                                           Error       ../rtl/ClkDiv.v                                                                            30      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.counter[6:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[F]      Ac_unsync02                                           Error       ../rtl/controller_fsm.v                                                                    28      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[2:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1A]     Ac_unsync02                                           Error       ../rtl/data_sampling.v                                                                     31      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[2:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[C]      Ac_unsync02                                           Error       ../rtl/deserializer.v                                                                      12      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[14]     Ac_unsync02                                           Error       ../rtl/edge_bit_counter.v                                                                  27      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.counter_inst.bit_cnt[3:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]
[12]     Ac_unsync02                                           Error       ../rtl/edge_bit_counter.v                                                                  28      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.counter_inst.edge_cnt[5:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[19]     Ac_unsync02                                           Error       ../rtl/uart_rx_fsm.v                                                                       39      2     Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[3]      Clock_converge01                                      Error       ../rtl/SYS_CTRL.v                                                                          122     2     Clock 'SYSTEM_TOP.REF_CLK' with multiple fanout converges on 'SYSTEM_TOP.Addr[0]'
[41]     Setup_port01                                          Error       ../rtl/SYSTEM_TOP.v                                                                        15      2     Port coverage for top design unit 'SYSTEM_TOP' is: '2' (50.00 %) port(s) not fully constrained
[7D]     Ac_cdc01a               ClkCross Data Hold            Warning     ../rtl/BIT_SYNC.v                                                                          25      10    Fast('SYSTEM_TOP.REF_CLK') to slow('SYSTEM_TOP.UART_CLK') clock crossing(from 'SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3]' to 'SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3]') detected. Data hold check:Partially-Proved
[27]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_RD.v                                                                           22      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[1]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0]") in same destination domain
[29]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_RD.v                                                                           22      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[2]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:1]") in same destination domain
[2B]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_RD.v                                                                           22      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2]") in same destination domain
[2D]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_WR.v                                                                           23      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[1]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][1:0]") in same destination domain
[2F]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_WR.v                                                                           23      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[2]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:1]") in same destination domain
[31]     Ac_coherency06          CntrlMultiSync                Warning     ../rtl/FIFO_WR.v                                                                           23      2     Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:2]") in same destination domain
[7B]     Ac_conv01               Convergence                   Warning     ../rtl/SYSTEM_TOP.v                                                                        143     2     5 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2] ...) converge on MUX 'SYSTEM_TOP.WR_DATA[0]' (same source divergence)
[77]     Ac_conv02               Convergence                   Warning     ../rtl/SYSTEM_TOP.v                                                                        177     2     4 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2]) converge on combinational gate 'SYSTEM_TOP.F_FULL' (same source divergence). Gray encoding check: 'Partially-Proved'
[7C]     Ac_conv04               Control Bus Gray Encoding     Warning     ../rtl/FIFO_MEM_CNTRL.v                                                                    27      10    At least two bits (14, 63) of source bus "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo" are not uniformly synchronized to destination bus "SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid". Reason: different synchronization scheme used
[80]     Ac_datahold01a          Ac_sync Data Enable Seq       Warning     ../rtl/parity_calc.v                                                                       19      2     Synchronized crossing: destination flop 'SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0]', clocked by 'SYSTEM_TOP.UART_CLK', source flop 'SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0]', clocked by 'SYSTEM_TOP.REF_CLK'. Data-enable sequencing check: Partially-Proved
[7F]     Ac_datahold01a          Ac_sync Data Enable Seq       Warning     ../rtl/serializer.v                                                                        19      2     Synchronized crossing: destination flop 'SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[7:0]', clocked by 'SYSTEM_TOP.UART_CLK', source flop 'SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0]', clocked by 'SYSTEM_TOP.REF_CLK'. Data-enable sequencing check: Partially-Proved
[81]     Ac_glitch03                                           Warning     ../rtl/BIT_SYNC.v                                                                          25      10    Glitch check performed on destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:0]' clocked by 'SYSTEM_TOP.REF_CLK' (1 source(s), 1 domain(s)). Multi-source toggling check :'Partially-Proved'
[82]     Ac_glitch03                                           Warning     ../rtl/BIT_SYNC.v                                                                          25      10    Glitch check performed on destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:0]' clocked by 'SYSTEM_TOP.UART_CLK' (1 source(s), 1 domain(s)). Multi-source toggling check :'Partially-Proved'
[84]     Ac_clockperiod02                                      Info        ../cons/constraints.sgdc                                                                   4       2     For top design unit 'SYSTEM_TOP', Period has been rounded for 1 (50 %) clocks. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_clockperiod02.csv' for details
[74]     Ac_conv02               Convergence                   Info        ../rtl/SYSTEM_TOP.v                                                                        178     2     4 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:2]) converge on combinational gate 'SYSTEM_TOP.F_EMPTY' (same source divergence). Gray encoding check: 'PASSED'
[32]     Ac_crossing01                                         Info        ../rtl/SYSTEM_TOP.v                                                                        15      10    CrossingMatrix spreadsheet generated for design 'SYSTEM_TOP'
[7E]     Ac_datahold01a          Ac_sync Data Enable Seq       Info        ../rtl/DATA_SYNC.v                                                                         44      2     Synchronized crossing: destination flop 'SYSTEM_TOP.U0_DATA_SYNC.sync_bus[7:0]', clocked by 'SYSTEM_TOP.REF_CLK', source flop 'SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0]', clocked by 'SYSTEM_TOP.UART_CLK'. Data-enable sequencing check: PASSED
[71]     Ac_initstate01          ResetState                    Info        ../rtl/SYSTEM_TOP.v                                                                        15      10    98 percent of sequential outputs are initialized with sets/resets and 0 percent sequential outputs are initialized by data path. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.reg' for details
[85]     Ac_report01             PropStatistics                Info        ../rtl/SYSTEM_TOP.v                                                                        15      10    Implicit: '8' implicit properties analyzed, '0' failed, '2' passed, '6' partially proved, '0' not analyzed, '0' others for top design unit 'SYSTEM_TOP'. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.rpt' for details
[A]      Ac_sync02                                             Info        ../rtl/BIT_SYNC.v                                                                          25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0], clocked by SYSTEM_TOP.UART_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 2 (Number of source domains: 1)]
[B]      Ac_sync02                                             Info        ../rtl/BIT_SYNC.v                                                                          25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3:0], clocked by SYSTEM_TOP.UART_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[1B]     Ac_sync02                                             Info        ../rtl/BIT_SYNC.v                                                                          25      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3:0], clocked by SYSTEM_TOP.REF_CLK, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[8]      Ac_sync02                                             Info        ../rtl/DATA_SYNC.v                                                                         44      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_DATA_SYNC.sync_bus[7:0], clocked by SYSTEM_TOP.REF_CLK, source flop SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0], clocked by SYSTEM_TOP.UART_CLK, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[11]     Ac_sync02                                             Info        ../rtl/parity_calc.v                                                                       19      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0], clocked by SYSTEM_TOP.REF_CLK, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[E]      Ac_sync02                                             Info        ../rtl/serializer.v                                                                        19      2     Synchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid[7:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0], clocked by SYSTEM_TOP.REF_CLK, by method: Mux-select sync [Total Sources: 1 (Number of source domains: 1)]
[36]     Ar_sync01                                             Info        ../rtl/ClkDiv.v                                                                            27      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.TX_CLK_DIV.div_clk', clocked by 'SYSTEM_TOP.UART_CLK', is synchronized by method: Multi-flop reset synchronizer (Name:SYSTEM_TOP.RST_SYNC_2.sync_rst[1])
[37]     Ar_sync01                                             Info        ../rtl/REG_FILE.v                                                                          43      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_REG_FILE.RdData[0]', clocked by 'SYSTEM_TOP.REF_CLK', is synchronized by method: Multi-flop reset synchronizer (Name:SYSTEM_TOP.RST_SYNC_1.sync_rst[1])
[39]     Ar_syncdeassert01                                     Info        ../rtl/ClkDiv.v                                                                            27      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.TX_CLK_DIV.div_clk', synchronously de-asserts relative to clock signal 'SYSTEM_TOP.UART_CLK'
[38]     Ar_syncdeassert01                                     Info        ../rtl/REG_FILE.v                                                                          43      10    Reset signal 'SYSTEM_TOP.RST' for 'clear' pin of flop 'SYSTEM_TOP.U0_REG_FILE.RdData[0]', synchronously de-asserts relative to clock signal 'SYSTEM_TOP.REF_CLK'
[34]     Clock_info02                                          Info        N.A.                                                                                       0       2     Clock Tree generated
[42]     Clock_info15                                          Info        N.A.                                                                                       0       2     Port-Clock information generated for PortClockMatrix report
[4]      Propagate_Clocks                                      Info        ../rtl/SYSTEM_TOP.v                                                                        17      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.REF_CLK' of domain 'REF_CLK' propagated
[5]      Propagate_Clocks                                      Info        ../rtl/SYSTEM_TOP.v                                                                        18      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.UART_CLK' of domain 'UART_CLK' propagated
[33]     Propagate_Resets                                      Info        ../rtl/SYSTEM_TOP.v                                                                        19      2     For SYSTEM_TOP, reset 'SYSTEM_TOP.RST' propagated
[35]     Reset_info02                                          Info        N.A.                                                                                       0       2     Reset Tree generated
[43]     Setup_port01                                          Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/SYSTEM_TOP_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'SYSTEM_TOP' is generated
[25]     Setup_quasi_static01                                  Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/auto_quasi_static.sgdc            25      2     For design 'SYSTEM_TOP', '2' quasi_static constraint(s) inferred
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
