

================================================================
== Vitis HLS Report for 'LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3'
================================================================
* Date:           Wed Sep 18 18:08:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_3  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|     80|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_156_p2              |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_150_p2        |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  35|          28|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_76                  |   9|          2|   13|         26|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3|  return value|
|out_stream_TREADY     |   in|    1|        axis|                    out_stream_V_data_V|       pointer|
|out_stream_TDATA      |  out|   32|        axis|                    out_stream_V_data_V|       pointer|
|out_pkts_data_reload  |   in|   32|     ap_none|                   out_pkts_data_reload|        scalar|
|out_pkts_keep_reload  |   in|    4|     ap_none|                   out_pkts_keep_reload|        scalar|
|out_pkts_strb_reload  |   in|    4|     ap_none|                   out_pkts_strb_reload|        scalar|
|out_pkts_user_reload  |   in|    2|     ap_none|                   out_pkts_user_reload|        scalar|
|out_pkts_id_reload    |   in|    5|     ap_none|                     out_pkts_id_reload|        scalar|
|out_pkts_dest_reload  |   in|    6|     ap_none|                   out_pkts_dest_reload|        scalar|
|out_stream_TVALID     |  out|    1|        axis|                    out_stream_V_dest_V|       pointer|
|out_stream_TDEST      |  out|    6|        axis|                    out_stream_V_dest_V|       pointer|
|out_stream_TKEEP      |  out|    4|        axis|                    out_stream_V_keep_V|       pointer|
|out_stream_TSTRB      |  out|    4|        axis|                    out_stream_V_strb_V|       pointer|
|out_stream_TUSER      |  out|    2|        axis|                    out_stream_V_user_V|       pointer|
|out_stream_TLAST      |  out|    1|        axis|                    out_stream_V_last_V|       pointer|
|out_stream_TID        |  out|    5|        axis|                      out_stream_V_id_V|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_pkts_dest_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_pkts_dest_reload"   --->   Operation 8 'read' 'out_pkts_dest_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_pkts_id_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %out_pkts_id_reload"   --->   Operation 9 'read' 'out_pkts_id_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_pkts_user_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pkts_user_reload"   --->   Operation 10 'read' 'out_pkts_user_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_pkts_strb_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %out_pkts_strb_reload"   --->   Operation 11 'read' 'out_pkts_strb_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_pkts_keep_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %out_pkts_keep_reload"   --->   Operation 12 'read' 'out_pkts_keep_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_pkts_data_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_pkts_data_reload"   --->   Operation 13 'read' 'out_pkts_data_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [src/main.cpp:26]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.67ns)   --->   "%icmp_ln22 = icmp_eq  i13 %i_1, i13 4096" [src/main.cpp:22]   --->   Operation 18 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%i_2 = add i13 %i_1, i13 1" [src/main.cpp:26]   --->   Operation 19 'add' 'i_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body14.split, void %for.end24.exitStub" [src/main.cpp:22]   --->   Operation 20 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln22 = store i13 %i_2, i13 %i" [src/main.cpp:22]   --->   Operation 21 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [src/main.cpp:22]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/main.cpp:22]   --->   Operation 23 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data_reload_read, i4 %out_pkts_keep_reload_read, i4 %out_pkts_strb_reload_read, i2 %out_pkts_user_reload_read, i1 0, i5 %out_pkts_id_reload_read, i6 %out_pkts_dest_reload_read" [src/main.cpp:26]   --->   Operation 24 'write' 'write_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body14" [src/main.cpp:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_pkts_data_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pkts_keep_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pkts_strb_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pkts_user_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pkts_id_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pkts_dest_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca             ) [ 010]
specaxissidechannel_ln0   (specaxissidechannel) [ 000]
specinterface_ln0         (specinterface      ) [ 000]
out_pkts_dest_reload_read (read               ) [ 011]
out_pkts_id_reload_read   (read               ) [ 011]
out_pkts_user_reload_read (read               ) [ 011]
out_pkts_strb_reload_read (read               ) [ 011]
out_pkts_keep_reload_read (read               ) [ 011]
out_pkts_data_reload_read (read               ) [ 011]
store_ln0                 (store              ) [ 000]
br_ln0                    (br                 ) [ 000]
i_1                       (load               ) [ 000]
specpipeline_ln0          (specpipeline       ) [ 000]
icmp_ln22                 (icmp               ) [ 010]
i_2                       (add                ) [ 000]
br_ln22                   (br                 ) [ 000]
store_ln22                (store              ) [ 000]
speclooptripcount_ln22    (speclooptripcount  ) [ 000]
specloopname_ln22         (specloopname       ) [ 000]
write_ln26                (write              ) [ 000]
br_ln22                   (br                 ) [ 000]
ret_ln0                   (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_pkts_data_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_data_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pkts_keep_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_keep_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_pkts_strb_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_strb_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pkts_user_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_user_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_pkts_id_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_id_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_pkts_dest_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pkts_dest_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_pkts_dest_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_dest_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_pkts_id_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_id_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_pkts_user_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_user_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_pkts_strb_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_strb_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_pkts_keep_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_keep_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="out_pkts_data_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pkts_data_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln26_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="2" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="5" slack="0"/>
<pin id="124" dir="0" index="7" bw="6" slack="0"/>
<pin id="125" dir="0" index="8" bw="32" slack="1"/>
<pin id="126" dir="0" index="9" bw="4" slack="1"/>
<pin id="127" dir="0" index="10" bw="4" slack="1"/>
<pin id="128" dir="0" index="11" bw="2" slack="1"/>
<pin id="129" dir="0" index="12" bw="1" slack="0"/>
<pin id="130" dir="0" index="13" bw="5" slack="1"/>
<pin id="131" dir="0" index="14" bw="6" slack="1"/>
<pin id="132" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln22_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln22_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="out_pkts_dest_reload_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_dest_reload_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="out_pkts_id_reload_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_id_reload_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="out_pkts_user_reload_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_user_reload_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="out_pkts_strb_reload_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_strb_reload_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="out_pkts_keep_reload_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_keep_reload_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="out_pkts_data_reload_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_data_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="76" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="177"><net_src comp="80" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="116" pin=14"/></net>

<net id="182"><net_src comp="86" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="116" pin=13"/></net>

<net id="187"><net_src comp="92" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="116" pin=11"/></net>

<net id="192"><net_src comp="98" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="197"><net_src comp="104" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="202"><net_src comp="110" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="116" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 }
	Port: out_stream_V_keep_V | {2 }
	Port: out_stream_V_strb_V | {2 }
	Port: out_stream_V_user_V | {2 }
	Port: out_stream_V_last_V | {2 }
	Port: out_stream_V_id_V | {2 }
	Port: out_stream_V_dest_V | {2 }
 - Input state : 
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_data_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_keep_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_strb_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_user_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_id_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_pkts_dest_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_data_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_keep_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_strb_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_user_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_last_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_id_V | {}
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 : out_stream_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln22 : 2
		i_2 : 2
		br_ln22 : 3
		store_ln22 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln22_fu_150           |    0    |    14   |
|----------|---------------------------------------|---------|---------|
|    add   |               i_2_fu_156              |    0    |    14   |
|----------|---------------------------------------|---------|---------|
|          |  out_pkts_dest_reload_read_read_fu_80 |    0    |    0    |
|          |   out_pkts_id_reload_read_read_fu_86  |    0    |    0    |
|   read   |  out_pkts_user_reload_read_read_fu_92 |    0    |    0    |
|          |  out_pkts_strb_reload_read_read_fu_98 |    0    |    0    |
|          | out_pkts_keep_reload_read_read_fu_104 |    0    |    0    |
|          | out_pkts_data_reload_read_read_fu_110 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln26_write_fu_116        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    28   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|            i_reg_167            |   13   |
|out_pkts_data_reload_read_reg_199|   32   |
|out_pkts_dest_reload_read_reg_174|    6   |
| out_pkts_id_reload_read_reg_179 |    5   |
|out_pkts_keep_reload_read_reg_194|    4   |
|out_pkts_strb_reload_read_reg_189|    4   |
|out_pkts_user_reload_read_reg_184|    2   |
+---------------------------------+--------+
|              Total              |   66   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   28   |
+-----------+--------+--------+
