
Sentio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b898  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800b9a8  0800b9a8  0000c9a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf20  0800bf20  0000d1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf20  0800bf20  0000cf20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf28  0800bf28  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf28  0800bf28  0000cf28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf2c  0800bf2c  0000cf2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800bf30  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001e8  0800c118  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  0800c118  0000d538  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138d2  00000000  00000000  0000d211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000380e  00000000  00000000  00020ae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  000242f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7b  00000000  00000000  000255a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0f0  00000000  00000000  0002641b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019edd  00000000  00000000  0004150b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094624  00000000  00000000  0005b3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000efa0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064c8  00000000  00000000  000efa50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000f5f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b990 	.word	0x0800b990

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b990 	.word	0x0800b990

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_d2lz>:
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	2200      	movs	r2, #0
 8001114:	2300      	movs	r3, #0
 8001116:	4604      	mov	r4, r0
 8001118:	460d      	mov	r5, r1
 800111a:	f7ff fc4f 	bl	80009bc <__aeabi_dcmplt>
 800111e:	b928      	cbnz	r0, 800112c <__aeabi_d2lz+0x1c>
 8001120:	4620      	mov	r0, r4
 8001122:	4629      	mov	r1, r5
 8001124:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001128:	f000 b80a 	b.w	8001140 <__aeabi_d2ulz>
 800112c:	4620      	mov	r0, r4
 800112e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001132:	f000 f805 	bl	8001140 <__aeabi_d2ulz>
 8001136:	4240      	negs	r0, r0
 8001138:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800113c:	bd38      	pop	{r3, r4, r5, pc}
 800113e:	bf00      	nop

08001140 <__aeabi_d2ulz>:
 8001140:	b5d0      	push	{r4, r6, r7, lr}
 8001142:	2200      	movs	r2, #0
 8001144:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <__aeabi_d2ulz+0x34>)
 8001146:	4606      	mov	r6, r0
 8001148:	460f      	mov	r7, r1
 800114a:	f7ff f9c5 	bl	80004d8 <__aeabi_dmul>
 800114e:	f7ff fc9b 	bl	8000a88 <__aeabi_d2uiz>
 8001152:	4604      	mov	r4, r0
 8001154:	f7ff f946 	bl	80003e4 <__aeabi_ui2d>
 8001158:	2200      	movs	r2, #0
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <__aeabi_d2ulz+0x38>)
 800115c:	f7ff f9bc 	bl	80004d8 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4630      	mov	r0, r6
 8001166:	4639      	mov	r1, r7
 8001168:	f7fe fffe 	bl	8000168 <__aeabi_dsub>
 800116c:	f7ff fc8c 	bl	8000a88 <__aeabi_d2uiz>
 8001170:	4621      	mov	r1, r4
 8001172:	bdd0      	pop	{r4, r6, r7, pc}
 8001174:	3df00000 	.word	0x3df00000
 8001178:	41f00000 	.word	0x41f00000

0800117c <MQ136_ReadAO>:
// Created by ROG on 2025/12/1.
//
#include "MQ-136.h"
#include "adc.h"
#include <math.h>
float MQ136_ReadAO(uint32_t adc_val) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

    float voltage = 0.0f;
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]

    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff fda2 	bl	8000cd4 <__aeabi_ui2f>
 8001190:	4603      	mov	r3, r0
 8001192:	4908      	ldr	r1, [pc, #32]	@ (80011b4 <MQ136_ReadAO+0x38>)
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fdf5 	bl	8000d84 <__aeabi_fmul>
 800119a:	4603      	mov	r3, r0
 800119c:	4906      	ldr	r1, [pc, #24]	@ (80011b8 <MQ136_ReadAO+0x3c>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fea4 	bl	8000eec <__aeabi_fdiv>
 80011a4:	4603      	mov	r3, r0
 80011a6:	60fb      	str	r3, [r7, #12]

    return voltage;
 80011a8:	68fb      	ldr	r3, [r7, #12]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40533333 	.word	0x40533333
 80011b8:	457ff000 	.word	0x457ff000

080011bc <MQ136_ReadDO>:

uint8_t MQ136_ReadDO(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
    // PC15GPIO_PinState01
    return HAL_GPIO_ReadPin(MQ136_DO_PORT, MQ136_DO_PIN);
 80011c0:	2110      	movs	r1, #16
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <MQ136_ReadDO+0x14>)
 80011c4:	f002 f9e4 	bl	8003590 <HAL_GPIO_ReadPin>
 80011c8:	4603      	mov	r3, r0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40010800 	.word	0x40010800

080011d4 <MQ136_ReadPPM>:

float MQ136_ReadPPM(float mq136_voltage) {
 80011d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
    // MQ-136
    float v0 = 0.32f; // ~0ppm
 80011de:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <MQ136_ReadPPM+0xbc>)
 80011e0:	613b      	str	r3, [r7, #16]
    float a = 1000.0f; // A
 80011e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001294 <MQ136_ReadPPM+0xc0>)
 80011e4:	60fb      	str	r3, [r7, #12]
    float b = -3.0f;   // B
 80011e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001298 <MQ136_ReadPPM+0xc4>)
 80011e8:	60bb      	str	r3, [r7, #8]
    float ppm = 0.0f;
 80011ea:	f04f 0300 	mov.w	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

    // MQ-136ppm = A * (Vout/V0)^B
    if (mq136_voltage > 0 && v0 > 0) {
 80011f0:	f04f 0100 	mov.w	r1, #0
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff81 	bl	80010fc <__aeabi_fcmpgt>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d02d      	beq.n	800125c <MQ136_ReadPPM+0x88>
 8001200:	f04f 0100 	mov.w	r1, #0
 8001204:	6938      	ldr	r0, [r7, #16]
 8001206:	f7ff ff79 	bl	80010fc <__aeabi_fcmpgt>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d025      	beq.n	800125c <MQ136_ReadPPM+0x88>
        ppm = a * pow((mq136_voltage / v0), b);
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f7ff f909 	bl	8000428 <__aeabi_f2d>
 8001216:	4604      	mov	r4, r0
 8001218:	460d      	mov	r5, r1
 800121a:	6939      	ldr	r1, [r7, #16]
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff fe65 	bl	8000eec <__aeabi_fdiv>
 8001222:	4603      	mov	r3, r0
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f8ff 	bl	8000428 <__aeabi_f2d>
 800122a:	4680      	mov	r8, r0
 800122c:	4689      	mov	r9, r1
 800122e:	68b8      	ldr	r0, [r7, #8]
 8001230:	f7ff f8fa 	bl	8000428 <__aeabi_f2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4640      	mov	r0, r8
 800123a:	4649      	mov	r1, r9
 800123c:	f009 fc9a 	bl	800ab74 <pow>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4620      	mov	r0, r4
 8001246:	4629      	mov	r1, r5
 8001248:	f7ff f946 	bl	80004d8 <__aeabi_dmul>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	f7ff fc38 	bl	8000ac8 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	617b      	str	r3, [r7, #20]
    }

    // 0-500ppm
    if (ppm < 0) ppm = 0;
 800125c:	f04f 0100 	mov.w	r1, #0
 8001260:	6978      	ldr	r0, [r7, #20]
 8001262:	f7ff ff2d 	bl	80010c0 <__aeabi_fcmplt>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d002      	beq.n	8001272 <MQ136_ReadPPM+0x9e>
 800126c:	f04f 0300 	mov.w	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
    if (ppm > 500) ppm = 500;
 8001272:	490a      	ldr	r1, [pc, #40]	@ (800129c <MQ136_ReadPPM+0xc8>)
 8001274:	6978      	ldr	r0, [r7, #20]
 8001276:	f7ff ff41 	bl	80010fc <__aeabi_fcmpgt>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MQ136_ReadPPM+0xb0>
 8001280:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MQ136_ReadPPM+0xc8>)
 8001282:	617b      	str	r3, [r7, #20]

    return ppm;
 8001284:	697b      	ldr	r3, [r7, #20]
}
 8001286:	4618      	mov	r0, r3
 8001288:	3718      	adds	r7, #24
 800128a:	46bd      	mov	sp, r7
 800128c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001290:	3ea3d70a 	.word	0x3ea3d70a
 8001294:	447a0000 	.word	0x447a0000
 8001298:	c0400000 	.word	0xc0400000
 800129c:	43fa0000 	.word	0x43fa0000

080012a0 <MQ4_ReadAO>:

/**
 * @brief MQ-4 AO
 * @return V
 */
float MQ4_ReadAO(uint32_t adc_val) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

    float voltage = 0.0f;
 80012a8:	f04f 0300 	mov.w	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]

    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fd10 	bl	8000cd4 <__aeabi_ui2f>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4908      	ldr	r1, [pc, #32]	@ (80012d8 <MQ4_ReadAO+0x38>)
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fd63 	bl	8000d84 <__aeabi_fmul>
 80012be:	4603      	mov	r3, r0
 80012c0:	4906      	ldr	r1, [pc, #24]	@ (80012dc <MQ4_ReadAO+0x3c>)
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fe12 	bl	8000eec <__aeabi_fdiv>
 80012c8:	4603      	mov	r3, r0
 80012ca:	60fb      	str	r3, [r7, #12]

    return voltage;
 80012cc:	68fb      	ldr	r3, [r7, #12]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40533333 	.word	0x40533333
 80012dc:	457ff000 	.word	0x457ff000

080012e0 <MQ4_ReadDO>:

/**
 * @brief MQ-4 DO
 * @return 01
 */
uint8_t MQ4_ReadDO(void) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
    // PC15GPIO_PinState01
    return HAL_GPIO_ReadPin(MQ4_DO_PORT, MQ4_DO_PIN);
 80012e4:	2108      	movs	r1, #8
 80012e6:	4803      	ldr	r0, [pc, #12]	@ (80012f4 <MQ4_ReadDO+0x14>)
 80012e8:	f002 f952 	bl	8003590 <HAL_GPIO_ReadPin>
 80012ec:	4603      	mov	r3, r0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40010800 	.word	0x40010800

080012f8 <MQ4_ReadPPM>:

float MQ4_ReadPPM(float mq4_voltage) {
 80012f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
    // MQ-4
    float v0 = 0.40f; // ~0ppm
 8001302:	4b2c      	ldr	r3, [pc, #176]	@ (80013b4 <MQ4_ReadPPM+0xbc>)
 8001304:	613b      	str	r3, [r7, #16]
    float a = 6000.0f; // A
 8001306:	4b2c      	ldr	r3, [pc, #176]	@ (80013b8 <MQ4_ReadPPM+0xc0>)
 8001308:	60fb      	str	r3, [r7, #12]
    float b = -2.5f;   // B
 800130a:	4b2c      	ldr	r3, [pc, #176]	@ (80013bc <MQ4_ReadPPM+0xc4>)
 800130c:	60bb      	str	r3, [r7, #8]
    float ppm = 0.0f;
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	617b      	str	r3, [r7, #20]

    // MQ-4ppm = A * (Vout/V0)^B
    if (mq4_voltage > 0 && v0 > 0) {
 8001314:	f04f 0100 	mov.w	r1, #0
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff feef 	bl	80010fc <__aeabi_fcmpgt>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d02d      	beq.n	8001380 <MQ4_ReadPPM+0x88>
 8001324:	f04f 0100 	mov.w	r1, #0
 8001328:	6938      	ldr	r0, [r7, #16]
 800132a:	f7ff fee7 	bl	80010fc <__aeabi_fcmpgt>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d025      	beq.n	8001380 <MQ4_ReadPPM+0x88>
        ppm = a * pow((mq4_voltage / v0), b);
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f7ff f877 	bl	8000428 <__aeabi_f2d>
 800133a:	4604      	mov	r4, r0
 800133c:	460d      	mov	r5, r1
 800133e:	6939      	ldr	r1, [r7, #16]
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff fdd3 	bl	8000eec <__aeabi_fdiv>
 8001346:	4603      	mov	r3, r0
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f86d 	bl	8000428 <__aeabi_f2d>
 800134e:	4680      	mov	r8, r0
 8001350:	4689      	mov	r9, r1
 8001352:	68b8      	ldr	r0, [r7, #8]
 8001354:	f7ff f868 	bl	8000428 <__aeabi_f2d>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4640      	mov	r0, r8
 800135e:	4649      	mov	r1, r9
 8001360:	f009 fc08 	bl	800ab74 <pow>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7ff f8b4 	bl	80004d8 <__aeabi_dmul>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4610      	mov	r0, r2
 8001376:	4619      	mov	r1, r3
 8001378:	f7ff fba6 	bl	8000ac8 <__aeabi_d2f>
 800137c:	4603      	mov	r3, r0
 800137e:	617b      	str	r3, [r7, #20]
    }

    // 0-10000ppm
    if (ppm < 0) ppm = 0;
 8001380:	f04f 0100 	mov.w	r1, #0
 8001384:	6978      	ldr	r0, [r7, #20]
 8001386:	f7ff fe9b 	bl	80010c0 <__aeabi_fcmplt>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d002      	beq.n	8001396 <MQ4_ReadPPM+0x9e>
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
    if (ppm > 10000) ppm = 10000;
 8001396:	490a      	ldr	r1, [pc, #40]	@ (80013c0 <MQ4_ReadPPM+0xc8>)
 8001398:	6978      	ldr	r0, [r7, #20]
 800139a:	f7ff feaf 	bl	80010fc <__aeabi_fcmpgt>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MQ4_ReadPPM+0xb0>
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <MQ4_ReadPPM+0xc8>)
 80013a6:	617b      	str	r3, [r7, #20]

    return ppm;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	4618      	mov	r0, r3
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013b4:	3ecccccd 	.word	0x3ecccccd
 80013b8:	45bb8000 	.word	0x45bb8000
 80013bc:	c0200000 	.word	0xc0200000
 80013c0:	461c4000 	.word	0x461c4000

080013c4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001494 <MX_ADC1_Init+0xd0>)
 80013d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013da:	4b2d      	ldr	r3, [pc, #180]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013e8:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013ee:	4b28      	ldr	r3, [pc, #160]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013f0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80013f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013f6:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80013fc:	4b24      	ldr	r3, [pc, #144]	@ (8001490 <MX_ADC1_Init+0xcc>)
 80013fe:	2204      	movs	r2, #4
 8001400:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001402:	4823      	ldr	r0, [pc, #140]	@ (8001490 <MX_ADC1_Init+0xcc>)
 8001404:	f000 ffca 	bl	800239c <HAL_ADC_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800140e:	f000 fc90 	bl	8001d32 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001412:	2301      	movs	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001416:	2301      	movs	r3, #1
 8001418:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800141a:	2306      	movs	r3, #6
 800141c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	4619      	mov	r1, r3
 8001422:	481b      	ldr	r0, [pc, #108]	@ (8001490 <MX_ADC1_Init+0xcc>)
 8001424:	f001 f98c 	bl	8002740 <HAL_ADC_ConfigChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800142e:	f000 fc80 	bl	8001d32 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001432:	2302      	movs	r3, #2
 8001434:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001436:	2302      	movs	r3, #2
 8001438:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	4619      	mov	r1, r3
 800143e:	4814      	ldr	r0, [pc, #80]	@ (8001490 <MX_ADC1_Init+0xcc>)
 8001440:	f001 f97e 	bl	8002740 <HAL_ADC_ConfigChannel>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800144a:	f000 fc72 	bl	8001d32 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800144e:	2311      	movs	r3, #17
 8001450:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001452:	2303      	movs	r3, #3
 8001454:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	4619      	mov	r1, r3
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <MX_ADC1_Init+0xcc>)
 800145c:	f001 f970 	bl	8002740 <HAL_ADC_ConfigChannel>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001466:	f000 fc64 	bl	8001d32 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800146a:	2310      	movs	r3, #16
 800146c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800146e:	2304      	movs	r3, #4
 8001470:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	4619      	mov	r1, r3
 8001476:	4806      	ldr	r0, [pc, #24]	@ (8001490 <MX_ADC1_Init+0xcc>)
 8001478:	f001 f962 	bl	8002740 <HAL_ADC_ConfigChannel>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001482:	f000 fc56 	bl	8001d32 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000204 	.word	0x20000204
 8001494:	40012400 	.word	0x40012400

08001498 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a28      	ldr	r2, [pc, #160]	@ (8001554 <HAL_ADC_MspInit+0xbc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d149      	bne.n	800154c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b8:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a26      	ldr	r2, [pc, #152]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a20      	ldr	r2, [pc, #128]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <HAL_ADC_MspInit+0xc0>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80014e8:	2306      	movs	r3, #6
 80014ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ec:	2303      	movs	r3, #3
 80014ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4619      	mov	r1, r3
 80014f6:	4819      	ldr	r0, [pc, #100]	@ (800155c <HAL_ADC_MspInit+0xc4>)
 80014f8:	f001 fec6 	bl	8003288 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014fc:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 80014fe:	4a19      	ldr	r2, [pc, #100]	@ (8001564 <HAL_ADC_MspInit+0xcc>)
 8001500:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001502:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001504:	2200      	movs	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001508:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800150e:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001510:	2280      	movs	r2, #128	@ 0x80
 8001512:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001514:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800151a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800151c:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800151e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001522:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001524:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001526:	2220      	movs	r2, #32
 8001528:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800152a:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 800152c:	2200      	movs	r2, #0
 800152e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001530:	480b      	ldr	r0, [pc, #44]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001532:	f001 fcbb 	bl	8002eac <HAL_DMA_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800153c:	f000 fbf9 	bl	8001d32 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a07      	ldr	r2, [pc, #28]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001544:	621a      	str	r2, [r3, #32]
 8001546:	4a06      	ldr	r2, [pc, #24]	@ (8001560 <HAL_ADC_MspInit+0xc8>)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40012400 	.word	0x40012400
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	20000234 	.word	0x20000234
 8001564:	40020008 	.word	0x40020008

08001568 <AHT20_Send>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Send(uint8_t *data, uint8_t len) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af02      	add	r7, sp, #8
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 8001574:	78fb      	ldrb	r3, [r7, #3]
 8001576:	b29b      	uxth	r3, r3
 8001578:	f04f 32ff 	mov.w	r2, #4294967295
 800157c:	9200      	str	r2, [sp, #0]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	2170      	movs	r1, #112	@ 0x70
 8001582:	4803      	ldr	r0, [pc, #12]	@ (8001590 <AHT20_Send+0x28>)
 8001584:	f002 f978 	bl	8003878 <HAL_I2C_Master_Transmit>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	2000028c 	.word	0x2000028c

08001594 <AHT20_Receive>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Receive(uint8_t *data, uint8_t len) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af02      	add	r7, sp, #8
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 80015a0:	78fb      	ldrb	r3, [r7, #3]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	2170      	movs	r1, #112	@ 0x70
 80015ae:	4803      	ldr	r0, [pc, #12]	@ (80015bc <AHT20_Receive+0x28>)
 80015b0:	f002 fa60 	bl	8003a74 <HAL_I2C_Master_Receive>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000028c 	.word	0x2000028c

080015c0 <AHT20_Init>:

/**
 * @brief AHT20
 */
void AHT20_Init() {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
  uint8_t readBuffer;
  HAL_Delay(40);
 80015c6:	2028      	movs	r0, #40	@ 0x28
 80015c8:	f000 fec4 	bl	8002354 <HAL_Delay>
  AHT20_Receive(&readBuffer, 1);
 80015cc:	1dfb      	adds	r3, r7, #7
 80015ce:	2101      	movs	r1, #1
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ffdf 	bl	8001594 <AHT20_Receive>
  if ((readBuffer & 0x08) == 0x00) {
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d10c      	bne.n	80015fa <AHT20_Init+0x3a>
    uint8_t sendBuffer[3] = {0xBE, 0x08, 0x00};
 80015e0:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <AHT20_Init+0x44>)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	4611      	mov	r1, r2
 80015e8:	8019      	strh	r1, [r3, #0]
 80015ea:	3302      	adds	r3, #2
 80015ec:	0c12      	lsrs	r2, r2, #16
 80015ee:	701a      	strb	r2, [r3, #0]
    AHT20_Send(sendBuffer, 3);
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2103      	movs	r1, #3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ffb7 	bl	8001568 <AHT20_Send>
  }
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	0800b9a8 	.word	0x0800b9a8

08001608 <AHT20_Measure>:

/**
 * @brief AHT20
 * @note AHT20_Temperature()AHT20_Humidity()
 */
void AHT20_Measure() {
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0
  uint8_t sendBuffer[3] = {0xAC, 0x33, 0x00};
 800160e:	4a2d      	ldr	r2, [pc, #180]	@ (80016c4 <AHT20_Measure+0xbc>)
 8001610:	f107 030c 	add.w	r3, r7, #12
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	4611      	mov	r1, r2
 8001618:	8019      	strh	r1, [r3, #0]
 800161a:	3302      	adds	r3, #2
 800161c:	0c12      	lsrs	r2, r2, #16
 800161e:	701a      	strb	r2, [r3, #0]
  uint8_t readBuffer[6];
  AHT20_Send(sendBuffer, 3);
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	2103      	movs	r1, #3
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff ff9e 	bl	8001568 <AHT20_Send>
  HAL_Delay(75);
 800162c:	204b      	movs	r0, #75	@ 0x4b
 800162e:	f000 fe91 	bl	8002354 <HAL_Delay>
  AHT20_Receive(readBuffer, 6);
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	2106      	movs	r1, #6
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ffac 	bl	8001594 <AHT20_Receive>

  if ((readBuffer[0] & 0x80) == 0x00) {
 800163c:	793b      	ldrb	r3, [r7, #4]
 800163e:	b25b      	sxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	db3a      	blt.n	80016ba <AHT20_Measure+0xb2>
    float humi, temp;
    #ifdef __CMSIS_GCC_H //__REV()cmsis_gcc.h
    humi = (__REV(*(uint32_t*)readBuffer) & 0x00fffff0) >> 4;
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	613b      	str	r3, [r7, #16]
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	ba1b      	rev	r3, r3
 800164e:	091b      	lsrs	r3, r3, #4
 8001650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fb3d 	bl	8000cd4 <__aeabi_ui2f>
 800165a:	4603      	mov	r3, r0
 800165c:	61fb      	str	r3, [r7, #28]
    temp = __REV(*(uint32_t*)(readBuffer+2)) & 0x000fffff;
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	3302      	adds	r3, #2
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	ba1b      	rev	r3, r3
 800166a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fb30 	bl	8000cd4 <__aeabi_ui2f>
 8001674:	4603      	mov	r3, r0
 8001676:	61bb      	str	r3, [r7, #24]
    #else
    humi = ((uint32_t)readBuffer[3] >> 4) + ((uint32_t)readBuffer[2] << 4) + ((uint32_t)readBuffer[1] << 12);
    temp = (((uint32_t)readBuffer[3] & 0x0F) << 16) + (((uint32_t)readBuffer[4]) << 8) + (uint32_t)readBuffer[5];
    #endif
    Humidity = humi * 100 / (1 << 20);
 8001678:	4913      	ldr	r1, [pc, #76]	@ (80016c8 <AHT20_Measure+0xc0>)
 800167a:	69f8      	ldr	r0, [r7, #28]
 800167c:	f7ff fb82 	bl	8000d84 <__aeabi_fmul>
 8001680:	4603      	mov	r3, r0
 8001682:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fc30 	bl	8000eec <__aeabi_fdiv>
 800168c:	4603      	mov	r3, r0
 800168e:	461a      	mov	r2, r3
 8001690:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <AHT20_Measure+0xc4>)
 8001692:	601a      	str	r2, [r3, #0]
    Temperature = temp * 200 / (1 << 20) - 50;
 8001694:	490e      	ldr	r1, [pc, #56]	@ (80016d0 <AHT20_Measure+0xc8>)
 8001696:	69b8      	ldr	r0, [r7, #24]
 8001698:	f7ff fb74 	bl	8000d84 <__aeabi_fmul>
 800169c:	4603      	mov	r3, r0
 800169e:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fc22 	bl	8000eec <__aeabi_fdiv>
 80016a8:	4603      	mov	r3, r0
 80016aa:	490a      	ldr	r1, [pc, #40]	@ (80016d4 <AHT20_Measure+0xcc>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fa5f 	bl	8000b70 <__aeabi_fsub>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <AHT20_Measure+0xd0>)
 80016b8:	601a      	str	r2, [r3, #0]
  }
}
 80016ba:	bf00      	nop
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	0800b9ac 	.word	0x0800b9ac
 80016c8:	42c80000 	.word	0x42c80000
 80016cc:	2000027c 	.word	0x2000027c
 80016d0:	43480000 	.word	0x43480000
 80016d4:	42480000 	.word	0x42480000
 80016d8:	20000278 	.word	0x20000278

080016dc <AHT20_Temperature>:

/**
 * @brief 
 */
float AHT20_Temperature() {
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return Temperature;
 80016e0:	4b02      	ldr	r3, [pc, #8]	@ (80016ec <AHT20_Temperature+0x10>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	20000278 	.word	0x20000278

080016f0 <AHT20_Humidity>:

/**
 * @brief 
 */
float AHT20_Humidity() {
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return Humidity;
 80016f4:	4b02      	ldr	r3, [pc, #8]	@ (8001700 <AHT20_Humidity+0x10>)
 80016f6:	681b      	ldr	r3, [r3, #0]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	2000027c 	.word	0x2000027c

08001704 <Buzzer_On>:
// Created by ROG on 2025/12/2.
//
#include "buzzer.h"
#include "stm32f1xx_hal.h"

void Buzzer_On(int8_t times) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 800170e:	2200      	movs	r2, #0
 8001710:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001714:	4808      	ldr	r0, [pc, #32]	@ (8001738 <Buzzer_On+0x34>)
 8001716:	f001 ff52 	bl	80035be <HAL_GPIO_WritePin>
    HAL_Delay(times);
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	4618      	mov	r0, r3
 8001720:	f000 fe18 	bl	8002354 <HAL_Delay>
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800172a:	4803      	ldr	r0, [pc, #12]	@ (8001738 <Buzzer_On+0x34>)
 800172c:	f001 ff47 	bl	80035be <HAL_GPIO_WritePin>
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40010c00 	.word	0x40010c00

0800173c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <MX_DMA_Init+0x38>)
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <MX_DMA_Init+0x38>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6153      	str	r3, [r2, #20]
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <MX_DMA_Init+0x38>)
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	200b      	movs	r0, #11
 8001760:	f001 fb6d 	bl	8002e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001764:	200b      	movs	r0, #11
 8001766:	f001 fb86 	bl	8002e76 <HAL_NVIC_EnableIRQ>

}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40021000 	.word	0x40021000

08001778 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177e:	f107 0310 	add.w	r3, r7, #16
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800178c:	4b2e      	ldr	r3, [pc, #184]	@ (8001848 <MX_GPIO_Init+0xd0>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a2d      	ldr	r2, [pc, #180]	@ (8001848 <MX_GPIO_Init+0xd0>)
 8001792:	f043 0320 	orr.w	r3, r3, #32
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b2b      	ldr	r3, [pc, #172]	@ (8001848 <MX_GPIO_Init+0xd0>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0320 	and.w	r3, r3, #32
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	4b28      	ldr	r3, [pc, #160]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	4a27      	ldr	r2, [pc, #156]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6193      	str	r3, [r2, #24]
 80017b0:	4b25      	ldr	r3, [pc, #148]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017bc:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017c2:	f043 0308 	orr.w	r3, r3, #8
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <MX_GPIO_Init+0xd0>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 80017d4:	2200      	movs	r2, #0
 80017d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017da:	481c      	ldr	r0, [pc, #112]	@ (800184c <MX_GPIO_Init+0xd4>)
 80017dc:	f001 feef 	bl	80035be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017e6:	481a      	ldr	r0, [pc, #104]	@ (8001850 <MX_GPIO_Init+0xd8>)
 80017e8:	f001 fee9 	bl	80035be <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80017ec:	2318      	movs	r3, #24
 80017ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	4619      	mov	r1, r3
 80017fe:	4813      	ldr	r0, [pc, #76]	@ (800184c <MX_GPIO_Init+0xd4>)
 8001800:	f001 fd42 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8001804:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001808:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 0310 	add.w	r3, r7, #16
 800181a:	4619      	mov	r1, r3
 800181c:	480b      	ldr	r0, [pc, #44]	@ (800184c <MX_GPIO_Init+0xd4>)
 800181e:	f001 fd33 	bl	8003288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001822:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001828:	2301      	movs	r3, #1
 800182a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2302      	movs	r3, #2
 8001832:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001834:	f107 0310 	add.w	r3, r7, #16
 8001838:	4619      	mov	r1, r3
 800183a:	4805      	ldr	r0, [pc, #20]	@ (8001850 <MX_GPIO_Init+0xd8>)
 800183c:	f001 fd24 	bl	8003288 <HAL_GPIO_Init>

}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40021000 	.word	0x40021000
 800184c:	40010800 	.word	0x40010800
 8001850:	40010c00 	.word	0x40010c00

08001854 <HCSR04_Init>:
volatile int downedge = 0;
volatile float distance = 0.0f;

/* / */
void HCSR04_Init(TIM_HandleTypeDef *htim, uint32_t ch_rise, uint32_t ch_fall)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
    // NULL
    if (htim == NULL) {
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d102      	bne.n	800186c <HCSR04_Init+0x18>
        Error_Handler();  // 
 8001866:	f000 fa64 	bl	8001d32 <Error_Handler>
        return;
 800186a:	e00a      	b.n	8001882 <HCSR04_Init+0x2e>
    }

    /* / */
    HAL_TIM_Base_Start(htim);
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f003 fcbf 	bl	80051f0 <HAL_TIM_Base_Start>
    HAL_TIM_IC_Start_IT(htim, ch_rise);
 8001872:	68b9      	ldr	r1, [r7, #8]
 8001874:	68f8      	ldr	r0, [r7, #12]
 8001876:	f003 fd5d 	bl	8005334 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(htim, ch_fall);
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f003 fd59 	bl	8005334 <HAL_TIM_IC_Start_IT>
}
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <HCSR04_GetDistance>:

/* 1us */
void HCSR04_GetDistance(TIM_HandleTypeDef *htim)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    // NULL
    if (htim == NULL) {
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d104      	bne.n	80018a0 <HCSR04_GetDistance+0x18>
        distance = -2.0f;  // 
 8001896:	4b37      	ldr	r3, [pc, #220]	@ (8001974 <HCSR04_GetDistance+0xec>)
 8001898:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 800189c:	601a      	str	r2, [r3, #0]
        return;
 800189e:	e066      	b.n	800196e <HCSR04_GetDistance+0xe6>
    }

    upedge = 0;
 80018a0:	4b35      	ldr	r3, [pc, #212]	@ (8001978 <HCSR04_GetDistance+0xf0>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
    downedge = 0;
 80018a6:	4b35      	ldr	r3, [pc, #212]	@ (800197c <HCSR04_GetDistance+0xf4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]

    /*  */
    __HAL_TIM_SET_COUNTER(htim, 0);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2200      	movs	r2, #0
 80018b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* 10us1ms */
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 80018b4:	2201      	movs	r2, #1
 80018b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018ba:	4831      	ldr	r0, [pc, #196]	@ (8001980 <HCSR04_GetDistance+0xf8>)
 80018bc:	f001 fe7f 	bl	80035be <HAL_GPIO_WritePin>
    // delay_us(10)HAL_Delay
    HAL_Delay(1);  //
 80018c0:	2001      	movs	r0, #1
 80018c2:	f000 fd47 	bl	8002354 <HAL_Delay>
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 80018c6:	2200      	movs	r2, #0
 80018c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018cc:	482c      	ldr	r0, [pc, #176]	@ (8001980 <HCSR04_GetDistance+0xf8>)
 80018ce:	f001 fe76 	bl	80035be <HAL_GPIO_WritePin>

    /* 100ms */
    uint32_t start = HAL_GetTick();
 80018d2:	f000 fd35 	bl	8002340 <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]
    while (upedge == 0 && (HAL_GetTick() - start) < 100) { }
 80018d8:	bf00      	nop
 80018da:	4b27      	ldr	r3, [pc, #156]	@ (8001978 <HCSR04_GetDistance+0xf0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d106      	bne.n	80018f0 <HCSR04_GetDistance+0x68>
 80018e2:	f000 fd2d 	bl	8002340 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b63      	cmp	r3, #99	@ 0x63
 80018ee:	d9f4      	bls.n	80018da <HCSR04_GetDistance+0x52>
    start = HAL_GetTick();
 80018f0:	f000 fd26 	bl	8002340 <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]
    while (downedge == 0 && (HAL_GetTick() - start) < 100) { }
 80018f6:	bf00      	nop
 80018f8:	4b20      	ldr	r3, [pc, #128]	@ (800197c <HCSR04_GetDistance+0xf4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d106      	bne.n	800190e <HCSR04_GetDistance+0x86>
 8001900:	f000 fd1e 	bl	8002340 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b63      	cmp	r3, #99	@ 0x63
 800190c:	d9f4      	bls.n	80018f8 <HCSR04_GetDistance+0x70>

    if (upedge != 0 && downedge != 0)
 800190e:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <HCSR04_GetDistance+0xf0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d028      	beq.n	8001968 <HCSR04_GetDistance+0xe0>
 8001916:	4b19      	ldr	r3, [pc, #100]	@ (800197c <HCSR04_GetDistance+0xf4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d024      	beq.n	8001968 <HCSR04_GetDistance+0xe0>
    {
        int32_t diff = downedge - upedge;
 800191e:	4b17      	ldr	r3, [pc, #92]	@ (800197c <HCSR04_GetDistance+0xf4>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <HCSR04_GetDistance+0xf0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	617b      	str	r3, [r7, #20]
        /*  */
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001930:	60fb      	str	r3, [r7, #12]
        if (diff < 0) diff += (int32_t)arr + 1;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	2b00      	cmp	r3, #0
 8001936:	da04      	bge.n	8001942 <HCSR04_GetDistance+0xba>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	4413      	add	r3, r2
 8001940:	617b      	str	r3, [r7, #20]

        /* 1usdistance_cm = (pulse_us * 0.034) / 2 */
        distance = ((float)diff * 0.034f) / 2.0f;
 8001942:	6978      	ldr	r0, [r7, #20]
 8001944:	f7ff f9ca 	bl	8000cdc <__aeabi_i2f>
 8001948:	4603      	mov	r3, r0
 800194a:	490e      	ldr	r1, [pc, #56]	@ (8001984 <HCSR04_GetDistance+0xfc>)
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fa19 	bl	8000d84 <__aeabi_fmul>
 8001952:	4603      	mov	r3, r0
 8001954:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fac7 	bl	8000eec <__aeabi_fdiv>
 800195e:	4603      	mov	r3, r0
 8001960:	461a      	mov	r2, r3
 8001962:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <HCSR04_GetDistance+0xec>)
 8001964:	601a      	str	r2, [r3, #0]
    {
 8001966:	e002      	b.n	800196e <HCSR04_GetDistance+0xe6>
    }
    else
    {
        distance = -1.0f; /*  */
 8001968:	4b02      	ldr	r3, [pc, #8]	@ (8001974 <HCSR04_GetDistance+0xec>)
 800196a:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <HCSR04_GetDistance+0x100>)
 800196c:	601a      	str	r2, [r3, #0]
    }
}
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000288 	.word	0x20000288
 8001978:	20000280 	.word	0x20000280
 800197c:	20000284 	.word	0x20000284
 8001980:	40010800 	.word	0x40010800
 8001984:	3d0b4396 	.word	0x3d0b4396
 8001988:	bf800000 	.word	0xbf800000

0800198c <HAL_TIM_IC_CaptureCallback>:

/* HAL */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
    // NULL
    if (htim == NULL) {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d019      	beq.n	80019ce <HAL_TIM_IC_CaptureCallback+0x42>
        return;
    }

    /* HALhtim->Channel */
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7f1b      	ldrb	r3, [r3, #28]
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d108      	bne.n	80019b4 <HAL_TIM_IC_CaptureCallback+0x28>
    {
        upedge = (int)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 80019a2:	2108      	movs	r1, #8
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f004 f825 	bl	80059f4 <HAL_TIM_ReadCapturedValue>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	e00d      	b.n	80019d0 <HAL_TIM_IC_CaptureCallback+0x44>
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	7f1b      	ldrb	r3, [r3, #28]
 80019b8:	2b08      	cmp	r3, #8
 80019ba:	d109      	bne.n	80019d0 <HAL_TIM_IC_CaptureCallback+0x44>
    {
        downedge = (int)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 80019bc:	210c      	movs	r1, #12
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f004 f818 	bl	80059f4 <HAL_TIM_ReadCapturedValue>
 80019c4:	4603      	mov	r3, r0
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <HAL_TIM_IC_CaptureCallback+0x50>)
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	e000      	b.n	80019d0 <HAL_TIM_IC_CaptureCallback+0x44>
        return;
 80019ce:	bf00      	nop
    }
}
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000280 	.word	0x20000280
 80019dc:	20000284 	.word	0x20000284

080019e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019e4:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <MX_I2C1_Init+0x50>)
 80019e6:	4a13      	ldr	r2, [pc, #76]	@ (8001a34 <MX_I2C1_Init+0x54>)
 80019e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019ea:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <MX_I2C1_Init+0x50>)
 80019ec:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <MX_I2C1_Init+0x58>)
 80019ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <MX_I2C1_Init+0x50>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <MX_I2C1_Init+0x50>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <MX_I2C1_Init+0x50>)
 80019fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a04:	4b0a      	ldr	r3, [pc, #40]	@ (8001a30 <MX_I2C1_Init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a0a:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <MX_I2C1_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a10:	4b07      	ldr	r3, [pc, #28]	@ (8001a30 <MX_I2C1_Init+0x50>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <MX_I2C1_Init+0x50>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a1c:	4804      	ldr	r0, [pc, #16]	@ (8001a30 <MX_I2C1_Init+0x50>)
 8001a1e:	f001 fde7 	bl	80035f0 <HAL_I2C_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a28:	f000 f983 	bl	8001d32 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	2000028c 	.word	0x2000028c
 8001a34:	40005400 	.word	0x40005400
 8001a38:	000186a0 	.word	0x000186a0

08001a3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a15      	ldr	r2, [pc, #84]	@ (8001aac <HAL_I2C_MspInit+0x70>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d123      	bne.n	8001aa4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	4b14      	ldr	r3, [pc, #80]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a13      	ldr	r2, [pc, #76]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a74:	23c0      	movs	r3, #192	@ 0xc0
 8001a76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a78:	2312      	movs	r3, #18
 8001a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	4619      	mov	r1, r3
 8001a86:	480b      	ldr	r0, [pc, #44]	@ (8001ab4 <HAL_I2C_MspInit+0x78>)
 8001a88:	f001 fbfe 	bl	8003288 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	4a07      	ldr	r2, [pc, #28]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a96:	61d3      	str	r3, [r2, #28]
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <HAL_I2C_MspInit+0x74>)
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40005400 	.word	0x40005400
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40010c00 	.word	0x40010c00

08001ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001abc:	f5ad 7d21 	sub.w	sp, sp, #644	@ 0x284
 8001ac0:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac2:	f000 fbe5 	bl	8002290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ac6:	f000 f8d9 	bl	8001c7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aca:	f7ff fe55 	bl	8001778 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ace:	f7ff fe35 	bl	800173c <MX_DMA_Init>
  MX_ADC1_Init();
 8001ad2:	f7ff fc77 	bl	80013c4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001ad6:	f7ff ff83 	bl	80019e0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001ada:	f000 fa73 	bl	8001fc4 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001ade:	f000 fb3b 	bl	8002158 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  AHT20_Init();
 8001ae2:	f7ff fd6d 	bl	80015c0 <AHT20_Init>
  HCSR04_Init(&htim1, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	2108      	movs	r1, #8
 8001aea:	485c      	ldr	r0, [pc, #368]	@ (8001c5c <main+0x1a4>)
 8001aec:	f7ff feb2 	bl	8001854 <HCSR04_Init>

  HAL_ADCEx_Calibration_Start(&hadc1);
 8001af0:	485b      	ldr	r0, [pc, #364]	@ (8001c60 <main+0x1a8>)
 8001af2:	f001 f81f 	bl	8002b34 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1,values,4);
 8001af6:	2204      	movs	r2, #4
 8001af8:	495a      	ldr	r1, [pc, #360]	@ (8001c64 <main+0x1ac>)
 8001afa:	4859      	ldr	r0, [pc, #356]	@ (8001c60 <main+0x1a8>)
 8001afc:	f000 fd26 	bl	800254c <HAL_ADC_Start_DMA>

  Buzzer_On(100);
 8001b00:	2064      	movs	r0, #100	@ 0x64
 8001b02:	f7ff fdff 	bl	8001704 <Buzzer_On>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    HCSR04_GetDistance(&htim1);
 8001b06:	4855      	ldr	r0, [pc, #340]	@ (8001c5c <main+0x1a4>)
 8001b08:	f7ff febe 	bl	8001888 <HCSR04_GetDistance>

    AHT20_Measure();
 8001b0c:	f7ff fd7c 	bl	8001608 <AHT20_Measure>

    //CH1=MQ4 CH2=MQ136 CH3=Vbat CH4=InternalTemp
    sprintf(ADCmsg, "ADC DMA Complete: CH1=%d, CH2=%d, CH3=%d, CH4=%d\r\n",
 8001b10:	4b54      	ldr	r3, [pc, #336]	@ (8001c64 <main+0x1ac>)
 8001b12:	6819      	ldr	r1, [r3, #0]
 8001b14:	4b53      	ldr	r3, [pc, #332]	@ (8001c64 <main+0x1ac>)
 8001b16:	6858      	ldr	r0, [r3, #4]
 8001b18:	4b52      	ldr	r3, [pc, #328]	@ (8001c64 <main+0x1ac>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a51      	ldr	r2, [pc, #324]	@ (8001c64 <main+0x1ac>)
 8001b1e:	68d2      	ldr	r2, [r2, #12]
 8001b20:	9201      	str	r2, [sp, #4]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4603      	mov	r3, r0
 8001b26:	460a      	mov	r2, r1
 8001b28:	494f      	ldr	r1, [pc, #316]	@ (8001c68 <main+0x1b0>)
 8001b2a:	4850      	ldr	r0, [pc, #320]	@ (8001c6c <main+0x1b4>)
 8001b2c:	f005 fbf6 	bl	800731c <siprintf>
            values[0], values[1], values[2], values[3]);

    HAL_UART_Transmit(&huart3, ADCmsg, strlen((char*)ADCmsg), 500);
 8001b30:	484e      	ldr	r0, [pc, #312]	@ (8001c6c <main+0x1b4>)
 8001b32:	f7fe fb0d 	bl	8000150 <strlen>
 8001b36:	4603      	mov	r3, r0
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b3e:	494b      	ldr	r1, [pc, #300]	@ (8001c6c <main+0x1b4>)
 8001b40:	484b      	ldr	r0, [pc, #300]	@ (8001c70 <main+0x1b8>)
 8001b42:	f004 fab5 	bl	80060b0 <HAL_UART_Transmit>

    float temperature = AHT20_Temperature();
 8001b46:	f7ff fdc9 	bl	80016dc <AHT20_Temperature>
 8001b4a:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234
    float humidity = AHT20_Humidity();
 8001b4e:	f7ff fdcf 	bl	80016f0 <AHT20_Humidity>
 8001b52:	f8c7 0230 	str.w	r0, [r7, #560]	@ 0x230

    float mq4_voltage = MQ4_ReadAO(values[0]);       // mq4AO
 8001b56:	4b43      	ldr	r3, [pc, #268]	@ (8001c64 <main+0x1ac>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fba0 	bl	80012a0 <MQ4_ReadAO>
 8001b60:	f8c7 022c 	str.w	r0, [r7, #556]	@ 0x22c
    float mq4_ppm = MQ4_ReadPPM(mq4_voltage);   // ppm
 8001b64:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 8001b68:	f7ff fbc6 	bl	80012f8 <MQ4_ReadPPM>
 8001b6c:	f8c7 0228 	str.w	r0, [r7, #552]	@ 0x228
    uint8_t mq4_do_state = MQ4_ReadDO();      // mq4DO
 8001b70:	f7ff fbb6 	bl	80012e0 <MQ4_ReadDO>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227

    float mq136_voltage = MQ136_ReadAO(values[1]);       // mq136AO
 8001b7a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c64 <main+0x1ac>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fafc 	bl	800117c <MQ136_ReadAO>
 8001b84:	f8c7 0220 	str.w	r0, [r7, #544]	@ 0x220
    float mq136_ppm = MQ136_ReadPPM(mq136_voltage);   // ppm
 8001b88:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 8001b8c:	f7ff fb22 	bl	80011d4 <MQ136_ReadPPM>
 8001b90:	f8c7 021c 	str.w	r0, [r7, #540]	@ 0x21c
    uint8_t mq136_do_state = MQ136_ReadDO();      // mq136DO
 8001b94:	f7ff fb12 	bl	80011bc <MQ136_ReadDO>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	f887 321b 	strb.w	r3, [r7, #539]	@ 0x21b

    uint8_t buffer[500];
    int len = snprintf((char*)buffer, sizeof(buffer),
 8001b9e:	4b35      	ldr	r3, [pc, #212]	@ (8001c74 <main+0x1bc>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fc40 	bl	8000428 <__aeabi_f2d>
 8001ba8:	4682      	mov	sl, r0
 8001baa:	468b      	mov	fp, r1
 8001bac:	f8d7 0234 	ldr.w	r0, [r7, #564]	@ 0x234
 8001bb0:	f7fe fc3a 	bl	8000428 <__aeabi_f2d>
 8001bb4:	4605      	mov	r5, r0
 8001bb6:	460e      	mov	r6, r1
 8001bb8:	f8d7 0230 	ldr.w	r0, [r7, #560]	@ 0x230
 8001bbc:	f7fe fc34 	bl	8000428 <__aeabi_f2d>
 8001bc0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001bc4:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 8001bc8:	f7fe fc2e 	bl	8000428 <__aeabi_f2d>
 8001bcc:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001bd0:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 8001bd4:	f7fe fc28 	bl	8000428 <__aeabi_f2d>
 8001bd8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001bdc:	f897 3227 	ldrb.w	r3, [r7, #551]	@ 0x227
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 8001be6:	f7fe fc1f 	bl	8000428 <__aeabi_f2d>
 8001bea:	4680      	mov	r8, r0
 8001bec:	4689      	mov	r9, r1
 8001bee:	f8d7 021c 	ldr.w	r0, [r7, #540]	@ 0x21c
 8001bf2:	f7fe fc19 	bl	8000428 <__aeabi_f2d>
 8001bf6:	f897 321b 	ldrb.w	r3, [r7, #539]	@ 0x21b
 8001bfa:	f107 0420 	add.w	r4, r7, #32
 8001bfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8001c00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8001c04:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8001c0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001c14:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c24:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8001c28:	e9cd ab00 	strd	sl, fp, [sp]
 8001c2c:	4a12      	ldr	r2, [pc, #72]	@ (8001c78 <main+0x1c0>)
 8001c2e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001c32:	4620      	mov	r0, r4
 8001c34:	f005 fb3e 	bl	80072b4 <sniprintf>
 8001c38:	f8c7 0214 	str.w	r0, [r7, #532]	@ 0x214
                       "Distance: %.2f cm \rTemperature: %.2f C  Humidity: %.2f %%\rMQ-4 AO: %.2f V\rMQ-4 PPM: %.2f ppm\rMQ-4 DO: %d\rMQ-136 AO: %.2f V\rMQ-136 PPM: %.2f ppm\rMQ-136 DO: %d\r\n",
                       distance, temperature, humidity,mq4_voltage, mq4_ppm, mq4_do_state ,mq136_voltage, mq136_ppm, mq136_do_state
                       );

   HAL_UART_Transmit(&huart3, buffer, len, 500);
 8001c3c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	f107 0120 	add.w	r1, r7, #32
 8001c46:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001c4a:	4809      	ldr	r0, [pc, #36]	@ (8001c70 <main+0x1b8>)
 8001c4c:	f004 fa30 	bl	80060b0 <HAL_UART_Transmit>

HAL_Delay(1000);
 8001c50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c54:	f000 fb7e 	bl	8002354 <HAL_Delay>
  {
 8001c58:	bf00      	nop
 8001c5a:	e754      	b.n	8001b06 <main+0x4e>
 8001c5c:	20000358 	.word	0x20000358
 8001c60:	20000204 	.word	0x20000204
 8001c64:	200002e0 	.word	0x200002e0
 8001c68:	0800b9b0 	.word	0x0800b9b0
 8001c6c:	200002f0 	.word	0x200002f0
 8001c70:	200003a0 	.word	0x200003a0
 8001c74:	20000288 	.word	0x20000288
 8001c78:	0800b9e4 	.word	0x0800b9e4

08001c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b094      	sub	sp, #80	@ 0x50
 8001c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c86:	2228      	movs	r2, #40	@ 0x28
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f005 fba9 	bl	80073e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ca0:	1d3b      	adds	r3, r7, #4
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cac:	2301      	movs	r3, #1
 8001cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cc2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001cc8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f002 fcc0 	bl	8004658 <HAL_RCC_OscConfig>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001cde:	f000 f828 	bl	8001d32 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce2:	230f      	movs	r3, #15
 8001ce4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cf2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2102      	movs	r1, #2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f002 ff2c 	bl	8004b5c <HAL_RCC_ClockConfig>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001d0a:	f000 f812 	bl	8001d32 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d16:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d18:	1d3b      	adds	r3, r7, #4
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f003 f8ac 	bl	8004e78 <HAL_RCCEx_PeriphCLKConfig>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001d26:	f000 f804 	bl	8001d32 <Error_Handler>
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3750      	adds	r7, #80	@ 0x50
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d36:	b672      	cpsid	i
}
 8001d38:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    Buzzer_On(200);
 8001d3a:	f06f 0037 	mvn.w	r0, #55	@ 0x37
 8001d3e:	f7ff fce1 	bl	8001704 <Buzzer_On>
    HAL_Delay(1000);
 8001d42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d46:	f000 fb05 	bl	8002354 <HAL_Delay>
    Buzzer_On(200);
 8001d4a:	bf00      	nop
 8001d4c:	e7f5      	b.n	8001d3a <Error_Handler+0x8>
	...

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	4a14      	ldr	r2, [pc, #80]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6193      	str	r3, [r2, #24]
 8001d62:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a0e      	ldr	r2, [pc, #56]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <HAL_MspInit+0x5c>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <HAL_MspInit+0x60>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <HAL_MspInit+0x60>)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001da2:	bf00      	nop
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40010000 	.word	0x40010000

08001db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <NMI_Handler+0x4>

08001dbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <HardFault_Handler+0x4>

08001dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <MemManage_Handler+0x4>

08001dcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <BusFault_Handler+0x4>

08001dd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <UsageFault_Handler+0x4>

08001ddc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e04:	f000 fa8a 	bl	800231c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <DMA1_Channel1_IRQHandler+0x10>)
 8001e12:	f001 f905 	bl	8003020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000234 	.word	0x20000234

08001e20 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e24:	4802      	ldr	r0, [pc, #8]	@ (8001e30 <TIM1_CC_IRQHandler+0x10>)
 8001e26:	f003 fb91 	bl	800554c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000358 	.word	0x20000358

08001e34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return 1;
 8001e38:	2301      	movs	r3, #1
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr

08001e42 <_kill>:

int _kill(int pid, int sig)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e4c:	f005 fb1c 	bl	8007488 <__errno>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2216      	movs	r2, #22
 8001e54:	601a      	str	r2, [r3, #0]
  return -1;
 8001e56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <_exit>:

void _exit (int status)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e6a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ffe7 	bl	8001e42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <_exit+0x12>

08001e78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	e00a      	b.n	8001ea0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e8a:	f3af 8000 	nop.w
 8001e8e:	4601      	mov	r1, r0
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	b2ca      	uxtb	r2, r1
 8001e98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	dbf0      	blt.n	8001e8a <_read+0x12>
  }

  return len;
 8001ea8:	687b      	ldr	r3, [r7, #4]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b086      	sub	sp, #24
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	60f8      	str	r0, [r7, #12]
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e009      	b.n	8001ed8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	60ba      	str	r2, [r7, #8]
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	dbf1      	blt.n	8001ec4 <_write+0x12>
  }
  return len;
 8001ee0:	687b      	ldr	r3, [r7, #4]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <_close>:

int _close(int file)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f10:	605a      	str	r2, [r3, #4]
  return 0;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <_isatty>:

int _isatty(int file)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f26:	2301      	movs	r3, #1
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr

08001f32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b085      	sub	sp, #20
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
	...

08001f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f54:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <_sbrk+0x5c>)
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <_sbrk+0x60>)
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f60:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d102      	bne.n	8001f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f68:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <_sbrk+0x64>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	@ (8001fb4 <_sbrk+0x68>)
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d207      	bcs.n	8001f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f7c:	f005 fa84 	bl	8007488 <__errno>
 8001f80:	4603      	mov	r3, r0
 8001f82:	220c      	movs	r2, #12
 8001f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8a:	e009      	b.n	8001fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f92:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <_sbrk+0x64>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <_sbrk+0x64>)
 8001f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20005000 	.word	0x20005000
 8001fac:	00000400 	.word	0x00000400
 8001fb0:	20000354 	.word	0x20000354
 8001fb4:	20000538 	.word	0x20000538

08001fb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr

08001fc4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0318 	add.w	r3, r7, #24
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fe2:	463b      	mov	r3, r7
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fee:	4b34      	ldr	r3, [pc, #208]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8001ff0:	4a34      	ldr	r2, [pc, #208]	@ (80020c4 <MX_TIM1_Init+0x100>)
 8001ff2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001ff4:	4b32      	ldr	r3, [pc, #200]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8001ff6:	2247      	movs	r2, #71	@ 0x47
 8001ff8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b31      	ldr	r3, [pc, #196]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002000:	4b2f      	ldr	r3, [pc, #188]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002002:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002006:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b2d      	ldr	r3, [pc, #180]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800200e:	4b2c      	ldr	r3, [pc, #176]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002010:	2200      	movs	r2, #0
 8002012:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002014:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002016:	2200      	movs	r2, #0
 8002018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800201a:	4829      	ldr	r0, [pc, #164]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 800201c:	f003 f898 	bl	8005150 <HAL_TIM_Base_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8002026:	f7ff fe84 	bl	8001d32 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800202a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800202e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002030:	f107 0318 	add.w	r3, r7, #24
 8002034:	4619      	mov	r1, r3
 8002036:	4822      	ldr	r0, [pc, #136]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002038:	f003 fc14 	bl	8005864 <HAL_TIM_ConfigClockSource>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002042:	f7ff fe76 	bl	8001d32 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002046:	481e      	ldr	r0, [pc, #120]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002048:	f003 f91c 	bl	8005284 <HAL_TIM_IC_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002052:	f7ff fe6e 	bl	8001d32 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	4619      	mov	r1, r3
 8002064:	4816      	ldr	r0, [pc, #88]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 8002066:	f003 ff63 	bl	8005f30 <HAL_TIMEx_MasterConfigSynchronization>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002070:	f7ff fe5f 	bl	8001d32 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002074:	2300      	movs	r3, #0
 8002076:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002078:	2301      	movs	r3, #1
 800207a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800207c:	2300      	movs	r3, #0
 800207e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002084:	463b      	mov	r3, r7
 8002086:	2208      	movs	r2, #8
 8002088:	4619      	mov	r1, r3
 800208a:	480d      	ldr	r0, [pc, #52]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 800208c:	f003 fb4e 	bl	800572c <HAL_TIM_IC_ConfigChannel>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002096:	f7ff fe4c 	bl	8001d32 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800209a:	2302      	movs	r3, #2
 800209c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800209e:	2302      	movs	r3, #2
 80020a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80020a2:	463b      	mov	r3, r7
 80020a4:	220c      	movs	r2, #12
 80020a6:	4619      	mov	r1, r3
 80020a8:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <MX_TIM1_Init+0xfc>)
 80020aa:	f003 fb3f 	bl	800572c <HAL_TIM_IC_ConfigChannel>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80020b4:	f7ff fe3d 	bl	8001d32 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020b8:	bf00      	nop
 80020ba:	3728      	adds	r7, #40	@ 0x28
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20000358 	.word	0x20000358
 80020c4:	40012c00 	.word	0x40012c00

080020c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0310 	add.w	r3, r7, #16
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a1a      	ldr	r2, [pc, #104]	@ (800214c <HAL_TIM_Base_MspInit+0x84>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d12c      	bne.n	8002142 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020e8:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	4a18      	ldr	r2, [pc, #96]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 80020ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020f2:	6193      	str	r3, [r2, #24]
 80020f4:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002100:	4b13      	ldr	r3, [pc, #76]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	6193      	str	r3, [r2, #24]
 800210c:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <HAL_TIM_Base_MspInit+0x88>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002118:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800211c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002126:	f107 0310 	add.w	r3, r7, #16
 800212a:	4619      	mov	r1, r3
 800212c:	4809      	ldr	r0, [pc, #36]	@ (8002154 <HAL_TIM_Base_MspInit+0x8c>)
 800212e:	f001 f8ab 	bl	8003288 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002132:	2200      	movs	r2, #0
 8002134:	2100      	movs	r1, #0
 8002136:	201b      	movs	r0, #27
 8002138:	f000 fe81 	bl	8002e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800213c:	201b      	movs	r0, #27
 800213e:	f000 fe9a 	bl	8002e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002142:	bf00      	nop
 8002144:	3720      	adds	r7, #32
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40012c00 	.word	0x40012c00
 8002150:	40021000 	.word	0x40021000
 8002154:	40010800 	.word	0x40010800

08002158 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 800215e:	4a12      	ldr	r2, [pc, #72]	@ (80021a8 <MX_USART3_UART_Init+0x50>)
 8002160:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 8002164:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002168:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800216a:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002176:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800217c:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 800217e:	220c      	movs	r2, #12
 8002180:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002182:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800218e:	4805      	ldr	r0, [pc, #20]	@ (80021a4 <MX_USART3_UART_Init+0x4c>)
 8002190:	f003 ff3e 	bl	8006010 <HAL_UART_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800219a:	f7ff fdca 	bl	8001d32 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200003a0 	.word	0x200003a0
 80021a8:	40004800 	.word	0x40004800

080021ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 0310 	add.w	r3, r7, #16
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002238 <HAL_UART_MspInit+0x8c>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d131      	bne.n	8002230 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80021cc:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	4a1a      	ldr	r2, [pc, #104]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021d6:	61d3      	str	r3, [r2, #28]
 80021d8:	4b18      	ldr	r3, [pc, #96]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e4:	4b15      	ldr	r3, [pc, #84]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	4a14      	ldr	r2, [pc, #80]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021ea:	f043 0308 	orr.w	r3, r3, #8
 80021ee:	6193      	str	r3, [r2, #24]
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <HAL_UART_MspInit+0x90>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f003 0308 	and.w	r3, r3, #8
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002200:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800220a:	f107 0310 	add.w	r3, r7, #16
 800220e:	4619      	mov	r1, r3
 8002210:	480b      	ldr	r0, [pc, #44]	@ (8002240 <HAL_UART_MspInit+0x94>)
 8002212:	f001 f839 	bl	8003288 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002216:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800221a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4619      	mov	r1, r3
 800222a:	4805      	ldr	r0, [pc, #20]	@ (8002240 <HAL_UART_MspInit+0x94>)
 800222c:	f001 f82c 	bl	8003288 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002230:	bf00      	nop
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40004800 	.word	0x40004800
 800223c:	40021000 	.word	0x40021000
 8002240:	40010c00 	.word	0x40010c00

08002244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002244:	f7ff feb8 	bl	8001fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002248:	480b      	ldr	r0, [pc, #44]	@ (8002278 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800224a:	490c      	ldr	r1, [pc, #48]	@ (800227c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800224c:	4a0c      	ldr	r2, [pc, #48]	@ (8002280 <LoopFillZerobss+0x16>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002250:	e002      	b.n	8002258 <LoopCopyDataInit>

08002252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002256:	3304      	adds	r3, #4

08002258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800225c:	d3f9      	bcc.n	8002252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225e:	4a09      	ldr	r2, [pc, #36]	@ (8002284 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002260:	4c09      	ldr	r4, [pc, #36]	@ (8002288 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002264:	e001      	b.n	800226a <LoopFillZerobss>

08002266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002268:	3204      	adds	r2, #4

0800226a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800226c:	d3fb      	bcc.n	8002266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226e:	f005 f911 	bl	8007494 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002272:	f7ff fc21 	bl	8001ab8 <main>
  bx lr
 8002276:	4770      	bx	lr
  ldr r0, =_sdata
 8002278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800227c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002280:	0800bf30 	.word	0x0800bf30
  ldr r2, =_sbss
 8002284:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002288:	20000538 	.word	0x20000538

0800228c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800228c:	e7fe      	b.n	800228c <ADC1_2_IRQHandler>
	...

08002290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002294:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <HAL_Init+0x28>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a07      	ldr	r2, [pc, #28]	@ (80022b8 <HAL_Init+0x28>)
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a0:	2003      	movs	r0, #3
 80022a2:	f000 fdc1 	bl	8002e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a6:	200f      	movs	r0, #15
 80022a8:	f000 f808 	bl	80022bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ac:	f7ff fd50 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40022000 	.word	0x40022000

080022bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c4:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_InitTick+0x54>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <HAL_InitTick+0x58>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fdd9 	bl	8002e92 <HAL_SYSTICK_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00e      	b.n	8002308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b0f      	cmp	r3, #15
 80022ee:	d80a      	bhi.n	8002306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f0:	2200      	movs	r2, #0
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295
 80022f8:	f000 fda1 	bl	8002e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022fc:	4a06      	ldr	r2, [pc, #24]	@ (8002318 <HAL_InitTick+0x5c>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000000 	.word	0x20000000
 8002314:	20000008 	.word	0x20000008
 8002318:	20000004 	.word	0x20000004

0800231c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002320:	4b05      	ldr	r3, [pc, #20]	@ (8002338 <HAL_IncTick+0x1c>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b05      	ldr	r3, [pc, #20]	@ (800233c <HAL_IncTick+0x20>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	4a03      	ldr	r2, [pc, #12]	@ (800233c <HAL_IncTick+0x20>)
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	20000008 	.word	0x20000008
 800233c:	200003e8 	.word	0x200003e8

08002340 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return uwTick;
 8002344:	4b02      	ldr	r3, [pc, #8]	@ (8002350 <HAL_GetTick+0x10>)
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr
 8002350:	200003e8 	.word	0x200003e8

08002354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800235c:	f7ff fff0 	bl	8002340 <HAL_GetTick>
 8002360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d005      	beq.n	800237a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800236e:	4b0a      	ldr	r3, [pc, #40]	@ (8002398 <HAL_Delay+0x44>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	461a      	mov	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800237a:	bf00      	nop
 800237c:	f7ff ffe0 	bl	8002340 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	429a      	cmp	r2, r3
 800238a:	d8f7      	bhi.n	800237c <HAL_Delay+0x28>
  {
  }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000008 	.word	0x20000008

0800239c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e0be      	b.n	800253c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d109      	bne.n	80023e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff f85c 	bl	8001498 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 faff 	bl	80029e4 <ADC_ConversionStop_Disable>
 80023e6:	4603      	mov	r3, r0
 80023e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 8099 	bne.w	800252a <HAL_ADC_Init+0x18e>
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 8095 	bne.w	800252a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002408:	f023 0302 	bic.w	r3, r3, #2
 800240c:	f043 0202 	orr.w	r2, r3, #2
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800241c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	7b1b      	ldrb	r3, [r3, #12]
 8002422:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002424:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	4313      	orrs	r3, r2
 800242a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002434:	d003      	beq.n	800243e <HAL_ADC_Init+0xa2>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d102      	bne.n	8002444 <HAL_ADC_Init+0xa8>
 800243e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002442:	e000      	b.n	8002446 <HAL_ADC_Init+0xaa>
 8002444:	2300      	movs	r3, #0
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4313      	orrs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	7d1b      	ldrb	r3, [r3, #20]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d119      	bne.n	8002488 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	7b1b      	ldrb	r3, [r3, #12]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d109      	bne.n	8002470 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	3b01      	subs	r3, #1
 8002462:	035a      	lsls	r2, r3, #13
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	e00b      	b.n	8002488 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002474:	f043 0220 	orr.w	r2, r3, #32
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002480:	f043 0201 	orr.w	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	430a      	orrs	r2, r1
 800249a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	4b28      	ldr	r3, [pc, #160]	@ (8002544 <HAL_ADC_Init+0x1a8>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	68b9      	ldr	r1, [r7, #8]
 80024ac:	430b      	orrs	r3, r1
 80024ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024b8:	d003      	beq.n	80024c2 <HAL_ADC_Init+0x126>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d104      	bne.n	80024cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	051b      	lsls	r3, r3, #20
 80024ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	430a      	orrs	r2, r1
 80024de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	4b18      	ldr	r3, [pc, #96]	@ (8002548 <HAL_ADC_Init+0x1ac>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d10b      	bne.n	8002508 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fa:	f023 0303 	bic.w	r3, r3, #3
 80024fe:	f043 0201 	orr.w	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002506:	e018      	b.n	800253a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250c:	f023 0312 	bic.w	r3, r3, #18
 8002510:	f043 0210 	orr.w	r2, r3, #16
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251c:	f043 0201 	orr.w	r2, r3, #1
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002528:	e007      	b.n	800253a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	f043 0210 	orr.w	r2, r3, #16
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800253a:	7dfb      	ldrb	r3, [r7, #23]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	ffe1f7fd 	.word	0xffe1f7fd
 8002548:	ff1f0efe 	.word	0xff1f0efe

0800254c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a64      	ldr	r2, [pc, #400]	@ (80026f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d004      	beq.n	8002570 <HAL_ADC_Start_DMA+0x24>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a63      	ldr	r2, [pc, #396]	@ (80026f8 <HAL_ADC_Start_DMA+0x1ac>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d106      	bne.n	800257e <HAL_ADC_Start_DMA+0x32>
 8002570:	4b60      	ldr	r3, [pc, #384]	@ (80026f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002578:	2b00      	cmp	r3, #0
 800257a:	f040 80b3 	bne.w	80026e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_ADC_Start_DMA+0x40>
 8002588:	2302      	movs	r3, #2
 800258a:	e0ae      	b.n	80026ea <HAL_ADC_Start_DMA+0x19e>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 f9cb 	bl	8002930 <ADC_Enable>
 800259a:	4603      	mov	r3, r0
 800259c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800259e:	7dfb      	ldrb	r3, [r7, #23]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f040 809a 	bne.w	80026da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025ae:	f023 0301 	bic.w	r3, r3, #1
 80025b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a4e      	ldr	r2, [pc, #312]	@ (80026f8 <HAL_ADC_Start_DMA+0x1ac>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d105      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x84>
 80025c4:	4b4b      	ldr	r3, [pc, #300]	@ (80026f4 <HAL_ADC_Start_DMA+0x1a8>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d115      	bne.n	80025fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d026      	beq.n	8002638 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025fa:	e01d      	b.n	8002638 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a39      	ldr	r2, [pc, #228]	@ (80026f4 <HAL_ADC_Start_DMA+0x1a8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d004      	beq.n	800261c <HAL_ADC_Start_DMA+0xd0>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a38      	ldr	r2, [pc, #224]	@ (80026f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d10d      	bne.n	8002638 <HAL_ADC_Start_DMA+0xec>
 800261c:	4b35      	ldr	r3, [pc, #212]	@ (80026f4 <HAL_ADC_Start_DMA+0x1a8>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d007      	beq.n	8002638 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002630:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d006      	beq.n	8002652 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002648:	f023 0206 	bic.w	r2, r3, #6
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002650:	e002      	b.n	8002658 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	4a25      	ldr	r2, [pc, #148]	@ (80026fc <HAL_ADC_Start_DMA+0x1b0>)
 8002666:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	4a24      	ldr	r2, [pc, #144]	@ (8002700 <HAL_ADC_Start_DMA+0x1b4>)
 800266e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	4a23      	ldr	r2, [pc, #140]	@ (8002704 <HAL_ADC_Start_DMA+0x1b8>)
 8002676:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0202 	mvn.w	r2, #2
 8002680:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002690:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6a18      	ldr	r0, [r3, #32]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	334c      	adds	r3, #76	@ 0x4c
 800269c:	4619      	mov	r1, r3
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f000 fc5d 	bl	8002f60 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80026b0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80026b4:	d108      	bne.n	80026c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80026c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026c6:	e00f      	b.n	80026e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80026d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026d8:	e006      	b.n	80026e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80026e2:	e001      	b.n	80026e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3718      	adds	r7, #24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40012400 	.word	0x40012400
 80026f8:	40012800 	.word	0x40012800
 80026fc:	08002a67 	.word	0x08002a67
 8002700:	08002ae3 	.word	0x08002ae3
 8002704:	08002aff 	.word	0x08002aff

08002708 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
	...

08002740 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800274e:	2300      	movs	r3, #0
 8002750:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x20>
 800275c:	2302      	movs	r3, #2
 800275e:	e0dc      	b.n	800291a <HAL_ADC_ConfigChannel+0x1da>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b06      	cmp	r3, #6
 800276e:	d81c      	bhi.n	80027aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	4613      	mov	r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	3b05      	subs	r3, #5
 8002782:	221f      	movs	r2, #31
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	4019      	ands	r1, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6818      	ldr	r0, [r3, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	3b05      	subs	r3, #5
 800279c:	fa00 f203 	lsl.w	r2, r0, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80027a8:	e03c      	b.n	8002824 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b0c      	cmp	r3, #12
 80027b0:	d81c      	bhi.n	80027ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	3b23      	subs	r3, #35	@ 0x23
 80027c4:	221f      	movs	r2, #31
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	4019      	ands	r1, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	3b23      	subs	r3, #35	@ 0x23
 80027de:	fa00 f203 	lsl.w	r2, r0, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ea:	e01b      	b.n	8002824 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	3b41      	subs	r3, #65	@ 0x41
 80027fe:	221f      	movs	r2, #31
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	4019      	ands	r1, r3
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	6818      	ldr	r0, [r3, #0]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	3b41      	subs	r3, #65	@ 0x41
 8002818:	fa00 f203 	lsl.w	r2, r0, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b09      	cmp	r3, #9
 800282a:	d91c      	bls.n	8002866 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68d9      	ldr	r1, [r3, #12]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	4613      	mov	r3, r2
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	4413      	add	r3, r2
 800283c:	3b1e      	subs	r3, #30
 800283e:	2207      	movs	r2, #7
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	4019      	ands	r1, r3
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	6898      	ldr	r0, [r3, #8]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	3b1e      	subs	r3, #30
 8002858:	fa00 f203 	lsl.w	r2, r0, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	60da      	str	r2, [r3, #12]
 8002864:	e019      	b.n	800289a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6919      	ldr	r1, [r3, #16]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4613      	mov	r3, r2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4413      	add	r3, r2
 8002876:	2207      	movs	r2, #7
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	4019      	ands	r1, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	6898      	ldr	r0, [r3, #8]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4613      	mov	r3, r2
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	4413      	add	r3, r2
 800288e:	fa00 f203 	lsl.w	r2, r0, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b10      	cmp	r3, #16
 80028a0:	d003      	beq.n	80028aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028a6:	2b11      	cmp	r3, #17
 80028a8:	d132      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <HAL_ADC_ConfigChannel+0x1e4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d125      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d126      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80028d0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	d11a      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028da:	4b13      	ldr	r3, [pc, #76]	@ (8002928 <HAL_ADC_ConfigChannel+0x1e8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a13      	ldr	r2, [pc, #76]	@ (800292c <HAL_ADC_ConfigChannel+0x1ec>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	0c9a      	lsrs	r2, r3, #18
 80028e6:	4613      	mov	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028f0:	e002      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	3b01      	subs	r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f9      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x1b2>
 80028fe:	e007      	b.n	8002910 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002904:	f043 0220 	orr.w	r2, r3, #32
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3714      	adds	r7, #20
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	40012400 	.word	0x40012400
 8002928:	20000000 	.word	0x20000000
 800292c:	431bde83 	.word	0x431bde83

08002930 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d040      	beq.n	80029d0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f042 0201 	orr.w	r2, r2, #1
 800295c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800295e:	4b1f      	ldr	r3, [pc, #124]	@ (80029dc <ADC_Enable+0xac>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1f      	ldr	r2, [pc, #124]	@ (80029e0 <ADC_Enable+0xb0>)
 8002964:	fba2 2303 	umull	r2, r3, r2, r3
 8002968:	0c9b      	lsrs	r3, r3, #18
 800296a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800296c:	e002      	b.n	8002974 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	3b01      	subs	r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f9      	bne.n	800296e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800297a:	f7ff fce1 	bl	8002340 <HAL_GetTick>
 800297e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002980:	e01f      	b.n	80029c2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002982:	f7ff fcdd 	bl	8002340 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d918      	bls.n	80029c2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b01      	cmp	r3, #1
 800299c:	d011      	beq.n	80029c2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	f043 0210 	orr.w	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e007      	b.n	80029d2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d1d8      	bne.n	8002982 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000000 	.word	0x20000000
 80029e0:	431bde83 	.word	0x431bde83

080029e4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d12e      	bne.n	8002a5c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 0201 	bic.w	r2, r2, #1
 8002a0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a0e:	f7ff fc97 	bl	8002340 <HAL_GetTick>
 8002a12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a14:	e01b      	b.n	8002a4e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a16:	f7ff fc93 	bl	8002340 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d914      	bls.n	8002a4e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d10d      	bne.n	8002a4e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a36:	f043 0210 	orr.w	r2, r3, #16
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e007      	b.n	8002a5e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d0dc      	beq.n	8002a16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a72:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d127      	bne.n	8002ad0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a9a:	d115      	bne.n	8002ac8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d111      	bne.n	8002ac8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac0:	f043 0201 	orr.w	r2, r3, #1
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7ff fe1d 	bl	8002708 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002ace:	e004      	b.n	8002ada <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	4798      	blx	r3
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f7ff fe12 	bl	800271a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b084      	sub	sp, #16
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	f043 0204 	orr.w	r2, r3, #4
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f7ff fe01 	bl	800272c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b087      	sub	sp, #28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADCEx_Calibration_Start+0x1e>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e097      	b.n	8002c82 <HAL_ADCEx_Calibration_Start+0x14e>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7ff ff42 	bl	80029e4 <ADC_ConversionStop_Disable>
 8002b60:	4603      	mov	r3, r0
 8002b62:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff fee3 	bl	8002930 <ADC_Enable>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f040 8081 	bne.w	8002c78 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b7e:	f023 0302 	bic.w	r3, r3, #2
 8002b82:	f043 0202 	orr.w	r2, r3, #2
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b8a:	4b40      	ldr	r3, [pc, #256]	@ (8002c8c <HAL_ADCEx_Calibration_Start+0x158>)
 8002b8c:	681c      	ldr	r4, [r3, #0]
 8002b8e:	2002      	movs	r0, #2
 8002b90:	f002 fa28 	bl	8004fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b94:	4603      	mov	r3, r0
 8002b96:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002b9a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002b9c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002b9e:	e002      	b.n	8002ba6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1f9      	bne.n	8002ba0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0208 	orr.w	r2, r2, #8
 8002bba:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002bbc:	f7ff fbc0 	bl	8002340 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bc2:	e01b      	b.n	8002bfc <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002bc4:	f7ff fbbc 	bl	8002340 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b0a      	cmp	r3, #10
 8002bd0:	d914      	bls.n	8002bfc <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00d      	beq.n	8002bfc <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	f023 0312 	bic.w	r3, r3, #18
 8002be8:	f043 0210 	orr.w	r2, r3, #16
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e042      	b.n	8002c82 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1dc      	bne.n	8002bc4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f042 0204 	orr.w	r2, r2, #4
 8002c18:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002c1a:	f7ff fb91 	bl	8002340 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c20:	e01b      	b.n	8002c5a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c22:	f7ff fb8d 	bl	8002340 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b0a      	cmp	r3, #10
 8002c2e:	d914      	bls.n	8002c5a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00d      	beq.n	8002c5a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c42:	f023 0312 	bic.w	r3, r3, #18
 8002c46:	f043 0210 	orr.w	r2, r3, #16
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e013      	b.n	8002c82 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1dc      	bne.n	8002c22 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6c:	f023 0303 	bic.w	r3, r3, #3
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd90      	pop	{r4, r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20000000 	.word	0x20000000

08002c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cac:	4013      	ands	r3, r2
 8002cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cc2:	4a04      	ldr	r2, [pc, #16]	@ (8002cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	60d3      	str	r3, [r2, #12]
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cdc:	4b04      	ldr	r3, [pc, #16]	@ (8002cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	f003 0307 	and.w	r3, r3, #7
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	db0b      	blt.n	8002d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f003 021f 	and.w	r2, r3, #31
 8002d0c:	4906      	ldr	r1, [pc, #24]	@ (8002d28 <__NVIC_EnableIRQ+0x34>)
 8002d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d12:	095b      	lsrs	r3, r3, #5
 8002d14:	2001      	movs	r0, #1
 8002d16:	fa00 f202 	lsl.w	r2, r0, r2
 8002d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	e000e100 	.word	0xe000e100

08002d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	6039      	str	r1, [r7, #0]
 8002d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	db0a      	blt.n	8002d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	490c      	ldr	r1, [pc, #48]	@ (8002d78 <__NVIC_SetPriority+0x4c>)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	440b      	add	r3, r1
 8002d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d54:	e00a      	b.n	8002d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	4908      	ldr	r1, [pc, #32]	@ (8002d7c <__NVIC_SetPriority+0x50>)
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	3b04      	subs	r3, #4
 8002d64:	0112      	lsls	r2, r2, #4
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	440b      	add	r3, r1
 8002d6a:	761a      	strb	r2, [r3, #24]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	e000e100 	.word	0xe000e100
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b089      	sub	sp, #36	@ 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f1c3 0307 	rsb	r3, r3, #7
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	bf28      	it	cs
 8002d9e:	2304      	movcs	r3, #4
 8002da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3304      	adds	r3, #4
 8002da6:	2b06      	cmp	r3, #6
 8002da8:	d902      	bls.n	8002db0 <NVIC_EncodePriority+0x30>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3b03      	subs	r3, #3
 8002dae:	e000      	b.n	8002db2 <NVIC_EncodePriority+0x32>
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	f04f 32ff 	mov.w	r2, #4294967295
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd2:	43d9      	mvns	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	4313      	orrs	r3, r2
         );
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3724      	adds	r7, #36	@ 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002df4:	d301      	bcc.n	8002dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00f      	b.n	8002e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <SysTick_Config+0x40>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e02:	210f      	movs	r1, #15
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	f7ff ff90 	bl	8002d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e0c:	4b05      	ldr	r3, [pc, #20]	@ (8002e24 <SysTick_Config+0x40>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e12:	4b04      	ldr	r3, [pc, #16]	@ (8002e24 <SysTick_Config+0x40>)
 8002e14:	2207      	movs	r2, #7
 8002e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	e000e010 	.word	0xe000e010

08002e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f7ff ff2d 	bl	8002c90 <__NVIC_SetPriorityGrouping>
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b086      	sub	sp, #24
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	4603      	mov	r3, r0
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
 8002e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e50:	f7ff ff42 	bl	8002cd8 <__NVIC_GetPriorityGrouping>
 8002e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	6978      	ldr	r0, [r7, #20]
 8002e5c:	f7ff ff90 	bl	8002d80 <NVIC_EncodePriority>
 8002e60:	4602      	mov	r2, r0
 8002e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff5f 	bl	8002d2c <__NVIC_SetPriority>
}
 8002e6e:	bf00      	nop
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff35 	bl	8002cf4 <__NVIC_EnableIRQ>
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ffa2 	bl	8002de4 <SysTick_Config>
 8002ea0:	4603      	mov	r3, r0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e043      	b.n	8002f4a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	4b22      	ldr	r3, [pc, #136]	@ (8002f54 <HAL_DMA_Init+0xa8>)
 8002eca:	4413      	add	r3, r2
 8002ecc:	4a22      	ldr	r2, [pc, #136]	@ (8002f58 <HAL_DMA_Init+0xac>)
 8002ece:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed2:	091b      	lsrs	r3, r3, #4
 8002ed4:	009a      	lsls	r2, r3, #2
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a1f      	ldr	r2, [pc, #124]	@ (8002f5c <HAL_DMA_Init+0xb0>)
 8002ede:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ef6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002efa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3714      	adds	r7, #20
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr
 8002f54:	bffdfff8 	.word	0xbffdfff8
 8002f58:	cccccccd 	.word	0xcccccccd
 8002f5c:	40020000 	.word	0x40020000

08002f60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
 8002f6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_DMA_Start_IT+0x20>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e04b      	b.n	8003018 <HAL_DMA_Start_IT+0xb8>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d13a      	bne.n	800300a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	68b9      	ldr	r1, [r7, #8]
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 f937 	bl	800322c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d008      	beq.n	8002fd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f042 020e 	orr.w	r2, r2, #14
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	e00f      	b.n	8002ff8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0204 	bic.w	r2, r2, #4
 8002fe6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 020a 	orr.w	r2, r2, #10
 8002ff6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
 8003008:	e005      	b.n	8003016 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003012:	2302      	movs	r3, #2
 8003014:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003016:	7dfb      	ldrb	r3, [r7, #23]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	2204      	movs	r2, #4
 800303e:	409a      	lsls	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4013      	ands	r3, r2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d04f      	beq.n	80030e8 <HAL_DMA_IRQHandler+0xc8>
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	f003 0304 	and.w	r3, r3, #4
 800304e:	2b00      	cmp	r3, #0
 8003050:	d04a      	beq.n	80030e8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b00      	cmp	r3, #0
 800305e:	d107      	bne.n	8003070 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0204 	bic.w	r2, r2, #4
 800306e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a66      	ldr	r2, [pc, #408]	@ (8003210 <HAL_DMA_IRQHandler+0x1f0>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d029      	beq.n	80030ce <HAL_DMA_IRQHandler+0xae>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a65      	ldr	r2, [pc, #404]	@ (8003214 <HAL_DMA_IRQHandler+0x1f4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d022      	beq.n	80030ca <HAL_DMA_IRQHandler+0xaa>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a63      	ldr	r2, [pc, #396]	@ (8003218 <HAL_DMA_IRQHandler+0x1f8>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01a      	beq.n	80030c4 <HAL_DMA_IRQHandler+0xa4>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a62      	ldr	r2, [pc, #392]	@ (800321c <HAL_DMA_IRQHandler+0x1fc>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d012      	beq.n	80030be <HAL_DMA_IRQHandler+0x9e>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a60      	ldr	r2, [pc, #384]	@ (8003220 <HAL_DMA_IRQHandler+0x200>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x98>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a5f      	ldr	r2, [pc, #380]	@ (8003224 <HAL_DMA_IRQHandler+0x204>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d102      	bne.n	80030b2 <HAL_DMA_IRQHandler+0x92>
 80030ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80030b0:	e00e      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80030b6:	e00b      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030b8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80030bc:	e008      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80030c2:	e005      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030c8:	e002      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030ca:	2340      	movs	r3, #64	@ 0x40
 80030cc:	e000      	b.n	80030d0 <HAL_DMA_IRQHandler+0xb0>
 80030ce:	2304      	movs	r3, #4
 80030d0:	4a55      	ldr	r2, [pc, #340]	@ (8003228 <HAL_DMA_IRQHandler+0x208>)
 80030d2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 8094 	beq.w	8003206 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80030e6:	e08e      	b.n	8003206 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ec:	2202      	movs	r2, #2
 80030ee:	409a      	lsls	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4013      	ands	r3, r2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d056      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x186>
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d051      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0320 	and.w	r3, r3, #32
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10b      	bne.n	8003128 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 020a 	bic.w	r2, r2, #10
 800311e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a38      	ldr	r2, [pc, #224]	@ (8003210 <HAL_DMA_IRQHandler+0x1f0>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d029      	beq.n	8003186 <HAL_DMA_IRQHandler+0x166>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a37      	ldr	r2, [pc, #220]	@ (8003214 <HAL_DMA_IRQHandler+0x1f4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d022      	beq.n	8003182 <HAL_DMA_IRQHandler+0x162>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a35      	ldr	r2, [pc, #212]	@ (8003218 <HAL_DMA_IRQHandler+0x1f8>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d01a      	beq.n	800317c <HAL_DMA_IRQHandler+0x15c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a34      	ldr	r2, [pc, #208]	@ (800321c <HAL_DMA_IRQHandler+0x1fc>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d012      	beq.n	8003176 <HAL_DMA_IRQHandler+0x156>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a32      	ldr	r2, [pc, #200]	@ (8003220 <HAL_DMA_IRQHandler+0x200>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00a      	beq.n	8003170 <HAL_DMA_IRQHandler+0x150>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a31      	ldr	r2, [pc, #196]	@ (8003224 <HAL_DMA_IRQHandler+0x204>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d102      	bne.n	800316a <HAL_DMA_IRQHandler+0x14a>
 8003164:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003168:	e00e      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 800316a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800316e:	e00b      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 8003170:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003174:	e008      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 8003176:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800317a:	e005      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 800317c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003180:	e002      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 8003182:	2320      	movs	r3, #32
 8003184:	e000      	b.n	8003188 <HAL_DMA_IRQHandler+0x168>
 8003186:	2302      	movs	r3, #2
 8003188:	4a27      	ldr	r2, [pc, #156]	@ (8003228 <HAL_DMA_IRQHandler+0x208>)
 800318a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	2b00      	cmp	r3, #0
 800319a:	d034      	beq.n	8003206 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031a4:	e02f      	b.n	8003206 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	2208      	movs	r2, #8
 80031ac:	409a      	lsls	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d028      	beq.n	8003208 <HAL_DMA_IRQHandler+0x1e8>
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d023      	beq.n	8003208 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 020e 	bic.w	r2, r2, #14
 80031ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d8:	2101      	movs	r1, #1
 80031da:	fa01 f202 	lsl.w	r2, r1, r2
 80031de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	4798      	blx	r3
    }
  }
  return;
 8003206:	bf00      	nop
 8003208:	bf00      	nop
}
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40020008 	.word	0x40020008
 8003214:	4002001c 	.word	0x4002001c
 8003218:	40020030 	.word	0x40020030
 800321c:	40020044 	.word	0x40020044
 8003220:	40020058 	.word	0x40020058
 8003224:	4002006c 	.word	0x4002006c
 8003228:	40020000 	.word	0x40020000

0800322c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003242:	2101      	movs	r1, #1
 8003244:	fa01 f202 	lsl.w	r2, r1, r2
 8003248:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b10      	cmp	r3, #16
 8003258:	d108      	bne.n	800326c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800326a:	e007      	b.n	800327c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	60da      	str	r2, [r3, #12]
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr
	...

08003288 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003288:	b480      	push	{r7}
 800328a:	b08b      	sub	sp, #44	@ 0x2c
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003292:	2300      	movs	r3, #0
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003296:	2300      	movs	r3, #0
 8003298:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800329a:	e169      	b.n	8003570 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800329c:	2201      	movs	r2, #1
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69fa      	ldr	r2, [r7, #28]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	f040 8158 	bne.w	800356a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	4a9a      	ldr	r2, [pc, #616]	@ (8003528 <HAL_GPIO_Init+0x2a0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d05e      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
 80032c4:	4a98      	ldr	r2, [pc, #608]	@ (8003528 <HAL_GPIO_Init+0x2a0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d875      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 80032ca:	4a98      	ldr	r2, [pc, #608]	@ (800352c <HAL_GPIO_Init+0x2a4>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d058      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
 80032d0:	4a96      	ldr	r2, [pc, #600]	@ (800352c <HAL_GPIO_Init+0x2a4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d86f      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 80032d6:	4a96      	ldr	r2, [pc, #600]	@ (8003530 <HAL_GPIO_Init+0x2a8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d052      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
 80032dc:	4a94      	ldr	r2, [pc, #592]	@ (8003530 <HAL_GPIO_Init+0x2a8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d869      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 80032e2:	4a94      	ldr	r2, [pc, #592]	@ (8003534 <HAL_GPIO_Init+0x2ac>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d04c      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
 80032e8:	4a92      	ldr	r2, [pc, #584]	@ (8003534 <HAL_GPIO_Init+0x2ac>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d863      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 80032ee:	4a92      	ldr	r2, [pc, #584]	@ (8003538 <HAL_GPIO_Init+0x2b0>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d046      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
 80032f4:	4a90      	ldr	r2, [pc, #576]	@ (8003538 <HAL_GPIO_Init+0x2b0>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d85d      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 80032fa:	2b12      	cmp	r3, #18
 80032fc:	d82a      	bhi.n	8003354 <HAL_GPIO_Init+0xcc>
 80032fe:	2b12      	cmp	r3, #18
 8003300:	d859      	bhi.n	80033b6 <HAL_GPIO_Init+0x12e>
 8003302:	a201      	add	r2, pc, #4	@ (adr r2, 8003308 <HAL_GPIO_Init+0x80>)
 8003304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003308:	08003383 	.word	0x08003383
 800330c:	0800335d 	.word	0x0800335d
 8003310:	0800336f 	.word	0x0800336f
 8003314:	080033b1 	.word	0x080033b1
 8003318:	080033b7 	.word	0x080033b7
 800331c:	080033b7 	.word	0x080033b7
 8003320:	080033b7 	.word	0x080033b7
 8003324:	080033b7 	.word	0x080033b7
 8003328:	080033b7 	.word	0x080033b7
 800332c:	080033b7 	.word	0x080033b7
 8003330:	080033b7 	.word	0x080033b7
 8003334:	080033b7 	.word	0x080033b7
 8003338:	080033b7 	.word	0x080033b7
 800333c:	080033b7 	.word	0x080033b7
 8003340:	080033b7 	.word	0x080033b7
 8003344:	080033b7 	.word	0x080033b7
 8003348:	080033b7 	.word	0x080033b7
 800334c:	08003365 	.word	0x08003365
 8003350:	08003379 	.word	0x08003379
 8003354:	4a79      	ldr	r2, [pc, #484]	@ (800353c <HAL_GPIO_Init+0x2b4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d013      	beq.n	8003382 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800335a:	e02c      	b.n	80033b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	623b      	str	r3, [r7, #32]
          break;
 8003362:	e029      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	3304      	adds	r3, #4
 800336a:	623b      	str	r3, [r7, #32]
          break;
 800336c:	e024      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	3308      	adds	r3, #8
 8003374:	623b      	str	r3, [r7, #32]
          break;
 8003376:	e01f      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	330c      	adds	r3, #12
 800337e:	623b      	str	r3, [r7, #32]
          break;
 8003380:	e01a      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d102      	bne.n	8003390 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800338a:	2304      	movs	r3, #4
 800338c:	623b      	str	r3, [r7, #32]
          break;
 800338e:	e013      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d105      	bne.n	80033a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003398:	2308      	movs	r3, #8
 800339a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69fa      	ldr	r2, [r7, #28]
 80033a0:	611a      	str	r2, [r3, #16]
          break;
 80033a2:	e009      	b.n	80033b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a4:	2308      	movs	r3, #8
 80033a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69fa      	ldr	r2, [r7, #28]
 80033ac:	615a      	str	r2, [r3, #20]
          break;
 80033ae:	e003      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033b0:	2300      	movs	r3, #0
 80033b2:	623b      	str	r3, [r7, #32]
          break;
 80033b4:	e000      	b.n	80033b8 <HAL_GPIO_Init+0x130>
          break;
 80033b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	2bff      	cmp	r3, #255	@ 0xff
 80033bc:	d801      	bhi.n	80033c2 <HAL_GPIO_Init+0x13a>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	e001      	b.n	80033c6 <HAL_GPIO_Init+0x13e>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3304      	adds	r3, #4
 80033c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	2bff      	cmp	r3, #255	@ 0xff
 80033cc:	d802      	bhi.n	80033d4 <HAL_GPIO_Init+0x14c>
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	e002      	b.n	80033da <HAL_GPIO_Init+0x152>
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	3b08      	subs	r3, #8
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	210f      	movs	r1, #15
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	fa01 f303 	lsl.w	r3, r1, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	401a      	ands	r2, r3
 80033ec:	6a39      	ldr	r1, [r7, #32]
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	fa01 f303 	lsl.w	r3, r1, r3
 80033f4:	431a      	orrs	r2, r3
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	f000 80b1 	beq.w	800356a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003408:	4b4d      	ldr	r3, [pc, #308]	@ (8003540 <HAL_GPIO_Init+0x2b8>)
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	4a4c      	ldr	r2, [pc, #304]	@ (8003540 <HAL_GPIO_Init+0x2b8>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6193      	str	r3, [r2, #24]
 8003414:	4b4a      	ldr	r3, [pc, #296]	@ (8003540 <HAL_GPIO_Init+0x2b8>)
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003420:	4a48      	ldr	r2, [pc, #288]	@ (8003544 <HAL_GPIO_Init+0x2bc>)
 8003422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003424:	089b      	lsrs	r3, r3, #2
 8003426:	3302      	adds	r3, #2
 8003428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003430:	f003 0303 	and.w	r3, r3, #3
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	220f      	movs	r2, #15
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4013      	ands	r3, r2
 8003442:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a40      	ldr	r2, [pc, #256]	@ (8003548 <HAL_GPIO_Init+0x2c0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d013      	beq.n	8003474 <HAL_GPIO_Init+0x1ec>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a3f      	ldr	r2, [pc, #252]	@ (800354c <HAL_GPIO_Init+0x2c4>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d00d      	beq.n	8003470 <HAL_GPIO_Init+0x1e8>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a3e      	ldr	r2, [pc, #248]	@ (8003550 <HAL_GPIO_Init+0x2c8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d007      	beq.n	800346c <HAL_GPIO_Init+0x1e4>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a3d      	ldr	r2, [pc, #244]	@ (8003554 <HAL_GPIO_Init+0x2cc>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d101      	bne.n	8003468 <HAL_GPIO_Init+0x1e0>
 8003464:	2303      	movs	r3, #3
 8003466:	e006      	b.n	8003476 <HAL_GPIO_Init+0x1ee>
 8003468:	2304      	movs	r3, #4
 800346a:	e004      	b.n	8003476 <HAL_GPIO_Init+0x1ee>
 800346c:	2302      	movs	r3, #2
 800346e:	e002      	b.n	8003476 <HAL_GPIO_Init+0x1ee>
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <HAL_GPIO_Init+0x1ee>
 8003474:	2300      	movs	r3, #0
 8003476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003478:	f002 0203 	and.w	r2, r2, #3
 800347c:	0092      	lsls	r2, r2, #2
 800347e:	4093      	lsls	r3, r2
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	4313      	orrs	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003486:	492f      	ldr	r1, [pc, #188]	@ (8003544 <HAL_GPIO_Init+0x2bc>)
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	3302      	adds	r3, #2
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d006      	beq.n	80034ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	492c      	ldr	r1, [pc, #176]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	608b      	str	r3, [r1, #8]
 80034ac:	e006      	b.n	80034bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034b0:	689a      	ldr	r2, [r3, #8]
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	4928      	ldr	r1, [pc, #160]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034c8:	4b23      	ldr	r3, [pc, #140]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	4922      	ldr	r1, [pc, #136]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60cb      	str	r3, [r1, #12]
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034d6:	4b20      	ldr	r3, [pc, #128]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	43db      	mvns	r3, r3
 80034de:	491e      	ldr	r1, [pc, #120]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d006      	beq.n	80034fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034f0:	4b19      	ldr	r3, [pc, #100]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	4918      	ldr	r1, [pc, #96]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
 80034fc:	e006      	b.n	800350c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034fe:	4b16      	ldr	r3, [pc, #88]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	43db      	mvns	r3, r3
 8003506:	4914      	ldr	r1, [pc, #80]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 8003508:	4013      	ands	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d021      	beq.n	800355c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003518:	4b0f      	ldr	r3, [pc, #60]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	490e      	ldr	r1, [pc, #56]	@ (8003558 <HAL_GPIO_Init+0x2d0>)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	4313      	orrs	r3, r2
 8003522:	600b      	str	r3, [r1, #0]
 8003524:	e021      	b.n	800356a <HAL_GPIO_Init+0x2e2>
 8003526:	bf00      	nop
 8003528:	10320000 	.word	0x10320000
 800352c:	10310000 	.word	0x10310000
 8003530:	10220000 	.word	0x10220000
 8003534:	10210000 	.word	0x10210000
 8003538:	10120000 	.word	0x10120000
 800353c:	10110000 	.word	0x10110000
 8003540:	40021000 	.word	0x40021000
 8003544:	40010000 	.word	0x40010000
 8003548:	40010800 	.word	0x40010800
 800354c:	40010c00 	.word	0x40010c00
 8003550:	40011000 	.word	0x40011000
 8003554:	40011400 	.word	0x40011400
 8003558:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800355c:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_GPIO_Init+0x304>)
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	43db      	mvns	r3, r3
 8003564:	4909      	ldr	r1, [pc, #36]	@ (800358c <HAL_GPIO_Init+0x304>)
 8003566:	4013      	ands	r3, r2
 8003568:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	3301      	adds	r3, #1
 800356e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003576:	fa22 f303 	lsr.w	r3, r2, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	f47f ae8e 	bne.w	800329c <HAL_GPIO_Init+0x14>
  }
}
 8003580:	bf00      	nop
 8003582:	bf00      	nop
 8003584:	372c      	adds	r7, #44	@ 0x2c
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr
 800358c:	40010400 	.word	0x40010400

08003590 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	460b      	mov	r3, r1
 800359a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	887b      	ldrh	r3, [r7, #2]
 80035a2:	4013      	ands	r3, r2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d002      	beq.n	80035ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035a8:	2301      	movs	r3, #1
 80035aa:	73fb      	strb	r3, [r7, #15]
 80035ac:	e001      	b.n	80035b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ae:	2300      	movs	r3, #0
 80035b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	460b      	mov	r3, r1
 80035c8:	807b      	strh	r3, [r7, #2]
 80035ca:	4613      	mov	r3, r2
 80035cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035ce:	787b      	ldrb	r3, [r7, #1]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035d4:	887a      	ldrh	r2, [r7, #2]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035da:	e003      	b.n	80035e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035dc:	887b      	ldrh	r3, [r7, #2]
 80035de:	041a      	lsls	r2, r3, #16
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	611a      	str	r2, [r3, #16]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bc80      	pop	{r7}
 80035ec:	4770      	bx	lr
	...

080035f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e12b      	b.n	800385a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7fe fa10 	bl	8001a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2224      	movs	r2, #36	@ 0x24
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0201 	bic.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003642:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003652:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003654:	f001 fbca 	bl	8004dec <HAL_RCC_GetPCLK1Freq>
 8003658:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	4a81      	ldr	r2, [pc, #516]	@ (8003864 <HAL_I2C_Init+0x274>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d807      	bhi.n	8003674 <HAL_I2C_Init+0x84>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4a80      	ldr	r2, [pc, #512]	@ (8003868 <HAL_I2C_Init+0x278>)
 8003668:	4293      	cmp	r3, r2
 800366a:	bf94      	ite	ls
 800366c:	2301      	movls	r3, #1
 800366e:	2300      	movhi	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	e006      	b.n	8003682 <HAL_I2C_Init+0x92>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4a7d      	ldr	r2, [pc, #500]	@ (800386c <HAL_I2C_Init+0x27c>)
 8003678:	4293      	cmp	r3, r2
 800367a:	bf94      	ite	ls
 800367c:	2301      	movls	r3, #1
 800367e:	2300      	movhi	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e0e7      	b.n	800385a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	4a78      	ldr	r2, [pc, #480]	@ (8003870 <HAL_I2C_Init+0x280>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0c9b      	lsrs	r3, r3, #18
 8003694:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a6a      	ldr	r2, [pc, #424]	@ (8003864 <HAL_I2C_Init+0x274>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d802      	bhi.n	80036c4 <HAL_I2C_Init+0xd4>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3301      	adds	r3, #1
 80036c2:	e009      	b.n	80036d8 <HAL_I2C_Init+0xe8>
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	4a69      	ldr	r2, [pc, #420]	@ (8003874 <HAL_I2C_Init+0x284>)
 80036d0:	fba2 2303 	umull	r2, r3, r2, r3
 80036d4:	099b      	lsrs	r3, r3, #6
 80036d6:	3301      	adds	r3, #1
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	430b      	orrs	r3, r1
 80036de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	495c      	ldr	r1, [pc, #368]	@ (8003864 <HAL_I2C_Init+0x274>)
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d819      	bhi.n	800372c <HAL_I2C_Init+0x13c>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	1e59      	subs	r1, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	fbb1 f3f3 	udiv	r3, r1, r3
 8003706:	1c59      	adds	r1, r3, #1
 8003708:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800370c:	400b      	ands	r3, r1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <HAL_I2C_Init+0x138>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	1e59      	subs	r1, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003720:	3301      	adds	r3, #1
 8003722:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003726:	e051      	b.n	80037cc <HAL_I2C_Init+0x1dc>
 8003728:	2304      	movs	r3, #4
 800372a:	e04f      	b.n	80037cc <HAL_I2C_Init+0x1dc>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d111      	bne.n	8003758 <HAL_I2C_Init+0x168>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1e58      	subs	r0, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6859      	ldr	r1, [r3, #4]
 800373c:	460b      	mov	r3, r1
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	440b      	add	r3, r1
 8003742:	fbb0 f3f3 	udiv	r3, r0, r3
 8003746:	3301      	adds	r3, #1
 8003748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374c:	2b00      	cmp	r3, #0
 800374e:	bf0c      	ite	eq
 8003750:	2301      	moveq	r3, #1
 8003752:	2300      	movne	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e012      	b.n	800377e <HAL_I2C_Init+0x18e>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	1e58      	subs	r0, r3, #1
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6859      	ldr	r1, [r3, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	0099      	lsls	r1, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	fbb0 f3f3 	udiv	r3, r0, r3
 800376e:	3301      	adds	r3, #1
 8003770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003774:	2b00      	cmp	r3, #0
 8003776:	bf0c      	ite	eq
 8003778:	2301      	moveq	r3, #1
 800377a:	2300      	movne	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <HAL_I2C_Init+0x196>
 8003782:	2301      	movs	r3, #1
 8003784:	e022      	b.n	80037cc <HAL_I2C_Init+0x1dc>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10e      	bne.n	80037ac <HAL_I2C_Init+0x1bc>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1e58      	subs	r0, r3, #1
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6859      	ldr	r1, [r3, #4]
 8003796:	460b      	mov	r3, r1
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	440b      	add	r3, r1
 800379c:	fbb0 f3f3 	udiv	r3, r0, r3
 80037a0:	3301      	adds	r3, #1
 80037a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037aa:	e00f      	b.n	80037cc <HAL_I2C_Init+0x1dc>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1e58      	subs	r0, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6859      	ldr	r1, [r3, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	0099      	lsls	r1, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	fbb0 f3f3 	udiv	r3, r0, r3
 80037c2:	3301      	adds	r3, #1
 80037c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	6809      	ldr	r1, [r1, #0]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	69da      	ldr	r2, [r3, #28]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6911      	ldr	r1, [r2, #16]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	68d2      	ldr	r2, [r2, #12]
 8003806:	4311      	orrs	r1, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6812      	ldr	r2, [r2, #0]
 800380c:	430b      	orrs	r3, r1
 800380e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695a      	ldr	r2, [r3, #20]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 0201 	orr.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	000186a0 	.word	0x000186a0
 8003868:	001e847f 	.word	0x001e847f
 800386c:	003d08ff 	.word	0x003d08ff
 8003870:	431bde83 	.word	0x431bde83
 8003874:	10624dd3 	.word	0x10624dd3

08003878 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af02      	add	r7, sp, #8
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	607a      	str	r2, [r7, #4]
 8003882:	461a      	mov	r2, r3
 8003884:	460b      	mov	r3, r1
 8003886:	817b      	strh	r3, [r7, #10]
 8003888:	4613      	mov	r3, r2
 800388a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800388c:	f7fe fd58 	bl	8002340 <HAL_GetTick>
 8003890:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b20      	cmp	r3, #32
 800389c:	f040 80e0 	bne.w	8003a60 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	2319      	movs	r3, #25
 80038a6:	2201      	movs	r2, #1
 80038a8:	4970      	ldr	r1, [pc, #448]	@ (8003a6c <HAL_I2C_Master_Transmit+0x1f4>)
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 fc9e 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038b6:	2302      	movs	r3, #2
 80038b8:	e0d3      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d101      	bne.n	80038c8 <HAL_I2C_Master_Transmit+0x50>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e0cc      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d007      	beq.n	80038ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0201 	orr.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2221      	movs	r2, #33	@ 0x21
 8003902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2210      	movs	r2, #16
 800390a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	893a      	ldrh	r2, [r7, #8]
 800391e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4a50      	ldr	r2, [pc, #320]	@ (8003a70 <HAL_I2C_Master_Transmit+0x1f8>)
 800392e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003930:	8979      	ldrh	r1, [r7, #10]
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	6a3a      	ldr	r2, [r7, #32]
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fb08 	bl	8003f4c <I2C_MasterRequestWrite>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e08d      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	613b      	str	r3, [r7, #16]
 800395a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800395c:	e066      	b.n	8003a2c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	6a39      	ldr	r1, [r7, #32]
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 fd5c 	bl	8004420 <I2C_WaitOnTXEFlagUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00d      	beq.n	800398a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	2b04      	cmp	r3, #4
 8003974:	d107      	bne.n	8003986 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003984:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e06b      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	781a      	ldrb	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d11b      	bne.n	8003a00 <HAL_I2C_Master_Transmit+0x188>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d017      	beq.n	8003a00 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	6a39      	ldr	r1, [r7, #32]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 fd53 	bl	80044b0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00d      	beq.n	8003a2c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d107      	bne.n	8003a28 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a26:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e01a      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d194      	bne.n	800395e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	e000      	b.n	8003a62 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a60:	2302      	movs	r3, #2
  }
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3718      	adds	r7, #24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	00100002 	.word	0x00100002
 8003a70:	ffff0000 	.word	0xffff0000

08003a74 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08c      	sub	sp, #48	@ 0x30
 8003a78:	af02      	add	r7, sp, #8
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	607a      	str	r2, [r7, #4]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	460b      	mov	r3, r1
 8003a82:	817b      	strh	r3, [r7, #10]
 8003a84:	4613      	mov	r3, r2
 8003a86:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a8c:	f7fe fc58 	bl	8002340 <HAL_GetTick>
 8003a90:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	f040 824b 	bne.w	8003f36 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2319      	movs	r3, #25
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	497f      	ldr	r1, [pc, #508]	@ (8003ca8 <HAL_I2C_Master_Receive+0x234>)
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fb9e 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e23e      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d101      	bne.n	8003ac8 <HAL_I2C_Master_Receive+0x54>
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	e237      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d007      	beq.n	8003aee <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003afc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2222      	movs	r2, #34	@ 0x22
 8003b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2210      	movs	r2, #16
 8003b0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	893a      	ldrh	r2, [r7, #8]
 8003b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4a5f      	ldr	r2, [pc, #380]	@ (8003cac <HAL_I2C_Master_Receive+0x238>)
 8003b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b30:	8979      	ldrh	r1, [r7, #10]
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 fa8a 	bl	8004050 <I2C_MasterRequestRead>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e1f8      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d113      	bne.n	8003b76 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	61fb      	str	r3, [r7, #28]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	61fb      	str	r3, [r7, #28]
 8003b62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	e1cc      	b.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d11e      	bne.n	8003bbc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b8c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b8e:	b672      	cpsid	i
}
 8003b90:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b92:	2300      	movs	r3, #0
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bb6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bb8:	b662      	cpsie	i
}
 8003bba:	e035      	b.n	8003c28 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d11e      	bne.n	8003c02 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd4:	b672      	cpsid	i
}
 8003bd6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bfc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bfe:	b662      	cpsie	i
}
 8003c00:	e012      	b.n	8003c28 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c12:	2300      	movs	r3, #0
 8003c14:	613b      	str	r3, [r7, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	613b      	str	r3, [r7, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	613b      	str	r3, [r7, #16]
 8003c26:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003c28:	e172      	b.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	f200 811f 	bhi.w	8003e72 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d123      	bne.n	8003c84 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 fc7d 	bl	8004540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e173      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5a:	b2d2      	uxtb	r2, r2
 8003c5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c82:	e145      	b.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d152      	bne.n	8003d32 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	2200      	movs	r2, #0
 8003c94:	4906      	ldr	r1, [pc, #24]	@ (8003cb0 <HAL_I2C_Master_Receive+0x23c>)
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 faa8 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d008      	beq.n	8003cb4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e148      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
 8003ca6:	bf00      	nop
 8003ca8:	00100002 	.word	0x00100002
 8003cac:	ffff0000 	.word	0xffff0000
 8003cb0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb4:	b672      	cpsid	i
}
 8003cb6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	691a      	ldr	r2, [r3, #16]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cfa:	b662      	cpsie	i
}
 8003cfc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d08:	b2d2      	uxtb	r2, r2
 8003d0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d30:	e0ee      	b.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	2200      	movs	r2, #0
 8003d3a:	4981      	ldr	r1, [pc, #516]	@ (8003f40 <HAL_I2C_Master_Receive+0x4cc>)
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 fa55 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e0f5      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d5a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d5c:	b672      	cpsid	i
}
 8003d5e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d92:	4b6c      	ldr	r3, [pc, #432]	@ (8003f44 <HAL_I2C_Master_Receive+0x4d0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	08db      	lsrs	r3, r3, #3
 8003d98:	4a6b      	ldr	r2, [pc, #428]	@ (8003f48 <HAL_I2C_Master_Receive+0x4d4>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	0a1a      	lsrs	r2, r3, #8
 8003da0:	4613      	mov	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4413      	add	r3, r2
 8003da6:	00da      	lsls	r2, r3, #3
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d118      	bne.n	8003dea <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd2:	f043 0220 	orr.w	r2, r3, #32
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003dda:	b662      	cpsie	i
}
 8003ddc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0a6      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d1d9      	bne.n	8003dac <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691a      	ldr	r2, [r3, #16]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	1c5a      	adds	r2, r3, #1
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e3a:	b662      	cpsie	i
}
 8003e3c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e70:	e04e      	b.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 fb62 	bl	8004540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e058      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	b2d2      	uxtb	r2, r2
 8003e92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d124      	bne.n	8003f10 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eca:	2b03      	cmp	r3, #3
 8003ecc:	d107      	bne.n	8003ede <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003edc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f47f ae88 	bne.w	8003c2a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
  }
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3728      	adds	r7, #40	@ 0x28
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	00010004 	.word	0x00010004
 8003f44:	20000000 	.word	0x20000000
 8003f48:	14f8b589 	.word	0x14f8b589

08003f4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af02      	add	r7, sp, #8
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	607a      	str	r2, [r7, #4]
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d006      	beq.n	8003f76 <I2C_MasterRequestWrite+0x2a>
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d003      	beq.n	8003f76 <I2C_MasterRequestWrite+0x2a>
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f74:	d108      	bne.n	8003f88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	e00b      	b.n	8003fa0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8c:	2b12      	cmp	r3, #18
 8003f8e:	d107      	bne.n	8003fa0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 f91d 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00d      	beq.n	8003fd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fc6:	d103      	bne.n	8003fd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e035      	b.n	8004040 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fdc:	d108      	bne.n	8003ff0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fde:	897b      	ldrh	r3, [r7, #10]
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fec:	611a      	str	r2, [r3, #16]
 8003fee:	e01b      	b.n	8004028 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ff0:	897b      	ldrh	r3, [r7, #10]
 8003ff2:	11db      	asrs	r3, r3, #7
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	f003 0306 	and.w	r3, r3, #6
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f063 030f 	orn	r3, r3, #15
 8004000:	b2da      	uxtb	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	490e      	ldr	r1, [pc, #56]	@ (8004048 <I2C_MasterRequestWrite+0xfc>)
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f966 	bl	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e010      	b.n	8004040 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800401e:	897b      	ldrh	r3, [r7, #10]
 8004020:	b2da      	uxtb	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	4907      	ldr	r1, [pc, #28]	@ (800404c <I2C_MasterRequestWrite+0x100>)
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f956 	bl	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d001      	beq.n	800403e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	00010008 	.word	0x00010008
 800404c:	00010002 	.word	0x00010002

08004050 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af02      	add	r7, sp, #8
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	603b      	str	r3, [r7, #0]
 800405c:	460b      	mov	r3, r1
 800405e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004074:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2b08      	cmp	r3, #8
 800407a:	d006      	beq.n	800408a <I2C_MasterRequestRead+0x3a>
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d003      	beq.n	800408a <I2C_MasterRequestRead+0x3a>
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004088:	d108      	bne.n	800409c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	e00b      	b.n	80040b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a0:	2b11      	cmp	r3, #17
 80040a2:	d107      	bne.n	80040b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f893 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00d      	beq.n	80040e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040da:	d103      	bne.n	80040e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e079      	b.n	80041dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040f0:	d108      	bne.n	8004104 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040f2:	897b      	ldrh	r3, [r7, #10]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	611a      	str	r2, [r3, #16]
 8004102:	e05f      	b.n	80041c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004104:	897b      	ldrh	r3, [r7, #10]
 8004106:	11db      	asrs	r3, r3, #7
 8004108:	b2db      	uxtb	r3, r3
 800410a:	f003 0306 	and.w	r3, r3, #6
 800410e:	b2db      	uxtb	r3, r3
 8004110:	f063 030f 	orn	r3, r3, #15
 8004114:	b2da      	uxtb	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	4930      	ldr	r1, [pc, #192]	@ (80041e4 <I2C_MasterRequestRead+0x194>)
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f8dc 	bl	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e054      	b.n	80041dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004132:	897b      	ldrh	r3, [r7, #10]
 8004134:	b2da      	uxtb	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	4929      	ldr	r1, [pc, #164]	@ (80041e8 <I2C_MasterRequestRead+0x198>)
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 f8cc 	bl	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e044      	b.n	80041dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004152:	2300      	movs	r3, #0
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	613b      	str	r3, [r7, #16]
 8004166:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004176:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f831 	bl	80041ec <I2C_WaitOnFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00d      	beq.n	80041ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800419a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800419e:	d103      	bne.n	80041a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041a6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e017      	b.n	80041dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80041ac:	897b      	ldrh	r3, [r7, #10]
 80041ae:	11db      	asrs	r3, r3, #7
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	f003 0306 	and.w	r3, r3, #6
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	f063 030e 	orn	r3, r3, #14
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	4907      	ldr	r1, [pc, #28]	@ (80041e8 <I2C_MasterRequestRead+0x198>)
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 f888 	bl	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	00010008 	.word	0x00010008
 80041e8:	00010002 	.word	0x00010002

080041ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	603b      	str	r3, [r7, #0]
 80041f8:	4613      	mov	r3, r2
 80041fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041fc:	e048      	b.n	8004290 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004204:	d044      	beq.n	8004290 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004206:	f7fe f89b 	bl	8002340 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	429a      	cmp	r2, r3
 8004214:	d302      	bcc.n	800421c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d139      	bne.n	8004290 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	0c1b      	lsrs	r3, r3, #16
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b01      	cmp	r3, #1
 8004224:	d10d      	bne.n	8004242 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	43da      	mvns	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4013      	ands	r3, r2
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	e00c      	b.n	800425c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	43da      	mvns	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4013      	ands	r3, r2
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	bf0c      	ite	eq
 8004254:	2301      	moveq	r3, #1
 8004256:	2300      	movne	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	461a      	mov	r2, r3
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	429a      	cmp	r2, r3
 8004260:	d116      	bne.n	8004290 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	f043 0220 	orr.w	r2, r3, #32
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e023      	b.n	80042d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	0c1b      	lsrs	r3, r3, #16
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d10d      	bne.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	43da      	mvns	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4013      	ands	r3, r2
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
 80042b4:	e00c      	b.n	80042d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	43da      	mvns	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	4013      	ands	r3, r2
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bf0c      	ite	eq
 80042c8:	2301      	moveq	r3, #1
 80042ca:	2300      	movne	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	79fb      	ldrb	r3, [r7, #7]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d093      	beq.n	80041fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
 80042ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042ee:	e071      	b.n	80043d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042fe:	d123      	bne.n	8004348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800430e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004318:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2220      	movs	r2, #32
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004334:	f043 0204 	orr.w	r2, r3, #4
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e067      	b.n	8004418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434e:	d041      	beq.n	80043d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004350:	f7fd fff6 	bl	8002340 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	429a      	cmp	r2, r3
 800435e:	d302      	bcc.n	8004366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d136      	bne.n	80043d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	0c1b      	lsrs	r3, r3, #16
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b01      	cmp	r3, #1
 800436e:	d10c      	bne.n	800438a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	43da      	mvns	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4013      	ands	r3, r2
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	bf14      	ite	ne
 8004382:	2301      	movne	r3, #1
 8004384:	2300      	moveq	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	e00b      	b.n	80043a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	43da      	mvns	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4013      	ands	r3, r2
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	bf14      	ite	ne
 800439c:	2301      	movne	r3, #1
 800439e:	2300      	moveq	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d016      	beq.n	80043d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	f043 0220 	orr.w	r2, r3, #32
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e021      	b.n	8004418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	0c1b      	lsrs	r3, r3, #16
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d10c      	bne.n	80043f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	43da      	mvns	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	4013      	ands	r3, r2
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	bf14      	ite	ne
 80043f0:	2301      	movne	r3, #1
 80043f2:	2300      	moveq	r3, #0
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	e00b      	b.n	8004410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	43da      	mvns	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	4013      	ands	r3, r2
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	bf14      	ite	ne
 800440a:	2301      	movne	r3, #1
 800440c:	2300      	moveq	r3, #0
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	f47f af6d 	bne.w	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800442c:	e034      	b.n	8004498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 f8e3 	bl	80045fa <I2C_IsAcknowledgeFailed>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e034      	b.n	80044a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d028      	beq.n	8004498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004446:	f7fd ff7b 	bl	8002340 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	68ba      	ldr	r2, [r7, #8]
 8004452:	429a      	cmp	r2, r3
 8004454:	d302      	bcc.n	800445c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d11d      	bne.n	8004498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004466:	2b80      	cmp	r3, #128	@ 0x80
 8004468:	d016      	beq.n	8004498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	f043 0220 	orr.w	r2, r3, #32
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e007      	b.n	80044a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044a2:	2b80      	cmp	r3, #128	@ 0x80
 80044a4:	d1c3      	bne.n	800442e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044bc:	e034      	b.n	8004528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 f89b 	bl	80045fa <I2C_IsAcknowledgeFailed>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e034      	b.n	8004538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d028      	beq.n	8004528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044d6:	f7fd ff33 	bl	8002340 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d302      	bcc.n	80044ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d11d      	bne.n	8004528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d016      	beq.n	8004528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004514:	f043 0220 	orr.w	r2, r3, #32
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e007      	b.n	8004538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f003 0304 	and.w	r3, r3, #4
 8004532:	2b04      	cmp	r3, #4
 8004534:	d1c3      	bne.n	80044be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800454c:	e049      	b.n	80045e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b10      	cmp	r3, #16
 800455a:	d119      	bne.n	8004590 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0210 	mvn.w	r2, #16
 8004564:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2220      	movs	r2, #32
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e030      	b.n	80045f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004590:	f7fd fed6 	bl	8002340 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	68ba      	ldr	r2, [r7, #8]
 800459c:	429a      	cmp	r2, r3
 800459e:	d302      	bcc.n	80045a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d11d      	bne.n	80045e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	695b      	ldr	r3, [r3, #20]
 80045ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b0:	2b40      	cmp	r3, #64	@ 0x40
 80045b2:	d016      	beq.n	80045e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	f043 0220 	orr.w	r2, r3, #32
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e007      	b.n	80045f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ec:	2b40      	cmp	r3, #64	@ 0x40
 80045ee:	d1ae      	bne.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800460c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004610:	d11b      	bne.n	800464a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800461a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2220      	movs	r2, #32
 8004626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f043 0204 	orr.w	r2, r3, #4
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr
	...

08004658 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e272      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 8087 	beq.w	8004786 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004678:	4b92      	ldr	r3, [pc, #584]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b04      	cmp	r3, #4
 8004682:	d00c      	beq.n	800469e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004684:	4b8f      	ldr	r3, [pc, #572]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f003 030c 	and.w	r3, r3, #12
 800468c:	2b08      	cmp	r3, #8
 800468e:	d112      	bne.n	80046b6 <HAL_RCC_OscConfig+0x5e>
 8004690:	4b8c      	ldr	r3, [pc, #560]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800469c:	d10b      	bne.n	80046b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800469e:	4b89      	ldr	r3, [pc, #548]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d06c      	beq.n	8004784 <HAL_RCC_OscConfig+0x12c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d168      	bne.n	8004784 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e24c      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046be:	d106      	bne.n	80046ce <HAL_RCC_OscConfig+0x76>
 80046c0:	4b80      	ldr	r3, [pc, #512]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a7f      	ldr	r2, [pc, #508]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	e02e      	b.n	800472c <HAL_RCC_OscConfig+0xd4>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10c      	bne.n	80046f0 <HAL_RCC_OscConfig+0x98>
 80046d6:	4b7b      	ldr	r3, [pc, #492]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a7a      	ldr	r2, [pc, #488]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	4b78      	ldr	r3, [pc, #480]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a77      	ldr	r2, [pc, #476]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	e01d      	b.n	800472c <HAL_RCC_OscConfig+0xd4>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046f8:	d10c      	bne.n	8004714 <HAL_RCC_OscConfig+0xbc>
 80046fa:	4b72      	ldr	r3, [pc, #456]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a71      	ldr	r2, [pc, #452]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004700:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004704:	6013      	str	r3, [r2, #0]
 8004706:	4b6f      	ldr	r3, [pc, #444]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a6e      	ldr	r2, [pc, #440]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 800470c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	e00b      	b.n	800472c <HAL_RCC_OscConfig+0xd4>
 8004714:	4b6b      	ldr	r3, [pc, #428]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a6a      	ldr	r2, [pc, #424]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 800471a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800471e:	6013      	str	r3, [r2, #0]
 8004720:	4b68      	ldr	r3, [pc, #416]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a67      	ldr	r2, [pc, #412]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004726:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800472a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d013      	beq.n	800475c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004734:	f7fd fe04 	bl	8002340 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800473c:	f7fd fe00 	bl	8002340 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b64      	cmp	r3, #100	@ 0x64
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e200      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800474e:	4b5d      	ldr	r3, [pc, #372]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCC_OscConfig+0xe4>
 800475a:	e014      	b.n	8004786 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800475c:	f7fd fdf0 	bl	8002340 <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004764:	f7fd fdec 	bl	8002340 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b64      	cmp	r3, #100	@ 0x64
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e1ec      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004776:	4b53      	ldr	r3, [pc, #332]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1f0      	bne.n	8004764 <HAL_RCC_OscConfig+0x10c>
 8004782:	e000      	b.n	8004786 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d063      	beq.n	800485a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004792:	4b4c      	ldr	r3, [pc, #304]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f003 030c 	and.w	r3, r3, #12
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00b      	beq.n	80047b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800479e:	4b49      	ldr	r3, [pc, #292]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f003 030c 	and.w	r3, r3, #12
 80047a6:	2b08      	cmp	r3, #8
 80047a8:	d11c      	bne.n	80047e4 <HAL_RCC_OscConfig+0x18c>
 80047aa:	4b46      	ldr	r3, [pc, #280]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d116      	bne.n	80047e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047b6:	4b43      	ldr	r3, [pc, #268]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d005      	beq.n	80047ce <HAL_RCC_OscConfig+0x176>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d001      	beq.n	80047ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e1c0      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ce:	4b3d      	ldr	r3, [pc, #244]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	4939      	ldr	r1, [pc, #228]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047e2:	e03a      	b.n	800485a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d020      	beq.n	800482e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047ec:	4b36      	ldr	r3, [pc, #216]	@ (80048c8 <HAL_RCC_OscConfig+0x270>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f2:	f7fd fda5 	bl	8002340 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047f8:	e008      	b.n	800480c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047fa:	f7fd fda1 	bl	8002340 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b02      	cmp	r3, #2
 8004806:	d901      	bls.n	800480c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e1a1      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800480c:	4b2d      	ldr	r3, [pc, #180]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0f0      	beq.n	80047fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004818:	4b2a      	ldr	r3, [pc, #168]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	4927      	ldr	r1, [pc, #156]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
 800482c:	e015      	b.n	800485a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800482e:	4b26      	ldr	r3, [pc, #152]	@ (80048c8 <HAL_RCC_OscConfig+0x270>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004834:	f7fd fd84 	bl	8002340 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483c:	f7fd fd80 	bl	8002340 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e180      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800484e:	4b1d      	ldr	r3, [pc, #116]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d03a      	beq.n	80048dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d019      	beq.n	80048a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800486e:	4b17      	ldr	r3, [pc, #92]	@ (80048cc <HAL_RCC_OscConfig+0x274>)
 8004870:	2201      	movs	r2, #1
 8004872:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004874:	f7fd fd64 	bl	8002340 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800487c:	f7fd fd60 	bl	8002340 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e160      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800488e:	4b0d      	ldr	r3, [pc, #52]	@ (80048c4 <HAL_RCC_OscConfig+0x26c>)
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0f0      	beq.n	800487c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800489a:	2001      	movs	r0, #1
 800489c:	f000 face 	bl	8004e3c <RCC_Delay>
 80048a0:	e01c      	b.n	80048dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048a2:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <HAL_RCC_OscConfig+0x274>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a8:	f7fd fd4a 	bl	8002340 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048ae:	e00f      	b.n	80048d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048b0:	f7fd fd46 	bl	8002340 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d908      	bls.n	80048d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e146      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	42420000 	.word	0x42420000
 80048cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d0:	4b92      	ldr	r3, [pc, #584]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1e9      	bne.n	80048b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80a6 	beq.w	8004a36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ea:	2300      	movs	r3, #0
 80048ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ee:	4b8b      	ldr	r3, [pc, #556]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10d      	bne.n	8004916 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048fa:	4b88      	ldr	r3, [pc, #544]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	4a87      	ldr	r2, [pc, #540]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004904:	61d3      	str	r3, [r2, #28]
 8004906:	4b85      	ldr	r3, [pc, #532]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004912:	2301      	movs	r3, #1
 8004914:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004916:	4b82      	ldr	r3, [pc, #520]	@ (8004b20 <HAL_RCC_OscConfig+0x4c8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800491e:	2b00      	cmp	r3, #0
 8004920:	d118      	bne.n	8004954 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004922:	4b7f      	ldr	r3, [pc, #508]	@ (8004b20 <HAL_RCC_OscConfig+0x4c8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a7e      	ldr	r2, [pc, #504]	@ (8004b20 <HAL_RCC_OscConfig+0x4c8>)
 8004928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800492c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800492e:	f7fd fd07 	bl	8002340 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004934:	e008      	b.n	8004948 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004936:	f7fd fd03 	bl	8002340 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b64      	cmp	r3, #100	@ 0x64
 8004942:	d901      	bls.n	8004948 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e103      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004948:	4b75      	ldr	r3, [pc, #468]	@ (8004b20 <HAL_RCC_OscConfig+0x4c8>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0f0      	beq.n	8004936 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d106      	bne.n	800496a <HAL_RCC_OscConfig+0x312>
 800495c:	4b6f      	ldr	r3, [pc, #444]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	4a6e      	ldr	r2, [pc, #440]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004962:	f043 0301 	orr.w	r3, r3, #1
 8004966:	6213      	str	r3, [r2, #32]
 8004968:	e02d      	b.n	80049c6 <HAL_RCC_OscConfig+0x36e>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10c      	bne.n	800498c <HAL_RCC_OscConfig+0x334>
 8004972:	4b6a      	ldr	r3, [pc, #424]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	4a69      	ldr	r2, [pc, #420]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004978:	f023 0301 	bic.w	r3, r3, #1
 800497c:	6213      	str	r3, [r2, #32]
 800497e:	4b67      	ldr	r3, [pc, #412]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	4a66      	ldr	r2, [pc, #408]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004984:	f023 0304 	bic.w	r3, r3, #4
 8004988:	6213      	str	r3, [r2, #32]
 800498a:	e01c      	b.n	80049c6 <HAL_RCC_OscConfig+0x36e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	2b05      	cmp	r3, #5
 8004992:	d10c      	bne.n	80049ae <HAL_RCC_OscConfig+0x356>
 8004994:	4b61      	ldr	r3, [pc, #388]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	4a60      	ldr	r2, [pc, #384]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 800499a:	f043 0304 	orr.w	r3, r3, #4
 800499e:	6213      	str	r3, [r2, #32]
 80049a0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049a2:	6a1b      	ldr	r3, [r3, #32]
 80049a4:	4a5d      	ldr	r2, [pc, #372]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049a6:	f043 0301 	orr.w	r3, r3, #1
 80049aa:	6213      	str	r3, [r2, #32]
 80049ac:	e00b      	b.n	80049c6 <HAL_RCC_OscConfig+0x36e>
 80049ae:	4b5b      	ldr	r3, [pc, #364]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	4a5a      	ldr	r2, [pc, #360]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049b4:	f023 0301 	bic.w	r3, r3, #1
 80049b8:	6213      	str	r3, [r2, #32]
 80049ba:	4b58      	ldr	r3, [pc, #352]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	4a57      	ldr	r2, [pc, #348]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049c0:	f023 0304 	bic.w	r3, r3, #4
 80049c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d015      	beq.n	80049fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ce:	f7fd fcb7 	bl	8002340 <HAL_GetTick>
 80049d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d4:	e00a      	b.n	80049ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049d6:	f7fd fcb3 	bl	8002340 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e0b1      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ec:	4b4b      	ldr	r3, [pc, #300]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0ee      	beq.n	80049d6 <HAL_RCC_OscConfig+0x37e>
 80049f8:	e014      	b.n	8004a24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049fa:	f7fd fca1 	bl	8002340 <HAL_GetTick>
 80049fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a00:	e00a      	b.n	8004a18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a02:	f7fd fc9d 	bl	8002340 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e09b      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a18:	4b40      	ldr	r3, [pc, #256]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1ee      	bne.n	8004a02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a24:	7dfb      	ldrb	r3, [r7, #23]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d105      	bne.n	8004a36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a2a:	4b3c      	ldr	r3, [pc, #240]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	4a3b      	ldr	r2, [pc, #236]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8087 	beq.w	8004b4e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a40:	4b36      	ldr	r3, [pc, #216]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 030c 	and.w	r3, r3, #12
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d061      	beq.n	8004b10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d146      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a54:	4b33      	ldr	r3, [pc, #204]	@ (8004b24 <HAL_RCC_OscConfig+0x4cc>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a5a:	f7fd fc71 	bl	8002340 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a60:	e008      	b.n	8004a74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a62:	f7fd fc6d 	bl	8002340 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d901      	bls.n	8004a74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e06d      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a74:	4b29      	ldr	r3, [pc, #164]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1f0      	bne.n	8004a62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a88:	d108      	bne.n	8004a9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a8a:	4b24      	ldr	r3, [pc, #144]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	4921      	ldr	r1, [pc, #132]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a19      	ldr	r1, [r3, #32]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	430b      	orrs	r3, r1
 8004aae:	491b      	ldr	r1, [pc, #108]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b24 <HAL_RCC_OscConfig+0x4cc>)
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aba:	f7fd fc41 	bl	8002340 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac2:	f7fd fc3d 	bl	8002340 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e03d      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ad4:	4b11      	ldr	r3, [pc, #68]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f0      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x46a>
 8004ae0:	e035      	b.n	8004b4e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae2:	4b10      	ldr	r3, [pc, #64]	@ (8004b24 <HAL_RCC_OscConfig+0x4cc>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae8:	f7fd fc2a 	bl	8002340 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af0:	f7fd fc26 	bl	8002340 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e026      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b02:	4b06      	ldr	r3, [pc, #24]	@ (8004b1c <HAL_RCC_OscConfig+0x4c4>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1f0      	bne.n	8004af0 <HAL_RCC_OscConfig+0x498>
 8004b0e:	e01e      	b.n	8004b4e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d107      	bne.n	8004b28 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e019      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	40007000 	.word	0x40007000
 8004b24:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_RCC_OscConfig+0x500>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d106      	bne.n	8004b4a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d001      	beq.n	8004b4e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40021000 	.word	0x40021000

08004b5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0d0      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b70:	4b6a      	ldr	r3, [pc, #424]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d910      	bls.n	8004ba0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b67      	ldr	r3, [pc, #412]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 0207 	bic.w	r2, r3, #7
 8004b86:	4965      	ldr	r1, [pc, #404]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	4b63      	ldr	r3, [pc, #396]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0b8      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d020      	beq.n	8004bee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bb8:	4b59      	ldr	r3, [pc, #356]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4a58      	ldr	r2, [pc, #352]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004bc2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d005      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bd0:	4b53      	ldr	r3, [pc, #332]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	4a52      	ldr	r2, [pc, #328]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004bda:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bdc:	4b50      	ldr	r3, [pc, #320]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	494d      	ldr	r1, [pc, #308]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d040      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d107      	bne.n	8004c12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c02:	4b47      	ldr	r3, [pc, #284]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d115      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e07f      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d107      	bne.n	8004c2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1a:	4b41      	ldr	r3, [pc, #260]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e073      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e06b      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c3a:	4b39      	ldr	r3, [pc, #228]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f023 0203 	bic.w	r2, r3, #3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	4936      	ldr	r1, [pc, #216]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c4c:	f7fd fb78 	bl	8002340 <HAL_GetTick>
 8004c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c52:	e00a      	b.n	8004c6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c54:	f7fd fb74 	bl	8002340 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e053      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f003 020c 	and.w	r2, r3, #12
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d1eb      	bne.n	8004c54 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c7c:	4b27      	ldr	r3, [pc, #156]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0307 	and.w	r3, r3, #7
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d210      	bcs.n	8004cac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8a:	4b24      	ldr	r3, [pc, #144]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f023 0207 	bic.w	r2, r3, #7
 8004c92:	4922      	ldr	r1, [pc, #136]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9a:	4b20      	ldr	r3, [pc, #128]	@ (8004d1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e032      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cb8:	4b19      	ldr	r3, [pc, #100]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4916      	ldr	r1, [pc, #88]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d009      	beq.n	8004cea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cd6:	4b12      	ldr	r3, [pc, #72]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	490e      	ldr	r1, [pc, #56]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cea:	f000 f821 	bl	8004d30 <HAL_RCC_GetSysClockFreq>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	091b      	lsrs	r3, r3, #4
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	490a      	ldr	r1, [pc, #40]	@ (8004d24 <HAL_RCC_ClockConfig+0x1c8>)
 8004cfc:	5ccb      	ldrb	r3, [r1, r3]
 8004cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004d02:	4a09      	ldr	r2, [pc, #36]	@ (8004d28 <HAL_RCC_ClockConfig+0x1cc>)
 8004d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d06:	4b09      	ldr	r3, [pc, #36]	@ (8004d2c <HAL_RCC_ClockConfig+0x1d0>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7fd fad6 	bl	80022bc <HAL_InitTick>

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	40022000 	.word	0x40022000
 8004d20:	40021000 	.word	0x40021000
 8004d24:	0800ba84 	.word	0x0800ba84
 8004d28:	20000000 	.word	0x20000000
 8004d2c:	20000004 	.word	0x20000004

08004d30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	60bb      	str	r3, [r7, #8]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	2300      	movs	r3, #0
 8004d44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d002      	beq.n	8004d60 <HAL_RCC_GetSysClockFreq+0x30>
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCC_GetSysClockFreq+0x36>
 8004d5e:	e027      	b.n	8004db0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d60:	4b19      	ldr	r3, [pc, #100]	@ (8004dc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d62:	613b      	str	r3, [r7, #16]
      break;
 8004d64:	e027      	b.n	8004db6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	0c9b      	lsrs	r3, r3, #18
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	4a17      	ldr	r2, [pc, #92]	@ (8004dcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004d70:	5cd3      	ldrb	r3, [r2, r3]
 8004d72:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d010      	beq.n	8004da0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d7e:	4b11      	ldr	r3, [pc, #68]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	0c5b      	lsrs	r3, r3, #17
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	4a11      	ldr	r2, [pc, #68]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004d8a:	5cd3      	ldrb	r3, [r2, r3]
 8004d8c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d92:	fb03 f202 	mul.w	r2, r3, r2
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	e004      	b.n	8004daa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004da4:	fb02 f303 	mul.w	r3, r2, r3
 8004da8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	613b      	str	r3, [r7, #16]
      break;
 8004dae:	e002      	b.n	8004db6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004db0:	4b05      	ldr	r3, [pc, #20]	@ (8004dc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004db2:	613b      	str	r3, [r7, #16]
      break;
 8004db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004db6:	693b      	ldr	r3, [r7, #16]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	371c      	adds	r7, #28
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40021000 	.word	0x40021000
 8004dc8:	007a1200 	.word	0x007a1200
 8004dcc:	0800ba9c 	.word	0x0800ba9c
 8004dd0:	0800baac 	.word	0x0800baac
 8004dd4:	003d0900 	.word	0x003d0900

08004dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ddc:	4b02      	ldr	r3, [pc, #8]	@ (8004de8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004dde:	681b      	ldr	r3, [r3, #0]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr
 8004de8:	20000000 	.word	0x20000000

08004dec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004df0:	f7ff fff2 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004df4:	4602      	mov	r2, r0
 8004df6:	4b05      	ldr	r3, [pc, #20]	@ (8004e0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	0a1b      	lsrs	r3, r3, #8
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	4903      	ldr	r1, [pc, #12]	@ (8004e10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e02:	5ccb      	ldrb	r3, [r1, r3]
 8004e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	0800ba94 	.word	0x0800ba94

08004e14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e18:	f7ff ffde 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	4b05      	ldr	r3, [pc, #20]	@ (8004e34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	0adb      	lsrs	r3, r3, #11
 8004e24:	f003 0307 	and.w	r3, r3, #7
 8004e28:	4903      	ldr	r1, [pc, #12]	@ (8004e38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e2a:	5ccb      	ldrb	r3, [r1, r3]
 8004e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40021000 	.word	0x40021000
 8004e38:	0800ba94 	.word	0x0800ba94

08004e3c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e44:	4b0a      	ldr	r3, [pc, #40]	@ (8004e70 <RCC_Delay+0x34>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a0a      	ldr	r2, [pc, #40]	@ (8004e74 <RCC_Delay+0x38>)
 8004e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4e:	0a5b      	lsrs	r3, r3, #9
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e58:	bf00      	nop
  }
  while (Delay --);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	1e5a      	subs	r2, r3, #1
 8004e5e:	60fa      	str	r2, [r7, #12]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1f9      	bne.n	8004e58 <RCC_Delay+0x1c>
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bc80      	pop	{r7}
 8004e6e:	4770      	bx	lr
 8004e70:	20000000 	.word	0x20000000
 8004e74:	10624dd3 	.word	0x10624dd3

08004e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	613b      	str	r3, [r7, #16]
 8004e84:	2300      	movs	r3, #0
 8004e86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d07d      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e94:	2300      	movs	r3, #0
 8004e96:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e98:	4b4f      	ldr	r3, [pc, #316]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10d      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ea4:	4b4c      	ldr	r3, [pc, #304]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	4a4b      	ldr	r2, [pc, #300]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eae:	61d3      	str	r3, [r2, #28]
 8004eb0:	4b49      	ldr	r3, [pc, #292]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb8:	60bb      	str	r3, [r7, #8]
 8004eba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec0:	4b46      	ldr	r3, [pc, #280]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d118      	bne.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ecc:	4b43      	ldr	r3, [pc, #268]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a42      	ldr	r2, [pc, #264]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ed8:	f7fd fa32 	bl	8002340 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ede:	e008      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ee0:	f7fd fa2e 	bl	8002340 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b64      	cmp	r3, #100	@ 0x64
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e06d      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ef2:	4b3a      	ldr	r3, [pc, #232]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d0f0      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004efe:	4b36      	ldr	r3, [pc, #216]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f06:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d02e      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d027      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f1c:	4b2e      	ldr	r3, [pc, #184]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f24:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f26:	4b2e      	ldr	r3, [pc, #184]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f2c:	4b2c      	ldr	r3, [pc, #176]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f32:	4a29      	ldr	r2, [pc, #164]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d014      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f42:	f7fd f9fd 	bl	8002340 <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f48:	e00a      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f4a:	f7fd f9f9 	bl	8002340 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d901      	bls.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e036      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f60:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0ee      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	4917      	ldr	r1, [pc, #92]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f7e:	7dfb      	ldrb	r3, [r7, #23]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d105      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f84:	4b14      	ldr	r3, [pc, #80]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	4a13      	ldr	r2, [pc, #76]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	490b      	ldr	r1, [pc, #44]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0310 	and.w	r3, r3, #16
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fba:	4b07      	ldr	r3, [pc, #28]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	4904      	ldr	r1, [pc, #16]	@ (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	40007000 	.word	0x40007000
 8004fe0:	42420440 	.word	0x42420440

08004fe4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b088      	sub	sp, #32
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	617b      	str	r3, [r7, #20]
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	61fb      	str	r3, [r7, #28]
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b10      	cmp	r3, #16
 8005004:	d00a      	beq.n	800501c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b10      	cmp	r3, #16
 800500a:	f200 808a 	bhi.w	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d045      	beq.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b02      	cmp	r3, #2
 8005018:	d075      	beq.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800501a:	e082      	b.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800501c:	4b46      	ldr	r3, [pc, #280]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005022:	4b45      	ldr	r3, [pc, #276]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d07b      	beq.n	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	0c9b      	lsrs	r3, r3, #18
 8005032:	f003 030f 	and.w	r3, r3, #15
 8005036:	4a41      	ldr	r2, [pc, #260]	@ (800513c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005038:	5cd3      	ldrb	r3, [r2, r3]
 800503a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d015      	beq.n	8005072 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005046:	4b3c      	ldr	r3, [pc, #240]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	0c5b      	lsrs	r3, r3, #17
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	4a3b      	ldr	r2, [pc, #236]	@ (8005140 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005052:	5cd3      	ldrb	r3, [r2, r3]
 8005054:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00d      	beq.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005060:	4a38      	ldr	r2, [pc, #224]	@ (8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	fbb2 f2f3 	udiv	r2, r2, r3
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	61fb      	str	r3, [r7, #28]
 8005070:	e004      	b.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	4a34      	ldr	r2, [pc, #208]	@ (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005076:	fb02 f303 	mul.w	r3, r2, r3
 800507a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800507c:	4b2e      	ldr	r3, [pc, #184]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005084:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005088:	d102      	bne.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	61bb      	str	r3, [r7, #24]
      break;
 800508e:	e04a      	b.n	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	4a2d      	ldr	r2, [pc, #180]	@ (800514c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	085b      	lsrs	r3, r3, #1
 800509c:	61bb      	str	r3, [r7, #24]
      break;
 800509e:	e042      	b.n	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80050a0:	4b25      	ldr	r3, [pc, #148]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050b0:	d108      	bne.n	80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f003 0302 	and.w	r3, r3, #2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d003      	beq.n	80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80050bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	e01f      	b.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050ce:	d109      	bne.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80050d0:	4b19      	ldr	r3, [pc, #100]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80050dc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	e00f      	b.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ee:	d11c      	bne.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80050f0:	4b11      	ldr	r3, [pc, #68]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d016      	beq.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80050fc:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005100:	61bb      	str	r3, [r7, #24]
      break;
 8005102:	e012      	b.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005104:	e011      	b.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005106:	f7ff fe85 	bl	8004e14 <HAL_RCC_GetPCLK2Freq>
 800510a:	4602      	mov	r2, r0
 800510c:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	0b9b      	lsrs	r3, r3, #14
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	3301      	adds	r3, #1
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	fbb2 f3f3 	udiv	r3, r2, r3
 800511e:	61bb      	str	r3, [r7, #24]
      break;
 8005120:	e004      	b.n	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005122:	bf00      	nop
 8005124:	e002      	b.n	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005126:	bf00      	nop
 8005128:	e000      	b.n	800512c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800512a:	bf00      	nop
    }
  }
  return (frequency);
 800512c:	69bb      	ldr	r3, [r7, #24]
}
 800512e:	4618      	mov	r0, r3
 8005130:	3720      	adds	r7, #32
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40021000 	.word	0x40021000
 800513c:	0800bab0 	.word	0x0800bab0
 8005140:	0800bac0 	.word	0x0800bac0
 8005144:	007a1200 	.word	0x007a1200
 8005148:	003d0900 	.word	0x003d0900
 800514c:	aaaaaaab 	.word	0xaaaaaaab

08005150 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e041      	b.n	80051e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d106      	bne.n	800517c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fc ffa6 	bl	80020c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3304      	adds	r3, #4
 800518c:	4619      	mov	r1, r3
 800518e:	4610      	mov	r0, r2
 8005190:	f000 fc98 	bl	8005ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
	...

080051f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d001      	beq.n	8005208 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e032      	b.n	800526e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a18      	ldr	r2, [pc, #96]	@ (8005278 <HAL_TIM_Base_Start+0x88>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00e      	beq.n	8005238 <HAL_TIM_Base_Start+0x48>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005222:	d009      	beq.n	8005238 <HAL_TIM_Base_Start+0x48>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a14      	ldr	r2, [pc, #80]	@ (800527c <HAL_TIM_Base_Start+0x8c>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d004      	beq.n	8005238 <HAL_TIM_Base_Start+0x48>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a13      	ldr	r2, [pc, #76]	@ (8005280 <HAL_TIM_Base_Start+0x90>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d111      	bne.n	800525c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2b06      	cmp	r3, #6
 8005248:	d010      	beq.n	800526c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0201 	orr.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525a:	e007      	b.n	800526c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0201 	orr.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3714      	adds	r7, #20
 8005272:	46bd      	mov	sp, r7
 8005274:	bc80      	pop	{r7}
 8005276:	4770      	bx	lr
 8005278:	40012c00 	.word	0x40012c00
 800527c:	40000400 	.word	0x40000400
 8005280:	40000800 	.word	0x40000800

08005284 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e041      	b.n	800531a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d106      	bne.n	80052b0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f839 	bl	8005322 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3304      	adds	r3, #4
 80052c0:	4619      	mov	r1, r3
 80052c2:	4610      	mov	r0, r2
 80052c4:	f000 fbfe 	bl	8005ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800532a:	bf00      	nop
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr

08005334 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533e:	2300      	movs	r3, #0
 8005340:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d104      	bne.n	8005352 <HAL_TIM_IC_Start_IT+0x1e>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800534e:	b2db      	uxtb	r3, r3
 8005350:	e013      	b.n	800537a <HAL_TIM_IC_Start_IT+0x46>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b04      	cmp	r3, #4
 8005356:	d104      	bne.n	8005362 <HAL_TIM_IC_Start_IT+0x2e>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800535e:	b2db      	uxtb	r3, r3
 8005360:	e00b      	b.n	800537a <HAL_TIM_IC_Start_IT+0x46>
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	2b08      	cmp	r3, #8
 8005366:	d104      	bne.n	8005372 <HAL_TIM_IC_Start_IT+0x3e>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800536e:	b2db      	uxtb	r3, r3
 8005370:	e003      	b.n	800537a <HAL_TIM_IC_Start_IT+0x46>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005378:	b2db      	uxtb	r3, r3
 800537a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d104      	bne.n	800538c <HAL_TIM_IC_Start_IT+0x58>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005388:	b2db      	uxtb	r3, r3
 800538a:	e013      	b.n	80053b4 <HAL_TIM_IC_Start_IT+0x80>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b04      	cmp	r3, #4
 8005390:	d104      	bne.n	800539c <HAL_TIM_IC_Start_IT+0x68>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005398:	b2db      	uxtb	r3, r3
 800539a:	e00b      	b.n	80053b4 <HAL_TIM_IC_Start_IT+0x80>
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	2b08      	cmp	r3, #8
 80053a0:	d104      	bne.n	80053ac <HAL_TIM_IC_Start_IT+0x78>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	e003      	b.n	80053b4 <HAL_TIM_IC_Start_IT+0x80>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80053b6:	7bbb      	ldrb	r3, [r7, #14]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d102      	bne.n	80053c2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80053bc:	7b7b      	ldrb	r3, [r7, #13]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d001      	beq.n	80053c6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e0b8      	b.n	8005538 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d104      	bne.n	80053d6 <HAL_TIM_IC_Start_IT+0xa2>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053d4:	e013      	b.n	80053fe <HAL_TIM_IC_Start_IT+0xca>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d104      	bne.n	80053e6 <HAL_TIM_IC_Start_IT+0xb2>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053e4:	e00b      	b.n	80053fe <HAL_TIM_IC_Start_IT+0xca>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	d104      	bne.n	80053f6 <HAL_TIM_IC_Start_IT+0xc2>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053f4:	e003      	b.n	80053fe <HAL_TIM_IC_Start_IT+0xca>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d104      	bne.n	800540e <HAL_TIM_IC_Start_IT+0xda>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800540c:	e013      	b.n	8005436 <HAL_TIM_IC_Start_IT+0x102>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b04      	cmp	r3, #4
 8005412:	d104      	bne.n	800541e <HAL_TIM_IC_Start_IT+0xea>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800541c:	e00b      	b.n	8005436 <HAL_TIM_IC_Start_IT+0x102>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	2b08      	cmp	r3, #8
 8005422:	d104      	bne.n	800542e <HAL_TIM_IC_Start_IT+0xfa>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2202      	movs	r2, #2
 8005428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800542c:	e003      	b.n	8005436 <HAL_TIM_IC_Start_IT+0x102>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2202      	movs	r2, #2
 8005432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b0c      	cmp	r3, #12
 800543a:	d841      	bhi.n	80054c0 <HAL_TIM_IC_Start_IT+0x18c>
 800543c:	a201      	add	r2, pc, #4	@ (adr r2, 8005444 <HAL_TIM_IC_Start_IT+0x110>)
 800543e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005442:	bf00      	nop
 8005444:	08005479 	.word	0x08005479
 8005448:	080054c1 	.word	0x080054c1
 800544c:	080054c1 	.word	0x080054c1
 8005450:	080054c1 	.word	0x080054c1
 8005454:	0800548b 	.word	0x0800548b
 8005458:	080054c1 	.word	0x080054c1
 800545c:	080054c1 	.word	0x080054c1
 8005460:	080054c1 	.word	0x080054c1
 8005464:	0800549d 	.word	0x0800549d
 8005468:	080054c1 	.word	0x080054c1
 800546c:	080054c1 	.word	0x080054c1
 8005470:	080054c1 	.word	0x080054c1
 8005474:	080054af 	.word	0x080054af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0202 	orr.w	r2, r2, #2
 8005486:	60da      	str	r2, [r3, #12]
      break;
 8005488:	e01d      	b.n	80054c6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68da      	ldr	r2, [r3, #12]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f042 0204 	orr.w	r2, r2, #4
 8005498:	60da      	str	r2, [r3, #12]
      break;
 800549a:	e014      	b.n	80054c6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0208 	orr.w	r2, r2, #8
 80054aa:	60da      	str	r2, [r3, #12]
      break;
 80054ac:	e00b      	b.n	80054c6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f042 0210 	orr.w	r2, r2, #16
 80054bc:	60da      	str	r2, [r3, #12]
      break;
 80054be:	e002      	b.n	80054c6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	73fb      	strb	r3, [r7, #15]
      break;
 80054c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80054c6:	7bfb      	ldrb	r3, [r7, #15]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d134      	bne.n	8005536 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2201      	movs	r2, #1
 80054d2:	6839      	ldr	r1, [r7, #0]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 fd06 	bl	8005ee6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a18      	ldr	r2, [pc, #96]	@ (8005540 <HAL_TIM_IC_Start_IT+0x20c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00e      	beq.n	8005502 <HAL_TIM_IC_Start_IT+0x1ce>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ec:	d009      	beq.n	8005502 <HAL_TIM_IC_Start_IT+0x1ce>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a14      	ldr	r2, [pc, #80]	@ (8005544 <HAL_TIM_IC_Start_IT+0x210>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d004      	beq.n	8005502 <HAL_TIM_IC_Start_IT+0x1ce>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a12      	ldr	r2, [pc, #72]	@ (8005548 <HAL_TIM_IC_Start_IT+0x214>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d111      	bne.n	8005526 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 0307 	and.w	r3, r3, #7
 800550c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b06      	cmp	r3, #6
 8005512:	d010      	beq.n	8005536 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0201 	orr.w	r2, r2, #1
 8005522:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005524:	e007      	b.n	8005536 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0201 	orr.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005536:	7bfb      	ldrb	r3, [r7, #15]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40012c00 	.word	0x40012c00
 8005544:	40000400 	.word	0x40000400
 8005548:	40000800 	.word	0x40000800

0800554c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	d020      	beq.n	80055b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b00      	cmp	r3, #0
 8005576:	d01b      	beq.n	80055b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0202 	mvn.w	r2, #2
 8005580:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d003      	beq.n	800559e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fc f9f8 	bl	800198c <HAL_TIM_IC_CaptureCallback>
 800559c:	e005      	b.n	80055aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fa75 	bl	8005a8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 fa7b 	bl	8005aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f003 0304 	and.w	r3, r3, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d020      	beq.n	80055fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f003 0304 	and.w	r3, r3, #4
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01b      	beq.n	80055fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0204 	mvn.w	r2, #4
 80055cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2202      	movs	r2, #2
 80055d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fc f9d2 	bl	800198c <HAL_TIM_IC_CaptureCallback>
 80055e8:	e005      	b.n	80055f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 fa4f 	bl	8005a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f000 fa55 	bl	8005aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d020      	beq.n	8005648 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b00      	cmp	r3, #0
 800560e:	d01b      	beq.n	8005648 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0208 	mvn.w	r2, #8
 8005618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2204      	movs	r2, #4
 800561e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	f003 0303 	and.w	r3, r3, #3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7fc f9ac 	bl	800198c <HAL_TIM_IC_CaptureCallback>
 8005634:	e005      	b.n	8005642 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 fa29 	bl	8005a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fa2f 	bl	8005aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b00      	cmp	r3, #0
 8005650:	d020      	beq.n	8005694 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f003 0310 	and.w	r3, r3, #16
 8005658:	2b00      	cmp	r3, #0
 800565a:	d01b      	beq.n	8005694 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0210 	mvn.w	r2, #16
 8005664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2208      	movs	r2, #8
 800566a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fc f986 	bl	800198c <HAL_TIM_IC_CaptureCallback>
 8005680:	e005      	b.n	800568e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 fa03 	bl	8005a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 fa09 	bl	8005aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00c      	beq.n	80056b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d007      	beq.n	80056b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 0201 	mvn.w	r2, #1
 80056b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f9e2 	bl	8005a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00c      	beq.n	80056dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d007      	beq.n	80056dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80056d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fc91 	bl	8005ffe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d007      	beq.n	8005700 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f9d9 	bl	8005ab2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00c      	beq.n	8005724 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b00      	cmp	r3, #0
 8005712:	d007      	beq.n	8005724 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f06f 0220 	mvn.w	r2, #32
 800571c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fc64 	bl	8005fec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005724:	bf00      	nop
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005742:	2b01      	cmp	r3, #1
 8005744:	d101      	bne.n	800574a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005746:	2302      	movs	r3, #2
 8005748:	e088      	b.n	800585c <HAL_TIM_IC_ConfigChannel+0x130>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d11b      	bne.n	8005790 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005768:	f000 fa1a 	bl	8005ba0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 020c 	bic.w	r2, r2, #12
 800577a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6999      	ldr	r1, [r3, #24]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	689a      	ldr	r2, [r3, #8]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	619a      	str	r2, [r3, #24]
 800578e:	e060      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b04      	cmp	r3, #4
 8005794:	d11c      	bne.n	80057d0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80057a6:	f000 fa83 	bl	8005cb0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699a      	ldr	r2, [r3, #24]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80057b8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6999      	ldr	r1, [r3, #24]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	021a      	lsls	r2, r3, #8
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	619a      	str	r2, [r3, #24]
 80057ce:	e040      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d11b      	bne.n	800580e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80057e6:	f000 face 	bl	8005d86 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69da      	ldr	r2, [r3, #28]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f022 020c 	bic.w	r2, r2, #12
 80057f8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69d9      	ldr	r1, [r3, #28]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	61da      	str	r2, [r3, #28]
 800580c:	e021      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b0c      	cmp	r3, #12
 8005812:	d11c      	bne.n	800584e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005824:	f000 faea 	bl	8005dfc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	69da      	ldr	r2, [r3, #28]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005836:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	69d9      	ldr	r1, [r3, #28]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	021a      	lsls	r2, r3, #8
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	61da      	str	r2, [r3, #28]
 800584c:	e001      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800585a:	7dfb      	ldrb	r3, [r7, #23]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3718      	adds	r7, #24
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_TIM_ConfigClockSource+0x1c>
 800587c:	2302      	movs	r3, #2
 800587e:	e0b4      	b.n	80059ea <HAL_TIM_ConfigClockSource+0x186>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800589e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058b8:	d03e      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0xd4>
 80058ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058be:	f200 8087 	bhi.w	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c6:	f000 8086 	beq.w	80059d6 <HAL_TIM_ConfigClockSource+0x172>
 80058ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ce:	d87f      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058d0:	2b70      	cmp	r3, #112	@ 0x70
 80058d2:	d01a      	beq.n	800590a <HAL_TIM_ConfigClockSource+0xa6>
 80058d4:	2b70      	cmp	r3, #112	@ 0x70
 80058d6:	d87b      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058d8:	2b60      	cmp	r3, #96	@ 0x60
 80058da:	d050      	beq.n	800597e <HAL_TIM_ConfigClockSource+0x11a>
 80058dc:	2b60      	cmp	r3, #96	@ 0x60
 80058de:	d877      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058e0:	2b50      	cmp	r3, #80	@ 0x50
 80058e2:	d03c      	beq.n	800595e <HAL_TIM_ConfigClockSource+0xfa>
 80058e4:	2b50      	cmp	r3, #80	@ 0x50
 80058e6:	d873      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058e8:	2b40      	cmp	r3, #64	@ 0x40
 80058ea:	d058      	beq.n	800599e <HAL_TIM_ConfigClockSource+0x13a>
 80058ec:	2b40      	cmp	r3, #64	@ 0x40
 80058ee:	d86f      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058f0:	2b30      	cmp	r3, #48	@ 0x30
 80058f2:	d064      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x15a>
 80058f4:	2b30      	cmp	r3, #48	@ 0x30
 80058f6:	d86b      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 80058f8:	2b20      	cmp	r3, #32
 80058fa:	d060      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x15a>
 80058fc:	2b20      	cmp	r3, #32
 80058fe:	d867      	bhi.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
 8005900:	2b00      	cmp	r3, #0
 8005902:	d05c      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x15a>
 8005904:	2b10      	cmp	r3, #16
 8005906:	d05a      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x15a>
 8005908:	e062      	b.n	80059d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800591a:	f000 fac5 	bl	8005ea8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800592c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	609a      	str	r2, [r3, #8]
      break;
 8005936:	e04f      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005948:	f000 faae 	bl	8005ea8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800595a:	609a      	str	r2, [r3, #8]
      break;
 800595c:	e03c      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800596a:	461a      	mov	r2, r3
 800596c:	f000 f972 	bl	8005c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2150      	movs	r1, #80	@ 0x50
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fa7c 	bl	8005e74 <TIM_ITRx_SetConfig>
      break;
 800597c:	e02c      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800598a:	461a      	mov	r2, r3
 800598c:	f000 f9cc 	bl	8005d28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2160      	movs	r1, #96	@ 0x60
 8005996:	4618      	mov	r0, r3
 8005998:	f000 fa6c 	bl	8005e74 <TIM_ITRx_SetConfig>
      break;
 800599c:	e01c      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059aa:	461a      	mov	r2, r3
 80059ac:	f000 f952 	bl	8005c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2140      	movs	r1, #64	@ 0x40
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fa5c 	bl	8005e74 <TIM_ITRx_SetConfig>
      break;
 80059bc:	e00c      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4619      	mov	r1, r3
 80059c8:	4610      	mov	r0, r2
 80059ca:	f000 fa53 	bl	8005e74 <TIM_ITRx_SetConfig>
      break;
 80059ce:	e003      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	73fb      	strb	r3, [r7, #15]
      break;
 80059d4:	e000      	b.n	80059d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	d831      	bhi.n	8005a6c <HAL_TIM_ReadCapturedValue+0x78>
 8005a08:	a201      	add	r2, pc, #4	@ (adr r2, 8005a10 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0e:	bf00      	nop
 8005a10:	08005a45 	.word	0x08005a45
 8005a14:	08005a6d 	.word	0x08005a6d
 8005a18:	08005a6d 	.word	0x08005a6d
 8005a1c:	08005a6d 	.word	0x08005a6d
 8005a20:	08005a4f 	.word	0x08005a4f
 8005a24:	08005a6d 	.word	0x08005a6d
 8005a28:	08005a6d 	.word	0x08005a6d
 8005a2c:	08005a6d 	.word	0x08005a6d
 8005a30:	08005a59 	.word	0x08005a59
 8005a34:	08005a6d 	.word	0x08005a6d
 8005a38:	08005a6d 	.word	0x08005a6d
 8005a3c:	08005a6d 	.word	0x08005a6d
 8005a40:	08005a63 	.word	0x08005a63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a4a:	60fb      	str	r3, [r7, #12]

      break;
 8005a4c:	e00f      	b.n	8005a6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a54:	60fb      	str	r3, [r7, #12]

      break;
 8005a56:	e00a      	b.n	8005a6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a5e:	60fb      	str	r3, [r7, #12]

      break;
 8005a60:	e005      	b.n	8005a6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a68:	60fb      	str	r3, [r7, #12]

      break;
 8005a6a:	e000      	b.n	8005a6e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005a6c:	bf00      	nop
  }

  return tmpreg;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop

08005a7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bc80      	pop	{r7}
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bc80      	pop	{r7}
 8005ab0:	4770      	bx	lr

08005ab2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bc80      	pop	{r7}
 8005ac2:	4770      	bx	lr

08005ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8005b94 <TIM_Base_SetConfig+0xd0>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00b      	beq.n	8005af4 <TIM_Base_SetConfig+0x30>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae2:	d007      	beq.n	8005af4 <TIM_Base_SetConfig+0x30>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b98 <TIM_Base_SetConfig+0xd4>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d003      	beq.n	8005af4 <TIM_Base_SetConfig+0x30>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a2b      	ldr	r2, [pc, #172]	@ (8005b9c <TIM_Base_SetConfig+0xd8>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d108      	bne.n	8005b06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a22      	ldr	r2, [pc, #136]	@ (8005b94 <TIM_Base_SetConfig+0xd0>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00b      	beq.n	8005b26 <TIM_Base_SetConfig+0x62>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b14:	d007      	beq.n	8005b26 <TIM_Base_SetConfig+0x62>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a1f      	ldr	r2, [pc, #124]	@ (8005b98 <TIM_Base_SetConfig+0xd4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d003      	beq.n	8005b26 <TIM_Base_SetConfig+0x62>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a1e      	ldr	r2, [pc, #120]	@ (8005b9c <TIM_Base_SetConfig+0xd8>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d108      	bne.n	8005b38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	689a      	ldr	r2, [r3, #8]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b94 <TIM_Base_SetConfig+0xd0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d103      	bne.n	8005b6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d005      	beq.n	8005b8a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	f023 0201 	bic.w	r2, r3, #1
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	611a      	str	r2, [r3, #16]
  }
}
 8005b8a:	bf00      	nop
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr
 8005b94:	40012c00 	.word	0x40012c00
 8005b98:	40000400 	.word	0x40000400
 8005b9c:	40000800 	.word	0x40000800

08005ba0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	f023 0201 	bic.w	r2, r3, #1
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c48 <TIM_TI1_SetConfig+0xa8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00b      	beq.n	8005be6 <TIM_TI1_SetConfig+0x46>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd4:	d007      	beq.n	8005be6 <TIM_TI1_SetConfig+0x46>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c4c <TIM_TI1_SetConfig+0xac>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d003      	beq.n	8005be6 <TIM_TI1_SetConfig+0x46>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c50 <TIM_TI1_SetConfig+0xb0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d101      	bne.n	8005bea <TIM_TI1_SetConfig+0x4a>
 8005be6:	2301      	movs	r3, #1
 8005be8:	e000      	b.n	8005bec <TIM_TI1_SetConfig+0x4c>
 8005bea:	2300      	movs	r3, #0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d008      	beq.n	8005c02 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 0303 	bic.w	r3, r3, #3
 8005bf6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	617b      	str	r3, [r7, #20]
 8005c00:	e003      	b.n	8005c0a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f043 0301 	orr.w	r3, r3, #1
 8005c08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f023 030a 	bic.w	r3, r3, #10
 8005c24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	f003 030a 	and.w	r3, r3, #10
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	621a      	str	r2, [r3, #32]
}
 8005c3e:	bf00      	nop
 8005c40:	371c      	adds	r7, #28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr
 8005c48:	40012c00 	.word	0x40012c00
 8005c4c:	40000400 	.word	0x40000400
 8005c50:	40000800 	.word	0x40000800

08005c54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	f023 0201 	bic.w	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	f023 030a 	bic.w	r3, r3, #10
 8005c90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	621a      	str	r2, [r3, #32]
}
 8005ca6:	bf00      	nop
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bc80      	pop	{r7}
 8005cae:	4770      	bx	lr

08005cb0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	f023 0210 	bic.w	r2, r3, #16
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	699b      	ldr	r3, [r3, #24]
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	021b      	lsls	r3, r3, #8
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	031b      	lsls	r3, r3, #12
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d02:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	621a      	str	r2, [r3, #32]
}
 8005d1e:	bf00      	nop
 8005d20:	371c      	adds	r7, #28
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bc80      	pop	{r7}
 8005d26:	4770      	bx	lr

08005d28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	f023 0210 	bic.w	r2, r3, #16
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	031b      	lsls	r3, r3, #12
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	011b      	lsls	r3, r3, #4
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	621a      	str	r2, [r3, #32]
}
 8005d7c:	bf00      	nop
 8005d7e:	371c      	adds	r7, #28
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr

08005d86 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b087      	sub	sp, #28
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	60f8      	str	r0, [r7, #12]
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	607a      	str	r2, [r7, #4]
 8005d92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	69db      	ldr	r3, [r3, #28]
 8005daa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dc2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dd6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	021b      	lsls	r3, r3, #8
 8005ddc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	621a      	str	r2, [r3, #32]
}
 8005df2:	bf00      	nop
 8005df4:	371c      	adds	r7, #28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	031b      	lsls	r3, r3, #12
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	031b      	lsls	r3, r3, #12
 8005e54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	621a      	str	r2, [r3, #32]
}
 8005e6a:	bf00      	nop
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bc80      	pop	{r7}
 8005e72:	4770      	bx	lr

08005e74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	f043 0307 	orr.w	r3, r3, #7
 8005e96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	609a      	str	r2, [r3, #8]
}
 8005e9e:	bf00      	nop
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	021a      	lsls	r2, r3, #8
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	609a      	str	r2, [r3, #8]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bc80      	pop	{r7}
 8005ee4:	4770      	bx	lr

08005ee6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b087      	sub	sp, #28
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	60f8      	str	r0, [r7, #12]
 8005eee:	60b9      	str	r1, [r7, #8]
 8005ef0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	f003 031f 	and.w	r3, r3, #31
 8005ef8:	2201      	movs	r2, #1
 8005efa:	fa02 f303 	lsl.w	r3, r2, r3
 8005efe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a1a      	ldr	r2, [r3, #32]
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	43db      	mvns	r3, r3
 8005f08:	401a      	ands	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6a1a      	ldr	r2, [r3, #32]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f003 031f 	and.w	r3, r3, #31
 8005f18:	6879      	ldr	r1, [r7, #4]
 8005f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	621a      	str	r2, [r3, #32]
}
 8005f24:	bf00      	nop
 8005f26:	371c      	adds	r7, #28
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bc80      	pop	{r7}
 8005f2c:	4770      	bx	lr
	...

08005f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d101      	bne.n	8005f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e046      	b.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a16      	ldr	r2, [pc, #88]	@ (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d00e      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f94:	d009      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a12      	ldr	r2, [pc, #72]	@ (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d004      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a10      	ldr	r2, [pc, #64]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d10c      	bne.n	8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3714      	adds	r7, #20
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr
 8005fe0:	40012c00 	.word	0x40012c00
 8005fe4:	40000400 	.word	0x40000400
 8005fe8:	40000800 	.word	0x40000800

08005fec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr

08005ffe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006006:	bf00      	nop
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr

08006010 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e042      	b.n	80060a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fc f8b8 	bl	80021ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2224      	movs	r2, #36	@ 0x24
 8006040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006052:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f971 	bl	800633c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006068:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	695a      	ldr	r2, [r3, #20]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006078:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006088:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2220      	movs	r2, #32
 8006094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2220      	movs	r2, #32
 800609c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3708      	adds	r7, #8
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08a      	sub	sp, #40	@ 0x28
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	603b      	str	r3, [r7, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b20      	cmp	r3, #32
 80060ce:	d175      	bne.n	80061bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <HAL_UART_Transmit+0x2c>
 80060d6:	88fb      	ldrh	r3, [r7, #6]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e06e      	b.n	80061be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2221      	movs	r2, #33	@ 0x21
 80060ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060ee:	f7fc f927 	bl	8002340 <HAL_GetTick>
 80060f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	88fa      	ldrh	r2, [r7, #6]
 80060f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	88fa      	ldrh	r2, [r7, #6]
 80060fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006108:	d108      	bne.n	800611c <HAL_UART_Transmit+0x6c>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d104      	bne.n	800611c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006112:	2300      	movs	r3, #0
 8006114:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	61bb      	str	r3, [r7, #24]
 800611a:	e003      	b.n	8006124 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006120:	2300      	movs	r3, #0
 8006122:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006124:	e02e      	b.n	8006184 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2200      	movs	r2, #0
 800612e:	2180      	movs	r1, #128	@ 0x80
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 f848 	bl	80061c6 <UART_WaitOnFlagUntilTimeout>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d005      	beq.n	8006148 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2220      	movs	r2, #32
 8006140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e03a      	b.n	80061be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10b      	bne.n	8006166 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	881b      	ldrh	r3, [r3, #0]
 8006152:	461a      	mov	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800615c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	3302      	adds	r3, #2
 8006162:	61bb      	str	r3, [r7, #24]
 8006164:	e007      	b.n	8006176 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	781a      	ldrb	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	3301      	adds	r3, #1
 8006174:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800617a:	b29b      	uxth	r3, r3
 800617c:	3b01      	subs	r3, #1
 800617e:	b29a      	uxth	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006188:	b29b      	uxth	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1cb      	bne.n	8006126 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2200      	movs	r2, #0
 8006196:	2140      	movs	r1, #64	@ 0x40
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f814 	bl	80061c6 <UART_WaitOnFlagUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d005      	beq.n	80061b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2220      	movs	r2, #32
 80061a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e006      	b.n	80061be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80061b8:	2300      	movs	r3, #0
 80061ba:	e000      	b.n	80061be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80061bc:	2302      	movs	r3, #2
  }
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3720      	adds	r7, #32
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b086      	sub	sp, #24
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	60f8      	str	r0, [r7, #12]
 80061ce:	60b9      	str	r1, [r7, #8]
 80061d0:	603b      	str	r3, [r7, #0]
 80061d2:	4613      	mov	r3, r2
 80061d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061d6:	e03b      	b.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d8:	6a3b      	ldr	r3, [r7, #32]
 80061da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061de:	d037      	beq.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e0:	f7fc f8ae 	bl	8002340 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	6a3a      	ldr	r2, [r7, #32]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d101      	bne.n	80061fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e03a      	b.n	8006270 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0304 	and.w	r3, r3, #4
 8006204:	2b00      	cmp	r3, #0
 8006206:	d023      	beq.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b80      	cmp	r3, #128	@ 0x80
 800620c:	d020      	beq.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b40      	cmp	r3, #64	@ 0x40
 8006212:	d01d      	beq.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0308 	and.w	r3, r3, #8
 800621e:	2b08      	cmp	r3, #8
 8006220:	d116      	bne.n	8006250 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006222:	2300      	movs	r3, #0
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	617b      	str	r3, [r7, #20]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	617b      	str	r3, [r7, #20]
 8006236:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 f81d 	bl	8006278 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2208      	movs	r2, #8
 8006242:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e00f      	b.n	8006270 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	4013      	ands	r3, r2
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	429a      	cmp	r2, r3
 800625e:	bf0c      	ite	eq
 8006260:	2301      	moveq	r3, #1
 8006262:	2300      	movne	r3, #0
 8006264:	b2db      	uxtb	r3, r3
 8006266:	461a      	mov	r2, r3
 8006268:	79fb      	ldrb	r3, [r7, #7]
 800626a:	429a      	cmp	r2, r3
 800626c:	d0b4      	beq.n	80061d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3718      	adds	r7, #24
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006278:	b480      	push	{r7}
 800627a:	b095      	sub	sp, #84	@ 0x54
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	330c      	adds	r3, #12
 8006286:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800628a:	e853 3f00 	ldrex	r3, [r3]
 800628e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	330c      	adds	r3, #12
 800629e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80062a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062a8:	e841 2300 	strex	r3, r2, [r1]
 80062ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1e5      	bne.n	8006280 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3314      	adds	r3, #20
 80062ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	e853 3f00 	ldrex	r3, [r3]
 80062c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f023 0301 	bic.w	r3, r3, #1
 80062ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3314      	adds	r3, #20
 80062d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062dc:	e841 2300 	strex	r3, r2, [r1]
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e5      	bne.n	80062b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d119      	bne.n	8006324 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	330c      	adds	r3, #12
 80062f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	e853 3f00 	ldrex	r3, [r3]
 80062fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f023 0310 	bic.w	r3, r3, #16
 8006306:	647b      	str	r3, [r7, #68]	@ 0x44
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	330c      	adds	r3, #12
 800630e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006310:	61ba      	str	r2, [r7, #24]
 8006312:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006314:	6979      	ldr	r1, [r7, #20]
 8006316:	69ba      	ldr	r2, [r7, #24]
 8006318:	e841 2300 	strex	r3, r2, [r1]
 800631c:	613b      	str	r3, [r7, #16]
   return(result);
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d1e5      	bne.n	80062f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2220      	movs	r2, #32
 8006328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006332:	bf00      	nop
 8006334:	3754      	adds	r7, #84	@ 0x54
 8006336:	46bd      	mov	sp, r7
 8006338:	bc80      	pop	{r7}
 800633a:	4770      	bx	lr

0800633c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689a      	ldr	r2, [r3, #8]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006376:	f023 030c 	bic.w	r3, r3, #12
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6812      	ldr	r2, [r2, #0]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	430b      	orrs	r3, r1
 8006382:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a2c      	ldr	r2, [pc, #176]	@ (8006450 <UART_SetConfig+0x114>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d103      	bne.n	80063ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80063a4:	f7fe fd36 	bl	8004e14 <HAL_RCC_GetPCLK2Freq>
 80063a8:	60f8      	str	r0, [r7, #12]
 80063aa:	e002      	b.n	80063b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80063ac:	f7fe fd1e 	bl	8004dec <HAL_RCC_GetPCLK1Freq>
 80063b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009a      	lsls	r2, r3, #2
 80063bc:	441a      	add	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c8:	4a22      	ldr	r2, [pc, #136]	@ (8006454 <UART_SetConfig+0x118>)
 80063ca:	fba2 2303 	umull	r2, r3, r2, r3
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	0119      	lsls	r1, r3, #4
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	009a      	lsls	r2, r3, #2
 80063dc:	441a      	add	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80063e8:	4b1a      	ldr	r3, [pc, #104]	@ (8006454 <UART_SetConfig+0x118>)
 80063ea:	fba3 0302 	umull	r0, r3, r3, r2
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	2064      	movs	r0, #100	@ 0x64
 80063f2:	fb00 f303 	mul.w	r3, r0, r3
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	011b      	lsls	r3, r3, #4
 80063fa:	3332      	adds	r3, #50	@ 0x32
 80063fc:	4a15      	ldr	r2, [pc, #84]	@ (8006454 <UART_SetConfig+0x118>)
 80063fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006408:	4419      	add	r1, r3
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4613      	mov	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	4413      	add	r3, r2
 8006412:	009a      	lsls	r2, r3, #2
 8006414:	441a      	add	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006420:	4b0c      	ldr	r3, [pc, #48]	@ (8006454 <UART_SetConfig+0x118>)
 8006422:	fba3 0302 	umull	r0, r3, r3, r2
 8006426:	095b      	lsrs	r3, r3, #5
 8006428:	2064      	movs	r0, #100	@ 0x64
 800642a:	fb00 f303 	mul.w	r3, r0, r3
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	3332      	adds	r3, #50	@ 0x32
 8006434:	4a07      	ldr	r2, [pc, #28]	@ (8006454 <UART_SetConfig+0x118>)
 8006436:	fba2 2303 	umull	r2, r3, r2, r3
 800643a:	095b      	lsrs	r3, r3, #5
 800643c:	f003 020f 	and.w	r2, r3, #15
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	440a      	add	r2, r1
 8006446:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006448:	bf00      	nop
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40013800 	.word	0x40013800
 8006454:	51eb851f 	.word	0x51eb851f

08006458 <__cvt>:
 8006458:	2b00      	cmp	r3, #0
 800645a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800645e:	461d      	mov	r5, r3
 8006460:	bfbb      	ittet	lt
 8006462:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006466:	461d      	movlt	r5, r3
 8006468:	2300      	movge	r3, #0
 800646a:	232d      	movlt	r3, #45	@ 0x2d
 800646c:	b088      	sub	sp, #32
 800646e:	4614      	mov	r4, r2
 8006470:	bfb8      	it	lt
 8006472:	4614      	movlt	r4, r2
 8006474:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006476:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006478:	7013      	strb	r3, [r2, #0]
 800647a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800647c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006480:	f023 0820 	bic.w	r8, r3, #32
 8006484:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006488:	d005      	beq.n	8006496 <__cvt+0x3e>
 800648a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800648e:	d100      	bne.n	8006492 <__cvt+0x3a>
 8006490:	3601      	adds	r6, #1
 8006492:	2302      	movs	r3, #2
 8006494:	e000      	b.n	8006498 <__cvt+0x40>
 8006496:	2303      	movs	r3, #3
 8006498:	aa07      	add	r2, sp, #28
 800649a:	9204      	str	r2, [sp, #16]
 800649c:	aa06      	add	r2, sp, #24
 800649e:	e9cd a202 	strd	sl, r2, [sp, #8]
 80064a2:	e9cd 3600 	strd	r3, r6, [sp]
 80064a6:	4622      	mov	r2, r4
 80064a8:	462b      	mov	r3, r5
 80064aa:	f001 f8b5 	bl	8007618 <_dtoa_r>
 80064ae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80064b2:	4607      	mov	r7, r0
 80064b4:	d119      	bne.n	80064ea <__cvt+0x92>
 80064b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80064b8:	07db      	lsls	r3, r3, #31
 80064ba:	d50e      	bpl.n	80064da <__cvt+0x82>
 80064bc:	eb00 0906 	add.w	r9, r0, r6
 80064c0:	2200      	movs	r2, #0
 80064c2:	2300      	movs	r3, #0
 80064c4:	4620      	mov	r0, r4
 80064c6:	4629      	mov	r1, r5
 80064c8:	f7fa fa6e 	bl	80009a8 <__aeabi_dcmpeq>
 80064cc:	b108      	cbz	r0, 80064d2 <__cvt+0x7a>
 80064ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80064d2:	2230      	movs	r2, #48	@ 0x30
 80064d4:	9b07      	ldr	r3, [sp, #28]
 80064d6:	454b      	cmp	r3, r9
 80064d8:	d31e      	bcc.n	8006518 <__cvt+0xc0>
 80064da:	4638      	mov	r0, r7
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80064e0:	1bdb      	subs	r3, r3, r7
 80064e2:	6013      	str	r3, [r2, #0]
 80064e4:	b008      	add	sp, #32
 80064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064ee:	eb00 0906 	add.w	r9, r0, r6
 80064f2:	d1e5      	bne.n	80064c0 <__cvt+0x68>
 80064f4:	7803      	ldrb	r3, [r0, #0]
 80064f6:	2b30      	cmp	r3, #48	@ 0x30
 80064f8:	d10a      	bne.n	8006510 <__cvt+0xb8>
 80064fa:	2200      	movs	r2, #0
 80064fc:	2300      	movs	r3, #0
 80064fe:	4620      	mov	r0, r4
 8006500:	4629      	mov	r1, r5
 8006502:	f7fa fa51 	bl	80009a8 <__aeabi_dcmpeq>
 8006506:	b918      	cbnz	r0, 8006510 <__cvt+0xb8>
 8006508:	f1c6 0601 	rsb	r6, r6, #1
 800650c:	f8ca 6000 	str.w	r6, [sl]
 8006510:	f8da 3000 	ldr.w	r3, [sl]
 8006514:	4499      	add	r9, r3
 8006516:	e7d3      	b.n	80064c0 <__cvt+0x68>
 8006518:	1c59      	adds	r1, r3, #1
 800651a:	9107      	str	r1, [sp, #28]
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	e7d9      	b.n	80064d4 <__cvt+0x7c>

08006520 <__exponent>:
 8006520:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006522:	2900      	cmp	r1, #0
 8006524:	bfb6      	itet	lt
 8006526:	232d      	movlt	r3, #45	@ 0x2d
 8006528:	232b      	movge	r3, #43	@ 0x2b
 800652a:	4249      	neglt	r1, r1
 800652c:	2909      	cmp	r1, #9
 800652e:	7002      	strb	r2, [r0, #0]
 8006530:	7043      	strb	r3, [r0, #1]
 8006532:	dd29      	ble.n	8006588 <__exponent+0x68>
 8006534:	f10d 0307 	add.w	r3, sp, #7
 8006538:	461d      	mov	r5, r3
 800653a:	270a      	movs	r7, #10
 800653c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006540:	461a      	mov	r2, r3
 8006542:	fb07 1416 	mls	r4, r7, r6, r1
 8006546:	3430      	adds	r4, #48	@ 0x30
 8006548:	f802 4c01 	strb.w	r4, [r2, #-1]
 800654c:	460c      	mov	r4, r1
 800654e:	2c63      	cmp	r4, #99	@ 0x63
 8006550:	4631      	mov	r1, r6
 8006552:	f103 33ff 	add.w	r3, r3, #4294967295
 8006556:	dcf1      	bgt.n	800653c <__exponent+0x1c>
 8006558:	3130      	adds	r1, #48	@ 0x30
 800655a:	1e94      	subs	r4, r2, #2
 800655c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006560:	4623      	mov	r3, r4
 8006562:	1c41      	adds	r1, r0, #1
 8006564:	42ab      	cmp	r3, r5
 8006566:	d30a      	bcc.n	800657e <__exponent+0x5e>
 8006568:	f10d 0309 	add.w	r3, sp, #9
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	42ac      	cmp	r4, r5
 8006570:	bf88      	it	hi
 8006572:	2300      	movhi	r3, #0
 8006574:	3302      	adds	r3, #2
 8006576:	4403      	add	r3, r0
 8006578:	1a18      	subs	r0, r3, r0
 800657a:	b003      	add	sp, #12
 800657c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800657e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006582:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006586:	e7ed      	b.n	8006564 <__exponent+0x44>
 8006588:	2330      	movs	r3, #48	@ 0x30
 800658a:	3130      	adds	r1, #48	@ 0x30
 800658c:	7083      	strb	r3, [r0, #2]
 800658e:	70c1      	strb	r1, [r0, #3]
 8006590:	1d03      	adds	r3, r0, #4
 8006592:	e7f1      	b.n	8006578 <__exponent+0x58>

08006594 <_printf_float>:
 8006594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006598:	b091      	sub	sp, #68	@ 0x44
 800659a:	460c      	mov	r4, r1
 800659c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80065a0:	4616      	mov	r6, r2
 80065a2:	461f      	mov	r7, r3
 80065a4:	4605      	mov	r5, r0
 80065a6:	f000 ff25 	bl	80073f4 <_localeconv_r>
 80065aa:	6803      	ldr	r3, [r0, #0]
 80065ac:	4618      	mov	r0, r3
 80065ae:	9308      	str	r3, [sp, #32]
 80065b0:	f7f9 fdce 	bl	8000150 <strlen>
 80065b4:	2300      	movs	r3, #0
 80065b6:	930e      	str	r3, [sp, #56]	@ 0x38
 80065b8:	f8d8 3000 	ldr.w	r3, [r8]
 80065bc:	9009      	str	r0, [sp, #36]	@ 0x24
 80065be:	3307      	adds	r3, #7
 80065c0:	f023 0307 	bic.w	r3, r3, #7
 80065c4:	f103 0208 	add.w	r2, r3, #8
 80065c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80065cc:	f8d4 b000 	ldr.w	fp, [r4]
 80065d0:	f8c8 2000 	str.w	r2, [r8]
 80065d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80065dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065de:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80065e2:	f04f 32ff 	mov.w	r2, #4294967295
 80065e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80065ee:	4b9c      	ldr	r3, [pc, #624]	@ (8006860 <_printf_float+0x2cc>)
 80065f0:	f7fa fa0c 	bl	8000a0c <__aeabi_dcmpun>
 80065f4:	bb70      	cbnz	r0, 8006654 <_printf_float+0xc0>
 80065f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065fa:	f04f 32ff 	mov.w	r2, #4294967295
 80065fe:	4b98      	ldr	r3, [pc, #608]	@ (8006860 <_printf_float+0x2cc>)
 8006600:	f7fa f9e6 	bl	80009d0 <__aeabi_dcmple>
 8006604:	bb30      	cbnz	r0, 8006654 <_printf_float+0xc0>
 8006606:	2200      	movs	r2, #0
 8006608:	2300      	movs	r3, #0
 800660a:	4640      	mov	r0, r8
 800660c:	4649      	mov	r1, r9
 800660e:	f7fa f9d5 	bl	80009bc <__aeabi_dcmplt>
 8006612:	b110      	cbz	r0, 800661a <_printf_float+0x86>
 8006614:	232d      	movs	r3, #45	@ 0x2d
 8006616:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800661a:	4a92      	ldr	r2, [pc, #584]	@ (8006864 <_printf_float+0x2d0>)
 800661c:	4b92      	ldr	r3, [pc, #584]	@ (8006868 <_printf_float+0x2d4>)
 800661e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006622:	bf94      	ite	ls
 8006624:	4690      	movls	r8, r2
 8006626:	4698      	movhi	r8, r3
 8006628:	2303      	movs	r3, #3
 800662a:	f04f 0900 	mov.w	r9, #0
 800662e:	6123      	str	r3, [r4, #16]
 8006630:	f02b 0304 	bic.w	r3, fp, #4
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	4633      	mov	r3, r6
 8006638:	4621      	mov	r1, r4
 800663a:	4628      	mov	r0, r5
 800663c:	9700      	str	r7, [sp, #0]
 800663e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006640:	f000 f9d4 	bl	80069ec <_printf_common>
 8006644:	3001      	adds	r0, #1
 8006646:	f040 8090 	bne.w	800676a <_printf_float+0x1d6>
 800664a:	f04f 30ff 	mov.w	r0, #4294967295
 800664e:	b011      	add	sp, #68	@ 0x44
 8006650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006654:	4642      	mov	r2, r8
 8006656:	464b      	mov	r3, r9
 8006658:	4640      	mov	r0, r8
 800665a:	4649      	mov	r1, r9
 800665c:	f7fa f9d6 	bl	8000a0c <__aeabi_dcmpun>
 8006660:	b148      	cbz	r0, 8006676 <_printf_float+0xe2>
 8006662:	464b      	mov	r3, r9
 8006664:	2b00      	cmp	r3, #0
 8006666:	bfb8      	it	lt
 8006668:	232d      	movlt	r3, #45	@ 0x2d
 800666a:	4a80      	ldr	r2, [pc, #512]	@ (800686c <_printf_float+0x2d8>)
 800666c:	bfb8      	it	lt
 800666e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006672:	4b7f      	ldr	r3, [pc, #508]	@ (8006870 <_printf_float+0x2dc>)
 8006674:	e7d3      	b.n	800661e <_printf_float+0x8a>
 8006676:	6863      	ldr	r3, [r4, #4]
 8006678:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800667c:	1c5a      	adds	r2, r3, #1
 800667e:	d13f      	bne.n	8006700 <_printf_float+0x16c>
 8006680:	2306      	movs	r3, #6
 8006682:	6063      	str	r3, [r4, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800668a:	6023      	str	r3, [r4, #0]
 800668c:	9206      	str	r2, [sp, #24]
 800668e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006690:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006694:	aa0d      	add	r2, sp, #52	@ 0x34
 8006696:	9203      	str	r2, [sp, #12]
 8006698:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800669c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	4642      	mov	r2, r8
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	4628      	mov	r0, r5
 80066a8:	464b      	mov	r3, r9
 80066aa:	910a      	str	r1, [sp, #40]	@ 0x28
 80066ac:	f7ff fed4 	bl	8006458 <__cvt>
 80066b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066b2:	4680      	mov	r8, r0
 80066b4:	2947      	cmp	r1, #71	@ 0x47
 80066b6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80066b8:	d128      	bne.n	800670c <_printf_float+0x178>
 80066ba:	1cc8      	adds	r0, r1, #3
 80066bc:	db02      	blt.n	80066c4 <_printf_float+0x130>
 80066be:	6863      	ldr	r3, [r4, #4]
 80066c0:	4299      	cmp	r1, r3
 80066c2:	dd40      	ble.n	8006746 <_printf_float+0x1b2>
 80066c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80066c8:	fa5f fa8a 	uxtb.w	sl, sl
 80066cc:	4652      	mov	r2, sl
 80066ce:	3901      	subs	r1, #1
 80066d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066d4:	910d      	str	r1, [sp, #52]	@ 0x34
 80066d6:	f7ff ff23 	bl	8006520 <__exponent>
 80066da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066dc:	4681      	mov	r9, r0
 80066de:	1813      	adds	r3, r2, r0
 80066e0:	2a01      	cmp	r2, #1
 80066e2:	6123      	str	r3, [r4, #16]
 80066e4:	dc02      	bgt.n	80066ec <_printf_float+0x158>
 80066e6:	6822      	ldr	r2, [r4, #0]
 80066e8:	07d2      	lsls	r2, r2, #31
 80066ea:	d501      	bpl.n	80066f0 <_printf_float+0x15c>
 80066ec:	3301      	adds	r3, #1
 80066ee:	6123      	str	r3, [r4, #16]
 80066f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d09e      	beq.n	8006636 <_printf_float+0xa2>
 80066f8:	232d      	movs	r3, #45	@ 0x2d
 80066fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066fe:	e79a      	b.n	8006636 <_printf_float+0xa2>
 8006700:	2947      	cmp	r1, #71	@ 0x47
 8006702:	d1bf      	bne.n	8006684 <_printf_float+0xf0>
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1bd      	bne.n	8006684 <_printf_float+0xf0>
 8006708:	2301      	movs	r3, #1
 800670a:	e7ba      	b.n	8006682 <_printf_float+0xee>
 800670c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006710:	d9dc      	bls.n	80066cc <_printf_float+0x138>
 8006712:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006716:	d118      	bne.n	800674a <_printf_float+0x1b6>
 8006718:	2900      	cmp	r1, #0
 800671a:	6863      	ldr	r3, [r4, #4]
 800671c:	dd0b      	ble.n	8006736 <_printf_float+0x1a2>
 800671e:	6121      	str	r1, [r4, #16]
 8006720:	b913      	cbnz	r3, 8006728 <_printf_float+0x194>
 8006722:	6822      	ldr	r2, [r4, #0]
 8006724:	07d0      	lsls	r0, r2, #31
 8006726:	d502      	bpl.n	800672e <_printf_float+0x19a>
 8006728:	3301      	adds	r3, #1
 800672a:	440b      	add	r3, r1
 800672c:	6123      	str	r3, [r4, #16]
 800672e:	f04f 0900 	mov.w	r9, #0
 8006732:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006734:	e7dc      	b.n	80066f0 <_printf_float+0x15c>
 8006736:	b913      	cbnz	r3, 800673e <_printf_float+0x1aa>
 8006738:	6822      	ldr	r2, [r4, #0]
 800673a:	07d2      	lsls	r2, r2, #31
 800673c:	d501      	bpl.n	8006742 <_printf_float+0x1ae>
 800673e:	3302      	adds	r3, #2
 8006740:	e7f4      	b.n	800672c <_printf_float+0x198>
 8006742:	2301      	movs	r3, #1
 8006744:	e7f2      	b.n	800672c <_printf_float+0x198>
 8006746:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800674a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800674c:	4299      	cmp	r1, r3
 800674e:	db05      	blt.n	800675c <_printf_float+0x1c8>
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	6121      	str	r1, [r4, #16]
 8006754:	07d8      	lsls	r0, r3, #31
 8006756:	d5ea      	bpl.n	800672e <_printf_float+0x19a>
 8006758:	1c4b      	adds	r3, r1, #1
 800675a:	e7e7      	b.n	800672c <_printf_float+0x198>
 800675c:	2900      	cmp	r1, #0
 800675e:	bfcc      	ite	gt
 8006760:	2201      	movgt	r2, #1
 8006762:	f1c1 0202 	rsble	r2, r1, #2
 8006766:	4413      	add	r3, r2
 8006768:	e7e0      	b.n	800672c <_printf_float+0x198>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	055a      	lsls	r2, r3, #21
 800676e:	d407      	bmi.n	8006780 <_printf_float+0x1ec>
 8006770:	6923      	ldr	r3, [r4, #16]
 8006772:	4642      	mov	r2, r8
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	47b8      	blx	r7
 800677a:	3001      	adds	r0, #1
 800677c:	d12b      	bne.n	80067d6 <_printf_float+0x242>
 800677e:	e764      	b.n	800664a <_printf_float+0xb6>
 8006780:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006784:	f240 80dc 	bls.w	8006940 <_printf_float+0x3ac>
 8006788:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800678c:	2200      	movs	r2, #0
 800678e:	2300      	movs	r3, #0
 8006790:	f7fa f90a 	bl	80009a8 <__aeabi_dcmpeq>
 8006794:	2800      	cmp	r0, #0
 8006796:	d033      	beq.n	8006800 <_printf_float+0x26c>
 8006798:	2301      	movs	r3, #1
 800679a:	4631      	mov	r1, r6
 800679c:	4628      	mov	r0, r5
 800679e:	4a35      	ldr	r2, [pc, #212]	@ (8006874 <_printf_float+0x2e0>)
 80067a0:	47b8      	blx	r7
 80067a2:	3001      	adds	r0, #1
 80067a4:	f43f af51 	beq.w	800664a <_printf_float+0xb6>
 80067a8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80067ac:	4543      	cmp	r3, r8
 80067ae:	db02      	blt.n	80067b6 <_printf_float+0x222>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	07d8      	lsls	r0, r3, #31
 80067b4:	d50f      	bpl.n	80067d6 <_printf_float+0x242>
 80067b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f af42 	beq.w	800664a <_printf_float+0xb6>
 80067c6:	f04f 0900 	mov.w	r9, #0
 80067ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80067ce:	f104 0a1a 	add.w	sl, r4, #26
 80067d2:	45c8      	cmp	r8, r9
 80067d4:	dc09      	bgt.n	80067ea <_printf_float+0x256>
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	079b      	lsls	r3, r3, #30
 80067da:	f100 8102 	bmi.w	80069e2 <_printf_float+0x44e>
 80067de:	68e0      	ldr	r0, [r4, #12]
 80067e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067e2:	4298      	cmp	r0, r3
 80067e4:	bfb8      	it	lt
 80067e6:	4618      	movlt	r0, r3
 80067e8:	e731      	b.n	800664e <_printf_float+0xba>
 80067ea:	2301      	movs	r3, #1
 80067ec:	4652      	mov	r2, sl
 80067ee:	4631      	mov	r1, r6
 80067f0:	4628      	mov	r0, r5
 80067f2:	47b8      	blx	r7
 80067f4:	3001      	adds	r0, #1
 80067f6:	f43f af28 	beq.w	800664a <_printf_float+0xb6>
 80067fa:	f109 0901 	add.w	r9, r9, #1
 80067fe:	e7e8      	b.n	80067d2 <_printf_float+0x23e>
 8006800:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006802:	2b00      	cmp	r3, #0
 8006804:	dc38      	bgt.n	8006878 <_printf_float+0x2e4>
 8006806:	2301      	movs	r3, #1
 8006808:	4631      	mov	r1, r6
 800680a:	4628      	mov	r0, r5
 800680c:	4a19      	ldr	r2, [pc, #100]	@ (8006874 <_printf_float+0x2e0>)
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	f43f af1a 	beq.w	800664a <_printf_float+0xb6>
 8006816:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800681a:	ea59 0303 	orrs.w	r3, r9, r3
 800681e:	d102      	bne.n	8006826 <_printf_float+0x292>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	07d9      	lsls	r1, r3, #31
 8006824:	d5d7      	bpl.n	80067d6 <_printf_float+0x242>
 8006826:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800682a:	4631      	mov	r1, r6
 800682c:	4628      	mov	r0, r5
 800682e:	47b8      	blx	r7
 8006830:	3001      	adds	r0, #1
 8006832:	f43f af0a 	beq.w	800664a <_printf_float+0xb6>
 8006836:	f04f 0a00 	mov.w	sl, #0
 800683a:	f104 0b1a 	add.w	fp, r4, #26
 800683e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006840:	425b      	negs	r3, r3
 8006842:	4553      	cmp	r3, sl
 8006844:	dc01      	bgt.n	800684a <_printf_float+0x2b6>
 8006846:	464b      	mov	r3, r9
 8006848:	e793      	b.n	8006772 <_printf_float+0x1de>
 800684a:	2301      	movs	r3, #1
 800684c:	465a      	mov	r2, fp
 800684e:	4631      	mov	r1, r6
 8006850:	4628      	mov	r0, r5
 8006852:	47b8      	blx	r7
 8006854:	3001      	adds	r0, #1
 8006856:	f43f aef8 	beq.w	800664a <_printf_float+0xb6>
 800685a:	f10a 0a01 	add.w	sl, sl, #1
 800685e:	e7ee      	b.n	800683e <_printf_float+0x2aa>
 8006860:	7fefffff 	.word	0x7fefffff
 8006864:	0800bac2 	.word	0x0800bac2
 8006868:	0800bac6 	.word	0x0800bac6
 800686c:	0800baca 	.word	0x0800baca
 8006870:	0800bace 	.word	0x0800bace
 8006874:	0800bad2 	.word	0x0800bad2
 8006878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800687a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800687e:	4553      	cmp	r3, sl
 8006880:	bfa8      	it	ge
 8006882:	4653      	movge	r3, sl
 8006884:	2b00      	cmp	r3, #0
 8006886:	4699      	mov	r9, r3
 8006888:	dc36      	bgt.n	80068f8 <_printf_float+0x364>
 800688a:	f04f 0b00 	mov.w	fp, #0
 800688e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006892:	f104 021a 	add.w	r2, r4, #26
 8006896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006898:	930a      	str	r3, [sp, #40]	@ 0x28
 800689a:	eba3 0309 	sub.w	r3, r3, r9
 800689e:	455b      	cmp	r3, fp
 80068a0:	dc31      	bgt.n	8006906 <_printf_float+0x372>
 80068a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068a4:	459a      	cmp	sl, r3
 80068a6:	dc3a      	bgt.n	800691e <_printf_float+0x38a>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d437      	bmi.n	800691e <_printf_float+0x38a>
 80068ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068b0:	ebaa 0903 	sub.w	r9, sl, r3
 80068b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068b6:	ebaa 0303 	sub.w	r3, sl, r3
 80068ba:	4599      	cmp	r9, r3
 80068bc:	bfa8      	it	ge
 80068be:	4699      	movge	r9, r3
 80068c0:	f1b9 0f00 	cmp.w	r9, #0
 80068c4:	dc33      	bgt.n	800692e <_printf_float+0x39a>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068ce:	f104 0b1a 	add.w	fp, r4, #26
 80068d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068d4:	ebaa 0303 	sub.w	r3, sl, r3
 80068d8:	eba3 0309 	sub.w	r3, r3, r9
 80068dc:	4543      	cmp	r3, r8
 80068de:	f77f af7a 	ble.w	80067d6 <_printf_float+0x242>
 80068e2:	2301      	movs	r3, #1
 80068e4:	465a      	mov	r2, fp
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f aeac 	beq.w	800664a <_printf_float+0xb6>
 80068f2:	f108 0801 	add.w	r8, r8, #1
 80068f6:	e7ec      	b.n	80068d2 <_printf_float+0x33e>
 80068f8:	4642      	mov	r2, r8
 80068fa:	4631      	mov	r1, r6
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b8      	blx	r7
 8006900:	3001      	adds	r0, #1
 8006902:	d1c2      	bne.n	800688a <_printf_float+0x2f6>
 8006904:	e6a1      	b.n	800664a <_printf_float+0xb6>
 8006906:	2301      	movs	r3, #1
 8006908:	4631      	mov	r1, r6
 800690a:	4628      	mov	r0, r5
 800690c:	920a      	str	r2, [sp, #40]	@ 0x28
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f ae9a 	beq.w	800664a <_printf_float+0xb6>
 8006916:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006918:	f10b 0b01 	add.w	fp, fp, #1
 800691c:	e7bb      	b.n	8006896 <_printf_float+0x302>
 800691e:	4631      	mov	r1, r6
 8006920:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006924:	4628      	mov	r0, r5
 8006926:	47b8      	blx	r7
 8006928:	3001      	adds	r0, #1
 800692a:	d1c0      	bne.n	80068ae <_printf_float+0x31a>
 800692c:	e68d      	b.n	800664a <_printf_float+0xb6>
 800692e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006930:	464b      	mov	r3, r9
 8006932:	4631      	mov	r1, r6
 8006934:	4628      	mov	r0, r5
 8006936:	4442      	add	r2, r8
 8006938:	47b8      	blx	r7
 800693a:	3001      	adds	r0, #1
 800693c:	d1c3      	bne.n	80068c6 <_printf_float+0x332>
 800693e:	e684      	b.n	800664a <_printf_float+0xb6>
 8006940:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006944:	f1ba 0f01 	cmp.w	sl, #1
 8006948:	dc01      	bgt.n	800694e <_printf_float+0x3ba>
 800694a:	07db      	lsls	r3, r3, #31
 800694c:	d536      	bpl.n	80069bc <_printf_float+0x428>
 800694e:	2301      	movs	r3, #1
 8006950:	4642      	mov	r2, r8
 8006952:	4631      	mov	r1, r6
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	f43f ae76 	beq.w	800664a <_printf_float+0xb6>
 800695e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae6e 	beq.w	800664a <_printf_float+0xb6>
 800696e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006972:	2200      	movs	r2, #0
 8006974:	2300      	movs	r3, #0
 8006976:	f10a 3aff 	add.w	sl, sl, #4294967295
 800697a:	f7fa f815 	bl	80009a8 <__aeabi_dcmpeq>
 800697e:	b9c0      	cbnz	r0, 80069b2 <_printf_float+0x41e>
 8006980:	4653      	mov	r3, sl
 8006982:	f108 0201 	add.w	r2, r8, #1
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	d10c      	bne.n	80069aa <_printf_float+0x416>
 8006990:	e65b      	b.n	800664a <_printf_float+0xb6>
 8006992:	2301      	movs	r3, #1
 8006994:	465a      	mov	r2, fp
 8006996:	4631      	mov	r1, r6
 8006998:	4628      	mov	r0, r5
 800699a:	47b8      	blx	r7
 800699c:	3001      	adds	r0, #1
 800699e:	f43f ae54 	beq.w	800664a <_printf_float+0xb6>
 80069a2:	f108 0801 	add.w	r8, r8, #1
 80069a6:	45d0      	cmp	r8, sl
 80069a8:	dbf3      	blt.n	8006992 <_printf_float+0x3fe>
 80069aa:	464b      	mov	r3, r9
 80069ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80069b0:	e6e0      	b.n	8006774 <_printf_float+0x1e0>
 80069b2:	f04f 0800 	mov.w	r8, #0
 80069b6:	f104 0b1a 	add.w	fp, r4, #26
 80069ba:	e7f4      	b.n	80069a6 <_printf_float+0x412>
 80069bc:	2301      	movs	r3, #1
 80069be:	4642      	mov	r2, r8
 80069c0:	e7e1      	b.n	8006986 <_printf_float+0x3f2>
 80069c2:	2301      	movs	r3, #1
 80069c4:	464a      	mov	r2, r9
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f ae3c 	beq.w	800664a <_printf_float+0xb6>
 80069d2:	f108 0801 	add.w	r8, r8, #1
 80069d6:	68e3      	ldr	r3, [r4, #12]
 80069d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80069da:	1a5b      	subs	r3, r3, r1
 80069dc:	4543      	cmp	r3, r8
 80069de:	dcf0      	bgt.n	80069c2 <_printf_float+0x42e>
 80069e0:	e6fd      	b.n	80067de <_printf_float+0x24a>
 80069e2:	f04f 0800 	mov.w	r8, #0
 80069e6:	f104 0919 	add.w	r9, r4, #25
 80069ea:	e7f4      	b.n	80069d6 <_printf_float+0x442>

080069ec <_printf_common>:
 80069ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f0:	4616      	mov	r6, r2
 80069f2:	4698      	mov	r8, r3
 80069f4:	688a      	ldr	r2, [r1, #8]
 80069f6:	690b      	ldr	r3, [r1, #16]
 80069f8:	4607      	mov	r7, r0
 80069fa:	4293      	cmp	r3, r2
 80069fc:	bfb8      	it	lt
 80069fe:	4613      	movlt	r3, r2
 8006a00:	6033      	str	r3, [r6, #0]
 8006a02:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a06:	460c      	mov	r4, r1
 8006a08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a0c:	b10a      	cbz	r2, 8006a12 <_printf_common+0x26>
 8006a0e:	3301      	adds	r3, #1
 8006a10:	6033      	str	r3, [r6, #0]
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	0699      	lsls	r1, r3, #26
 8006a16:	bf42      	ittt	mi
 8006a18:	6833      	ldrmi	r3, [r6, #0]
 8006a1a:	3302      	addmi	r3, #2
 8006a1c:	6033      	strmi	r3, [r6, #0]
 8006a1e:	6825      	ldr	r5, [r4, #0]
 8006a20:	f015 0506 	ands.w	r5, r5, #6
 8006a24:	d106      	bne.n	8006a34 <_printf_common+0x48>
 8006a26:	f104 0a19 	add.w	sl, r4, #25
 8006a2a:	68e3      	ldr	r3, [r4, #12]
 8006a2c:	6832      	ldr	r2, [r6, #0]
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	dc2b      	bgt.n	8006a8c <_printf_common+0xa0>
 8006a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	3b00      	subs	r3, #0
 8006a3c:	bf18      	it	ne
 8006a3e:	2301      	movne	r3, #1
 8006a40:	0692      	lsls	r2, r2, #26
 8006a42:	d430      	bmi.n	8006aa6 <_printf_common+0xba>
 8006a44:	4641      	mov	r1, r8
 8006a46:	4638      	mov	r0, r7
 8006a48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a4c:	47c8      	blx	r9
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d023      	beq.n	8006a9a <_printf_common+0xae>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	6922      	ldr	r2, [r4, #16]
 8006a56:	f003 0306 	and.w	r3, r3, #6
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	bf14      	ite	ne
 8006a5e:	2500      	movne	r5, #0
 8006a60:	6833      	ldreq	r3, [r6, #0]
 8006a62:	f04f 0600 	mov.w	r6, #0
 8006a66:	bf08      	it	eq
 8006a68:	68e5      	ldreq	r5, [r4, #12]
 8006a6a:	f104 041a 	add.w	r4, r4, #26
 8006a6e:	bf08      	it	eq
 8006a70:	1aed      	subeq	r5, r5, r3
 8006a72:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006a76:	bf08      	it	eq
 8006a78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	bfc4      	itt	gt
 8006a80:	1a9b      	subgt	r3, r3, r2
 8006a82:	18ed      	addgt	r5, r5, r3
 8006a84:	42b5      	cmp	r5, r6
 8006a86:	d11a      	bne.n	8006abe <_printf_common+0xd2>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	e008      	b.n	8006a9e <_printf_common+0xb2>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4652      	mov	r2, sl
 8006a90:	4641      	mov	r1, r8
 8006a92:	4638      	mov	r0, r7
 8006a94:	47c8      	blx	r9
 8006a96:	3001      	adds	r0, #1
 8006a98:	d103      	bne.n	8006aa2 <_printf_common+0xb6>
 8006a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa2:	3501      	adds	r5, #1
 8006aa4:	e7c1      	b.n	8006a2a <_printf_common+0x3e>
 8006aa6:	2030      	movs	r0, #48	@ 0x30
 8006aa8:	18e1      	adds	r1, r4, r3
 8006aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aae:	1c5a      	adds	r2, r3, #1
 8006ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ab4:	4422      	add	r2, r4
 8006ab6:	3302      	adds	r3, #2
 8006ab8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006abc:	e7c2      	b.n	8006a44 <_printf_common+0x58>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	4641      	mov	r1, r8
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	47c8      	blx	r9
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d0e6      	beq.n	8006a9a <_printf_common+0xae>
 8006acc:	3601      	adds	r6, #1
 8006ace:	e7d9      	b.n	8006a84 <_printf_common+0x98>

08006ad0 <_printf_i>:
 8006ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad4:	7e0f      	ldrb	r7, [r1, #24]
 8006ad6:	4691      	mov	r9, r2
 8006ad8:	2f78      	cmp	r7, #120	@ 0x78
 8006ada:	4680      	mov	r8, r0
 8006adc:	460c      	mov	r4, r1
 8006ade:	469a      	mov	sl, r3
 8006ae0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ae6:	d807      	bhi.n	8006af8 <_printf_i+0x28>
 8006ae8:	2f62      	cmp	r7, #98	@ 0x62
 8006aea:	d80a      	bhi.n	8006b02 <_printf_i+0x32>
 8006aec:	2f00      	cmp	r7, #0
 8006aee:	f000 80d3 	beq.w	8006c98 <_printf_i+0x1c8>
 8006af2:	2f58      	cmp	r7, #88	@ 0x58
 8006af4:	f000 80ba 	beq.w	8006c6c <_printf_i+0x19c>
 8006af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b00:	e03a      	b.n	8006b78 <_printf_i+0xa8>
 8006b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b06:	2b15      	cmp	r3, #21
 8006b08:	d8f6      	bhi.n	8006af8 <_printf_i+0x28>
 8006b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8006b10 <_printf_i+0x40>)
 8006b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b10:	08006b69 	.word	0x08006b69
 8006b14:	08006b7d 	.word	0x08006b7d
 8006b18:	08006af9 	.word	0x08006af9
 8006b1c:	08006af9 	.word	0x08006af9
 8006b20:	08006af9 	.word	0x08006af9
 8006b24:	08006af9 	.word	0x08006af9
 8006b28:	08006b7d 	.word	0x08006b7d
 8006b2c:	08006af9 	.word	0x08006af9
 8006b30:	08006af9 	.word	0x08006af9
 8006b34:	08006af9 	.word	0x08006af9
 8006b38:	08006af9 	.word	0x08006af9
 8006b3c:	08006c7f 	.word	0x08006c7f
 8006b40:	08006ba7 	.word	0x08006ba7
 8006b44:	08006c39 	.word	0x08006c39
 8006b48:	08006af9 	.word	0x08006af9
 8006b4c:	08006af9 	.word	0x08006af9
 8006b50:	08006ca1 	.word	0x08006ca1
 8006b54:	08006af9 	.word	0x08006af9
 8006b58:	08006ba7 	.word	0x08006ba7
 8006b5c:	08006af9 	.word	0x08006af9
 8006b60:	08006af9 	.word	0x08006af9
 8006b64:	08006c41 	.word	0x08006c41
 8006b68:	6833      	ldr	r3, [r6, #0]
 8006b6a:	1d1a      	adds	r2, r3, #4
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6032      	str	r2, [r6, #0]
 8006b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e09e      	b.n	8006cba <_printf_i+0x1ea>
 8006b7c:	6833      	ldr	r3, [r6, #0]
 8006b7e:	6820      	ldr	r0, [r4, #0]
 8006b80:	1d19      	adds	r1, r3, #4
 8006b82:	6031      	str	r1, [r6, #0]
 8006b84:	0606      	lsls	r6, r0, #24
 8006b86:	d501      	bpl.n	8006b8c <_printf_i+0xbc>
 8006b88:	681d      	ldr	r5, [r3, #0]
 8006b8a:	e003      	b.n	8006b94 <_printf_i+0xc4>
 8006b8c:	0645      	lsls	r5, r0, #25
 8006b8e:	d5fb      	bpl.n	8006b88 <_printf_i+0xb8>
 8006b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b94:	2d00      	cmp	r5, #0
 8006b96:	da03      	bge.n	8006ba0 <_printf_i+0xd0>
 8006b98:	232d      	movs	r3, #45	@ 0x2d
 8006b9a:	426d      	negs	r5, r5
 8006b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ba0:	230a      	movs	r3, #10
 8006ba2:	4859      	ldr	r0, [pc, #356]	@ (8006d08 <_printf_i+0x238>)
 8006ba4:	e011      	b.n	8006bca <_printf_i+0xfa>
 8006ba6:	6821      	ldr	r1, [r4, #0]
 8006ba8:	6833      	ldr	r3, [r6, #0]
 8006baa:	0608      	lsls	r0, r1, #24
 8006bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bb0:	d402      	bmi.n	8006bb8 <_printf_i+0xe8>
 8006bb2:	0649      	lsls	r1, r1, #25
 8006bb4:	bf48      	it	mi
 8006bb6:	b2ad      	uxthmi	r5, r5
 8006bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bba:	6033      	str	r3, [r6, #0]
 8006bbc:	bf14      	ite	ne
 8006bbe:	230a      	movne	r3, #10
 8006bc0:	2308      	moveq	r3, #8
 8006bc2:	4851      	ldr	r0, [pc, #324]	@ (8006d08 <_printf_i+0x238>)
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bca:	6866      	ldr	r6, [r4, #4]
 8006bcc:	2e00      	cmp	r6, #0
 8006bce:	bfa8      	it	ge
 8006bd0:	6821      	ldrge	r1, [r4, #0]
 8006bd2:	60a6      	str	r6, [r4, #8]
 8006bd4:	bfa4      	itt	ge
 8006bd6:	f021 0104 	bicge.w	r1, r1, #4
 8006bda:	6021      	strge	r1, [r4, #0]
 8006bdc:	b90d      	cbnz	r5, 8006be2 <_printf_i+0x112>
 8006bde:	2e00      	cmp	r6, #0
 8006be0:	d04b      	beq.n	8006c7a <_printf_i+0x1aa>
 8006be2:	4616      	mov	r6, r2
 8006be4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006be8:	fb03 5711 	mls	r7, r3, r1, r5
 8006bec:	5dc7      	ldrb	r7, [r0, r7]
 8006bee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bf2:	462f      	mov	r7, r5
 8006bf4:	42bb      	cmp	r3, r7
 8006bf6:	460d      	mov	r5, r1
 8006bf8:	d9f4      	bls.n	8006be4 <_printf_i+0x114>
 8006bfa:	2b08      	cmp	r3, #8
 8006bfc:	d10b      	bne.n	8006c16 <_printf_i+0x146>
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	07df      	lsls	r7, r3, #31
 8006c02:	d508      	bpl.n	8006c16 <_printf_i+0x146>
 8006c04:	6923      	ldr	r3, [r4, #16]
 8006c06:	6861      	ldr	r1, [r4, #4]
 8006c08:	4299      	cmp	r1, r3
 8006c0a:	bfde      	ittt	le
 8006c0c:	2330      	movle	r3, #48	@ 0x30
 8006c0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c16:	1b92      	subs	r2, r2, r6
 8006c18:	6122      	str	r2, [r4, #16]
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	4640      	mov	r0, r8
 8006c20:	f8cd a000 	str.w	sl, [sp]
 8006c24:	aa03      	add	r2, sp, #12
 8006c26:	f7ff fee1 	bl	80069ec <_printf_common>
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	d14a      	bne.n	8006cc4 <_printf_i+0x1f4>
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	b004      	add	sp, #16
 8006c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	f043 0320 	orr.w	r3, r3, #32
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	2778      	movs	r7, #120	@ 0x78
 8006c42:	4832      	ldr	r0, [pc, #200]	@ (8006d0c <_printf_i+0x23c>)
 8006c44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	6831      	ldr	r1, [r6, #0]
 8006c4c:	061f      	lsls	r7, r3, #24
 8006c4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c52:	d402      	bmi.n	8006c5a <_printf_i+0x18a>
 8006c54:	065f      	lsls	r7, r3, #25
 8006c56:	bf48      	it	mi
 8006c58:	b2ad      	uxthmi	r5, r5
 8006c5a:	6031      	str	r1, [r6, #0]
 8006c5c:	07d9      	lsls	r1, r3, #31
 8006c5e:	bf44      	itt	mi
 8006c60:	f043 0320 	orrmi.w	r3, r3, #32
 8006c64:	6023      	strmi	r3, [r4, #0]
 8006c66:	b11d      	cbz	r5, 8006c70 <_printf_i+0x1a0>
 8006c68:	2310      	movs	r3, #16
 8006c6a:	e7ab      	b.n	8006bc4 <_printf_i+0xf4>
 8006c6c:	4826      	ldr	r0, [pc, #152]	@ (8006d08 <_printf_i+0x238>)
 8006c6e:	e7e9      	b.n	8006c44 <_printf_i+0x174>
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	f023 0320 	bic.w	r3, r3, #32
 8006c76:	6023      	str	r3, [r4, #0]
 8006c78:	e7f6      	b.n	8006c68 <_printf_i+0x198>
 8006c7a:	4616      	mov	r6, r2
 8006c7c:	e7bd      	b.n	8006bfa <_printf_i+0x12a>
 8006c7e:	6833      	ldr	r3, [r6, #0]
 8006c80:	6825      	ldr	r5, [r4, #0]
 8006c82:	1d18      	adds	r0, r3, #4
 8006c84:	6961      	ldr	r1, [r4, #20]
 8006c86:	6030      	str	r0, [r6, #0]
 8006c88:	062e      	lsls	r6, r5, #24
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	d501      	bpl.n	8006c92 <_printf_i+0x1c2>
 8006c8e:	6019      	str	r1, [r3, #0]
 8006c90:	e002      	b.n	8006c98 <_printf_i+0x1c8>
 8006c92:	0668      	lsls	r0, r5, #25
 8006c94:	d5fb      	bpl.n	8006c8e <_printf_i+0x1be>
 8006c96:	8019      	strh	r1, [r3, #0]
 8006c98:	2300      	movs	r3, #0
 8006c9a:	4616      	mov	r6, r2
 8006c9c:	6123      	str	r3, [r4, #16]
 8006c9e:	e7bc      	b.n	8006c1a <_printf_i+0x14a>
 8006ca0:	6833      	ldr	r3, [r6, #0]
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	1d1a      	adds	r2, r3, #4
 8006ca6:	6032      	str	r2, [r6, #0]
 8006ca8:	681e      	ldr	r6, [r3, #0]
 8006caa:	6862      	ldr	r2, [r4, #4]
 8006cac:	4630      	mov	r0, r6
 8006cae:	f000 fc18 	bl	80074e2 <memchr>
 8006cb2:	b108      	cbz	r0, 8006cb8 <_printf_i+0x1e8>
 8006cb4:	1b80      	subs	r0, r0, r6
 8006cb6:	6060      	str	r0, [r4, #4]
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	6123      	str	r3, [r4, #16]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cc2:	e7aa      	b.n	8006c1a <_printf_i+0x14a>
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	4640      	mov	r0, r8
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	47d0      	blx	sl
 8006cce:	3001      	adds	r0, #1
 8006cd0:	d0ad      	beq.n	8006c2e <_printf_i+0x15e>
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	079b      	lsls	r3, r3, #30
 8006cd6:	d413      	bmi.n	8006d00 <_printf_i+0x230>
 8006cd8:	68e0      	ldr	r0, [r4, #12]
 8006cda:	9b03      	ldr	r3, [sp, #12]
 8006cdc:	4298      	cmp	r0, r3
 8006cde:	bfb8      	it	lt
 8006ce0:	4618      	movlt	r0, r3
 8006ce2:	e7a6      	b.n	8006c32 <_printf_i+0x162>
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	4632      	mov	r2, r6
 8006ce8:	4649      	mov	r1, r9
 8006cea:	4640      	mov	r0, r8
 8006cec:	47d0      	blx	sl
 8006cee:	3001      	adds	r0, #1
 8006cf0:	d09d      	beq.n	8006c2e <_printf_i+0x15e>
 8006cf2:	3501      	adds	r5, #1
 8006cf4:	68e3      	ldr	r3, [r4, #12]
 8006cf6:	9903      	ldr	r1, [sp, #12]
 8006cf8:	1a5b      	subs	r3, r3, r1
 8006cfa:	42ab      	cmp	r3, r5
 8006cfc:	dcf2      	bgt.n	8006ce4 <_printf_i+0x214>
 8006cfe:	e7eb      	b.n	8006cd8 <_printf_i+0x208>
 8006d00:	2500      	movs	r5, #0
 8006d02:	f104 0619 	add.w	r6, r4, #25
 8006d06:	e7f5      	b.n	8006cf4 <_printf_i+0x224>
 8006d08:	0800bad4 	.word	0x0800bad4
 8006d0c:	0800bae5 	.word	0x0800bae5

08006d10 <_scanf_float>:
 8006d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d14:	b087      	sub	sp, #28
 8006d16:	9303      	str	r3, [sp, #12]
 8006d18:	688b      	ldr	r3, [r1, #8]
 8006d1a:	4617      	mov	r7, r2
 8006d1c:	1e5a      	subs	r2, r3, #1
 8006d1e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006d22:	bf82      	ittt	hi
 8006d24:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006d28:	eb03 0b05 	addhi.w	fp, r3, r5
 8006d2c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006d30:	460a      	mov	r2, r1
 8006d32:	f04f 0500 	mov.w	r5, #0
 8006d36:	bf88      	it	hi
 8006d38:	608b      	strhi	r3, [r1, #8]
 8006d3a:	680b      	ldr	r3, [r1, #0]
 8006d3c:	4680      	mov	r8, r0
 8006d3e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006d42:	f842 3b1c 	str.w	r3, [r2], #28
 8006d46:	460c      	mov	r4, r1
 8006d48:	bf98      	it	ls
 8006d4a:	f04f 0b00 	movls.w	fp, #0
 8006d4e:	4616      	mov	r6, r2
 8006d50:	46aa      	mov	sl, r5
 8006d52:	46a9      	mov	r9, r5
 8006d54:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006d58:	9201      	str	r2, [sp, #4]
 8006d5a:	9502      	str	r5, [sp, #8]
 8006d5c:	68a2      	ldr	r2, [r4, #8]
 8006d5e:	b152      	cbz	r2, 8006d76 <_scanf_float+0x66>
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	2b4e      	cmp	r3, #78	@ 0x4e
 8006d66:	d865      	bhi.n	8006e34 <_scanf_float+0x124>
 8006d68:	2b40      	cmp	r3, #64	@ 0x40
 8006d6a:	d83d      	bhi.n	8006de8 <_scanf_float+0xd8>
 8006d6c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006d70:	b2c8      	uxtb	r0, r1
 8006d72:	280e      	cmp	r0, #14
 8006d74:	d93b      	bls.n	8006dee <_scanf_float+0xde>
 8006d76:	f1b9 0f00 	cmp.w	r9, #0
 8006d7a:	d003      	beq.n	8006d84 <_scanf_float+0x74>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d88:	f1ba 0f01 	cmp.w	sl, #1
 8006d8c:	f200 8118 	bhi.w	8006fc0 <_scanf_float+0x2b0>
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	429e      	cmp	r6, r3
 8006d94:	f200 8109 	bhi.w	8006faa <_scanf_float+0x29a>
 8006d98:	2001      	movs	r0, #1
 8006d9a:	b007      	add	sp, #28
 8006d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006da4:	2a0d      	cmp	r2, #13
 8006da6:	d8e6      	bhi.n	8006d76 <_scanf_float+0x66>
 8006da8:	a101      	add	r1, pc, #4	@ (adr r1, 8006db0 <_scanf_float+0xa0>)
 8006daa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006ef7 	.word	0x08006ef7
 8006db4:	08006d77 	.word	0x08006d77
 8006db8:	08006d77 	.word	0x08006d77
 8006dbc:	08006d77 	.word	0x08006d77
 8006dc0:	08006f57 	.word	0x08006f57
 8006dc4:	08006f2f 	.word	0x08006f2f
 8006dc8:	08006d77 	.word	0x08006d77
 8006dcc:	08006d77 	.word	0x08006d77
 8006dd0:	08006f05 	.word	0x08006f05
 8006dd4:	08006d77 	.word	0x08006d77
 8006dd8:	08006d77 	.word	0x08006d77
 8006ddc:	08006d77 	.word	0x08006d77
 8006de0:	08006d77 	.word	0x08006d77
 8006de4:	08006ebd 	.word	0x08006ebd
 8006de8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006dec:	e7da      	b.n	8006da4 <_scanf_float+0x94>
 8006dee:	290e      	cmp	r1, #14
 8006df0:	d8c1      	bhi.n	8006d76 <_scanf_float+0x66>
 8006df2:	a001      	add	r0, pc, #4	@ (adr r0, 8006df8 <_scanf_float+0xe8>)
 8006df4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006df8:	08006ead 	.word	0x08006ead
 8006dfc:	08006d77 	.word	0x08006d77
 8006e00:	08006ead 	.word	0x08006ead
 8006e04:	08006f43 	.word	0x08006f43
 8006e08:	08006d77 	.word	0x08006d77
 8006e0c:	08006e55 	.word	0x08006e55
 8006e10:	08006e93 	.word	0x08006e93
 8006e14:	08006e93 	.word	0x08006e93
 8006e18:	08006e93 	.word	0x08006e93
 8006e1c:	08006e93 	.word	0x08006e93
 8006e20:	08006e93 	.word	0x08006e93
 8006e24:	08006e93 	.word	0x08006e93
 8006e28:	08006e93 	.word	0x08006e93
 8006e2c:	08006e93 	.word	0x08006e93
 8006e30:	08006e93 	.word	0x08006e93
 8006e34:	2b6e      	cmp	r3, #110	@ 0x6e
 8006e36:	d809      	bhi.n	8006e4c <_scanf_float+0x13c>
 8006e38:	2b60      	cmp	r3, #96	@ 0x60
 8006e3a:	d8b1      	bhi.n	8006da0 <_scanf_float+0x90>
 8006e3c:	2b54      	cmp	r3, #84	@ 0x54
 8006e3e:	d07b      	beq.n	8006f38 <_scanf_float+0x228>
 8006e40:	2b59      	cmp	r3, #89	@ 0x59
 8006e42:	d198      	bne.n	8006d76 <_scanf_float+0x66>
 8006e44:	2d07      	cmp	r5, #7
 8006e46:	d196      	bne.n	8006d76 <_scanf_float+0x66>
 8006e48:	2508      	movs	r5, #8
 8006e4a:	e02c      	b.n	8006ea6 <_scanf_float+0x196>
 8006e4c:	2b74      	cmp	r3, #116	@ 0x74
 8006e4e:	d073      	beq.n	8006f38 <_scanf_float+0x228>
 8006e50:	2b79      	cmp	r3, #121	@ 0x79
 8006e52:	e7f6      	b.n	8006e42 <_scanf_float+0x132>
 8006e54:	6821      	ldr	r1, [r4, #0]
 8006e56:	05c8      	lsls	r0, r1, #23
 8006e58:	d51b      	bpl.n	8006e92 <_scanf_float+0x182>
 8006e5a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006e5e:	6021      	str	r1, [r4, #0]
 8006e60:	f109 0901 	add.w	r9, r9, #1
 8006e64:	f1bb 0f00 	cmp.w	fp, #0
 8006e68:	d003      	beq.n	8006e72 <_scanf_float+0x162>
 8006e6a:	3201      	adds	r2, #1
 8006e6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e70:	60a2      	str	r2, [r4, #8]
 8006e72:	68a3      	ldr	r3, [r4, #8]
 8006e74:	3b01      	subs	r3, #1
 8006e76:	60a3      	str	r3, [r4, #8]
 8006e78:	6923      	ldr	r3, [r4, #16]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	6123      	str	r3, [r4, #16]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	607b      	str	r3, [r7, #4]
 8006e86:	f340 8087 	ble.w	8006f98 <_scanf_float+0x288>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	603b      	str	r3, [r7, #0]
 8006e90:	e764      	b.n	8006d5c <_scanf_float+0x4c>
 8006e92:	eb1a 0105 	adds.w	r1, sl, r5
 8006e96:	f47f af6e 	bne.w	8006d76 <_scanf_float+0x66>
 8006e9a:	460d      	mov	r5, r1
 8006e9c:	468a      	mov	sl, r1
 8006e9e:	6822      	ldr	r2, [r4, #0]
 8006ea0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006ea4:	6022      	str	r2, [r4, #0]
 8006ea6:	f806 3b01 	strb.w	r3, [r6], #1
 8006eaa:	e7e2      	b.n	8006e72 <_scanf_float+0x162>
 8006eac:	6822      	ldr	r2, [r4, #0]
 8006eae:	0610      	lsls	r0, r2, #24
 8006eb0:	f57f af61 	bpl.w	8006d76 <_scanf_float+0x66>
 8006eb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006eb8:	6022      	str	r2, [r4, #0]
 8006eba:	e7f4      	b.n	8006ea6 <_scanf_float+0x196>
 8006ebc:	f1ba 0f00 	cmp.w	sl, #0
 8006ec0:	d10e      	bne.n	8006ee0 <_scanf_float+0x1d0>
 8006ec2:	f1b9 0f00 	cmp.w	r9, #0
 8006ec6:	d10e      	bne.n	8006ee6 <_scanf_float+0x1d6>
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ece:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ed2:	d108      	bne.n	8006ee6 <_scanf_float+0x1d6>
 8006ed4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ed8:	f04f 0a01 	mov.w	sl, #1
 8006edc:	6022      	str	r2, [r4, #0]
 8006ede:	e7e2      	b.n	8006ea6 <_scanf_float+0x196>
 8006ee0:	f1ba 0f02 	cmp.w	sl, #2
 8006ee4:	d055      	beq.n	8006f92 <_scanf_float+0x282>
 8006ee6:	2d01      	cmp	r5, #1
 8006ee8:	d002      	beq.n	8006ef0 <_scanf_float+0x1e0>
 8006eea:	2d04      	cmp	r5, #4
 8006eec:	f47f af43 	bne.w	8006d76 <_scanf_float+0x66>
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	b2ed      	uxtb	r5, r5
 8006ef4:	e7d7      	b.n	8006ea6 <_scanf_float+0x196>
 8006ef6:	f1ba 0f01 	cmp.w	sl, #1
 8006efa:	f47f af3c 	bne.w	8006d76 <_scanf_float+0x66>
 8006efe:	f04f 0a02 	mov.w	sl, #2
 8006f02:	e7d0      	b.n	8006ea6 <_scanf_float+0x196>
 8006f04:	b97d      	cbnz	r5, 8006f26 <_scanf_float+0x216>
 8006f06:	f1b9 0f00 	cmp.w	r9, #0
 8006f0a:	f47f af37 	bne.w	8006d7c <_scanf_float+0x6c>
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006f14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006f18:	f040 8103 	bne.w	8007122 <_scanf_float+0x412>
 8006f1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f20:	2501      	movs	r5, #1
 8006f22:	6022      	str	r2, [r4, #0]
 8006f24:	e7bf      	b.n	8006ea6 <_scanf_float+0x196>
 8006f26:	2d03      	cmp	r5, #3
 8006f28:	d0e2      	beq.n	8006ef0 <_scanf_float+0x1e0>
 8006f2a:	2d05      	cmp	r5, #5
 8006f2c:	e7de      	b.n	8006eec <_scanf_float+0x1dc>
 8006f2e:	2d02      	cmp	r5, #2
 8006f30:	f47f af21 	bne.w	8006d76 <_scanf_float+0x66>
 8006f34:	2503      	movs	r5, #3
 8006f36:	e7b6      	b.n	8006ea6 <_scanf_float+0x196>
 8006f38:	2d06      	cmp	r5, #6
 8006f3a:	f47f af1c 	bne.w	8006d76 <_scanf_float+0x66>
 8006f3e:	2507      	movs	r5, #7
 8006f40:	e7b1      	b.n	8006ea6 <_scanf_float+0x196>
 8006f42:	6822      	ldr	r2, [r4, #0]
 8006f44:	0591      	lsls	r1, r2, #22
 8006f46:	f57f af16 	bpl.w	8006d76 <_scanf_float+0x66>
 8006f4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006f4e:	6022      	str	r2, [r4, #0]
 8006f50:	f8cd 9008 	str.w	r9, [sp, #8]
 8006f54:	e7a7      	b.n	8006ea6 <_scanf_float+0x196>
 8006f56:	6822      	ldr	r2, [r4, #0]
 8006f58:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006f5c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006f60:	d006      	beq.n	8006f70 <_scanf_float+0x260>
 8006f62:	0550      	lsls	r0, r2, #21
 8006f64:	f57f af07 	bpl.w	8006d76 <_scanf_float+0x66>
 8006f68:	f1b9 0f00 	cmp.w	r9, #0
 8006f6c:	f000 80d9 	beq.w	8007122 <_scanf_float+0x412>
 8006f70:	0591      	lsls	r1, r2, #22
 8006f72:	bf58      	it	pl
 8006f74:	9902      	ldrpl	r1, [sp, #8]
 8006f76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f7a:	bf58      	it	pl
 8006f7c:	eba9 0101 	subpl.w	r1, r9, r1
 8006f80:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006f84:	f04f 0900 	mov.w	r9, #0
 8006f88:	bf58      	it	pl
 8006f8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f8e:	6022      	str	r2, [r4, #0]
 8006f90:	e789      	b.n	8006ea6 <_scanf_float+0x196>
 8006f92:	f04f 0a03 	mov.w	sl, #3
 8006f96:	e786      	b.n	8006ea6 <_scanf_float+0x196>
 8006f98:	4639      	mov	r1, r7
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006fa0:	4798      	blx	r3
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	f43f aeda 	beq.w	8006d5c <_scanf_float+0x4c>
 8006fa8:	e6e5      	b.n	8006d76 <_scanf_float+0x66>
 8006faa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fae:	463a      	mov	r2, r7
 8006fb0:	4640      	mov	r0, r8
 8006fb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fb6:	4798      	blx	r3
 8006fb8:	6923      	ldr	r3, [r4, #16]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	6123      	str	r3, [r4, #16]
 8006fbe:	e6e7      	b.n	8006d90 <_scanf_float+0x80>
 8006fc0:	1e6b      	subs	r3, r5, #1
 8006fc2:	2b06      	cmp	r3, #6
 8006fc4:	d824      	bhi.n	8007010 <_scanf_float+0x300>
 8006fc6:	2d02      	cmp	r5, #2
 8006fc8:	d836      	bhi.n	8007038 <_scanf_float+0x328>
 8006fca:	9b01      	ldr	r3, [sp, #4]
 8006fcc:	429e      	cmp	r6, r3
 8006fce:	f67f aee3 	bls.w	8006d98 <_scanf_float+0x88>
 8006fd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fd6:	463a      	mov	r2, r7
 8006fd8:	4640      	mov	r0, r8
 8006fda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fde:	4798      	blx	r3
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	6123      	str	r3, [r4, #16]
 8006fe6:	e7f0      	b.n	8006fca <_scanf_float+0x2ba>
 8006fe8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fec:	463a      	mov	r2, r7
 8006fee:	4640      	mov	r0, r8
 8006ff0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006ff4:	4798      	blx	r3
 8006ff6:	6923      	ldr	r3, [r4, #16]
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	6123      	str	r3, [r4, #16]
 8006ffc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007000:	fa5f fa8a 	uxtb.w	sl, sl
 8007004:	f1ba 0f02 	cmp.w	sl, #2
 8007008:	d1ee      	bne.n	8006fe8 <_scanf_float+0x2d8>
 800700a:	3d03      	subs	r5, #3
 800700c:	b2ed      	uxtb	r5, r5
 800700e:	1b76      	subs	r6, r6, r5
 8007010:	6823      	ldr	r3, [r4, #0]
 8007012:	05da      	lsls	r2, r3, #23
 8007014:	d530      	bpl.n	8007078 <_scanf_float+0x368>
 8007016:	055b      	lsls	r3, r3, #21
 8007018:	d511      	bpl.n	800703e <_scanf_float+0x32e>
 800701a:	9b01      	ldr	r3, [sp, #4]
 800701c:	429e      	cmp	r6, r3
 800701e:	f67f aebb 	bls.w	8006d98 <_scanf_float+0x88>
 8007022:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007026:	463a      	mov	r2, r7
 8007028:	4640      	mov	r0, r8
 800702a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800702e:	4798      	blx	r3
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	3b01      	subs	r3, #1
 8007034:	6123      	str	r3, [r4, #16]
 8007036:	e7f0      	b.n	800701a <_scanf_float+0x30a>
 8007038:	46aa      	mov	sl, r5
 800703a:	46b3      	mov	fp, r6
 800703c:	e7de      	b.n	8006ffc <_scanf_float+0x2ec>
 800703e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007042:	6923      	ldr	r3, [r4, #16]
 8007044:	2965      	cmp	r1, #101	@ 0x65
 8007046:	f103 33ff 	add.w	r3, r3, #4294967295
 800704a:	f106 35ff 	add.w	r5, r6, #4294967295
 800704e:	6123      	str	r3, [r4, #16]
 8007050:	d00c      	beq.n	800706c <_scanf_float+0x35c>
 8007052:	2945      	cmp	r1, #69	@ 0x45
 8007054:	d00a      	beq.n	800706c <_scanf_float+0x35c>
 8007056:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800705a:	463a      	mov	r2, r7
 800705c:	4640      	mov	r0, r8
 800705e:	4798      	blx	r3
 8007060:	6923      	ldr	r3, [r4, #16]
 8007062:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007066:	3b01      	subs	r3, #1
 8007068:	1eb5      	subs	r5, r6, #2
 800706a:	6123      	str	r3, [r4, #16]
 800706c:	463a      	mov	r2, r7
 800706e:	4640      	mov	r0, r8
 8007070:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007074:	4798      	blx	r3
 8007076:	462e      	mov	r6, r5
 8007078:	6822      	ldr	r2, [r4, #0]
 800707a:	f012 0210 	ands.w	r2, r2, #16
 800707e:	d001      	beq.n	8007084 <_scanf_float+0x374>
 8007080:	2000      	movs	r0, #0
 8007082:	e68a      	b.n	8006d9a <_scanf_float+0x8a>
 8007084:	7032      	strb	r2, [r6, #0]
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800708c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007090:	d11c      	bne.n	80070cc <_scanf_float+0x3bc>
 8007092:	9b02      	ldr	r3, [sp, #8]
 8007094:	454b      	cmp	r3, r9
 8007096:	eba3 0209 	sub.w	r2, r3, r9
 800709a:	d123      	bne.n	80070e4 <_scanf_float+0x3d4>
 800709c:	2200      	movs	r2, #0
 800709e:	4640      	mov	r0, r8
 80070a0:	9901      	ldr	r1, [sp, #4]
 80070a2:	f002 fc21 	bl	80098e8 <_strtod_r>
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	6825      	ldr	r5, [r4, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f015 0f02 	tst.w	r5, #2
 80070b0:	4606      	mov	r6, r0
 80070b2:	460f      	mov	r7, r1
 80070b4:	f103 0204 	add.w	r2, r3, #4
 80070b8:	d01f      	beq.n	80070fa <_scanf_float+0x3ea>
 80070ba:	9903      	ldr	r1, [sp, #12]
 80070bc:	600a      	str	r2, [r1, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	e9c3 6700 	strd	r6, r7, [r3]
 80070c4:	68e3      	ldr	r3, [r4, #12]
 80070c6:	3301      	adds	r3, #1
 80070c8:	60e3      	str	r3, [r4, #12]
 80070ca:	e7d9      	b.n	8007080 <_scanf_float+0x370>
 80070cc:	9b04      	ldr	r3, [sp, #16]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d0e4      	beq.n	800709c <_scanf_float+0x38c>
 80070d2:	9905      	ldr	r1, [sp, #20]
 80070d4:	230a      	movs	r3, #10
 80070d6:	4640      	mov	r0, r8
 80070d8:	3101      	adds	r1, #1
 80070da:	f002 fc85 	bl	80099e8 <_strtol_r>
 80070de:	9b04      	ldr	r3, [sp, #16]
 80070e0:	9e05      	ldr	r6, [sp, #20]
 80070e2:	1ac2      	subs	r2, r0, r3
 80070e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80070e8:	429e      	cmp	r6, r3
 80070ea:	bf28      	it	cs
 80070ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80070f0:	4630      	mov	r0, r6
 80070f2:	490d      	ldr	r1, [pc, #52]	@ (8007128 <_scanf_float+0x418>)
 80070f4:	f000 f912 	bl	800731c <siprintf>
 80070f8:	e7d0      	b.n	800709c <_scanf_float+0x38c>
 80070fa:	076d      	lsls	r5, r5, #29
 80070fc:	d4dd      	bmi.n	80070ba <_scanf_float+0x3aa>
 80070fe:	9d03      	ldr	r5, [sp, #12]
 8007100:	602a      	str	r2, [r5, #0]
 8007102:	681d      	ldr	r5, [r3, #0]
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	f7f9 fc80 	bl	8000a0c <__aeabi_dcmpun>
 800710c:	b120      	cbz	r0, 8007118 <_scanf_float+0x408>
 800710e:	4807      	ldr	r0, [pc, #28]	@ (800712c <_scanf_float+0x41c>)
 8007110:	f000 f9f6 	bl	8007500 <nanf>
 8007114:	6028      	str	r0, [r5, #0]
 8007116:	e7d5      	b.n	80070c4 <_scanf_float+0x3b4>
 8007118:	4630      	mov	r0, r6
 800711a:	4639      	mov	r1, r7
 800711c:	f7f9 fcd4 	bl	8000ac8 <__aeabi_d2f>
 8007120:	e7f8      	b.n	8007114 <_scanf_float+0x404>
 8007122:	f04f 0900 	mov.w	r9, #0
 8007126:	e62d      	b.n	8006d84 <_scanf_float+0x74>
 8007128:	0800baf6 	.word	0x0800baf6
 800712c:	0800be8d 	.word	0x0800be8d

08007130 <std>:
 8007130:	2300      	movs	r3, #0
 8007132:	b510      	push	{r4, lr}
 8007134:	4604      	mov	r4, r0
 8007136:	e9c0 3300 	strd	r3, r3, [r0]
 800713a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800713e:	6083      	str	r3, [r0, #8]
 8007140:	8181      	strh	r1, [r0, #12]
 8007142:	6643      	str	r3, [r0, #100]	@ 0x64
 8007144:	81c2      	strh	r2, [r0, #14]
 8007146:	6183      	str	r3, [r0, #24]
 8007148:	4619      	mov	r1, r3
 800714a:	2208      	movs	r2, #8
 800714c:	305c      	adds	r0, #92	@ 0x5c
 800714e:	f000 f948 	bl	80073e2 <memset>
 8007152:	4b0d      	ldr	r3, [pc, #52]	@ (8007188 <std+0x58>)
 8007154:	6224      	str	r4, [r4, #32]
 8007156:	6263      	str	r3, [r4, #36]	@ 0x24
 8007158:	4b0c      	ldr	r3, [pc, #48]	@ (800718c <std+0x5c>)
 800715a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800715c:	4b0c      	ldr	r3, [pc, #48]	@ (8007190 <std+0x60>)
 800715e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007160:	4b0c      	ldr	r3, [pc, #48]	@ (8007194 <std+0x64>)
 8007162:	6323      	str	r3, [r4, #48]	@ 0x30
 8007164:	4b0c      	ldr	r3, [pc, #48]	@ (8007198 <std+0x68>)
 8007166:	429c      	cmp	r4, r3
 8007168:	d006      	beq.n	8007178 <std+0x48>
 800716a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800716e:	4294      	cmp	r4, r2
 8007170:	d002      	beq.n	8007178 <std+0x48>
 8007172:	33d0      	adds	r3, #208	@ 0xd0
 8007174:	429c      	cmp	r4, r3
 8007176:	d105      	bne.n	8007184 <std+0x54>
 8007178:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800717c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007180:	f000 b9ac 	b.w	80074dc <__retarget_lock_init_recursive>
 8007184:	bd10      	pop	{r4, pc}
 8007186:	bf00      	nop
 8007188:	0800735d 	.word	0x0800735d
 800718c:	0800737f 	.word	0x0800737f
 8007190:	080073b7 	.word	0x080073b7
 8007194:	080073db 	.word	0x080073db
 8007198:	200003ec 	.word	0x200003ec

0800719c <stdio_exit_handler>:
 800719c:	4a02      	ldr	r2, [pc, #8]	@ (80071a8 <stdio_exit_handler+0xc>)
 800719e:	4903      	ldr	r1, [pc, #12]	@ (80071ac <stdio_exit_handler+0x10>)
 80071a0:	4803      	ldr	r0, [pc, #12]	@ (80071b0 <stdio_exit_handler+0x14>)
 80071a2:	f000 b869 	b.w	8007278 <_fwalk_sglue>
 80071a6:	bf00      	nop
 80071a8:	2000000c 	.word	0x2000000c
 80071ac:	08009d9d 	.word	0x08009d9d
 80071b0:	2000001c 	.word	0x2000001c

080071b4 <cleanup_stdio>:
 80071b4:	6841      	ldr	r1, [r0, #4]
 80071b6:	4b0c      	ldr	r3, [pc, #48]	@ (80071e8 <cleanup_stdio+0x34>)
 80071b8:	b510      	push	{r4, lr}
 80071ba:	4299      	cmp	r1, r3
 80071bc:	4604      	mov	r4, r0
 80071be:	d001      	beq.n	80071c4 <cleanup_stdio+0x10>
 80071c0:	f002 fdec 	bl	8009d9c <_fflush_r>
 80071c4:	68a1      	ldr	r1, [r4, #8]
 80071c6:	4b09      	ldr	r3, [pc, #36]	@ (80071ec <cleanup_stdio+0x38>)
 80071c8:	4299      	cmp	r1, r3
 80071ca:	d002      	beq.n	80071d2 <cleanup_stdio+0x1e>
 80071cc:	4620      	mov	r0, r4
 80071ce:	f002 fde5 	bl	8009d9c <_fflush_r>
 80071d2:	68e1      	ldr	r1, [r4, #12]
 80071d4:	4b06      	ldr	r3, [pc, #24]	@ (80071f0 <cleanup_stdio+0x3c>)
 80071d6:	4299      	cmp	r1, r3
 80071d8:	d004      	beq.n	80071e4 <cleanup_stdio+0x30>
 80071da:	4620      	mov	r0, r4
 80071dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e0:	f002 bddc 	b.w	8009d9c <_fflush_r>
 80071e4:	bd10      	pop	{r4, pc}
 80071e6:	bf00      	nop
 80071e8:	200003ec 	.word	0x200003ec
 80071ec:	20000454 	.word	0x20000454
 80071f0:	200004bc 	.word	0x200004bc

080071f4 <global_stdio_init.part.0>:
 80071f4:	b510      	push	{r4, lr}
 80071f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <global_stdio_init.part.0+0x30>)
 80071f8:	4c0b      	ldr	r4, [pc, #44]	@ (8007228 <global_stdio_init.part.0+0x34>)
 80071fa:	4a0c      	ldr	r2, [pc, #48]	@ (800722c <global_stdio_init.part.0+0x38>)
 80071fc:	4620      	mov	r0, r4
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	2104      	movs	r1, #4
 8007202:	2200      	movs	r2, #0
 8007204:	f7ff ff94 	bl	8007130 <std>
 8007208:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800720c:	2201      	movs	r2, #1
 800720e:	2109      	movs	r1, #9
 8007210:	f7ff ff8e 	bl	8007130 <std>
 8007214:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007218:	2202      	movs	r2, #2
 800721a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800721e:	2112      	movs	r1, #18
 8007220:	f7ff bf86 	b.w	8007130 <std>
 8007224:	20000524 	.word	0x20000524
 8007228:	200003ec 	.word	0x200003ec
 800722c:	0800719d 	.word	0x0800719d

08007230 <__sfp_lock_acquire>:
 8007230:	4801      	ldr	r0, [pc, #4]	@ (8007238 <__sfp_lock_acquire+0x8>)
 8007232:	f000 b954 	b.w	80074de <__retarget_lock_acquire_recursive>
 8007236:	bf00      	nop
 8007238:	2000052d 	.word	0x2000052d

0800723c <__sfp_lock_release>:
 800723c:	4801      	ldr	r0, [pc, #4]	@ (8007244 <__sfp_lock_release+0x8>)
 800723e:	f000 b94f 	b.w	80074e0 <__retarget_lock_release_recursive>
 8007242:	bf00      	nop
 8007244:	2000052d 	.word	0x2000052d

08007248 <__sinit>:
 8007248:	b510      	push	{r4, lr}
 800724a:	4604      	mov	r4, r0
 800724c:	f7ff fff0 	bl	8007230 <__sfp_lock_acquire>
 8007250:	6a23      	ldr	r3, [r4, #32]
 8007252:	b11b      	cbz	r3, 800725c <__sinit+0x14>
 8007254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007258:	f7ff bff0 	b.w	800723c <__sfp_lock_release>
 800725c:	4b04      	ldr	r3, [pc, #16]	@ (8007270 <__sinit+0x28>)
 800725e:	6223      	str	r3, [r4, #32]
 8007260:	4b04      	ldr	r3, [pc, #16]	@ (8007274 <__sinit+0x2c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1f5      	bne.n	8007254 <__sinit+0xc>
 8007268:	f7ff ffc4 	bl	80071f4 <global_stdio_init.part.0>
 800726c:	e7f2      	b.n	8007254 <__sinit+0xc>
 800726e:	bf00      	nop
 8007270:	080071b5 	.word	0x080071b5
 8007274:	20000524 	.word	0x20000524

08007278 <_fwalk_sglue>:
 8007278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800727c:	4607      	mov	r7, r0
 800727e:	4688      	mov	r8, r1
 8007280:	4614      	mov	r4, r2
 8007282:	2600      	movs	r6, #0
 8007284:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007288:	f1b9 0901 	subs.w	r9, r9, #1
 800728c:	d505      	bpl.n	800729a <_fwalk_sglue+0x22>
 800728e:	6824      	ldr	r4, [r4, #0]
 8007290:	2c00      	cmp	r4, #0
 8007292:	d1f7      	bne.n	8007284 <_fwalk_sglue+0xc>
 8007294:	4630      	mov	r0, r6
 8007296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800729a:	89ab      	ldrh	r3, [r5, #12]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d907      	bls.n	80072b0 <_fwalk_sglue+0x38>
 80072a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072a4:	3301      	adds	r3, #1
 80072a6:	d003      	beq.n	80072b0 <_fwalk_sglue+0x38>
 80072a8:	4629      	mov	r1, r5
 80072aa:	4638      	mov	r0, r7
 80072ac:	47c0      	blx	r8
 80072ae:	4306      	orrs	r6, r0
 80072b0:	3568      	adds	r5, #104	@ 0x68
 80072b2:	e7e9      	b.n	8007288 <_fwalk_sglue+0x10>

080072b4 <sniprintf>:
 80072b4:	b40c      	push	{r2, r3}
 80072b6:	b530      	push	{r4, r5, lr}
 80072b8:	4b17      	ldr	r3, [pc, #92]	@ (8007318 <sniprintf+0x64>)
 80072ba:	1e0c      	subs	r4, r1, #0
 80072bc:	681d      	ldr	r5, [r3, #0]
 80072be:	b09d      	sub	sp, #116	@ 0x74
 80072c0:	da08      	bge.n	80072d4 <sniprintf+0x20>
 80072c2:	238b      	movs	r3, #139	@ 0x8b
 80072c4:	f04f 30ff 	mov.w	r0, #4294967295
 80072c8:	602b      	str	r3, [r5, #0]
 80072ca:	b01d      	add	sp, #116	@ 0x74
 80072cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072d0:	b002      	add	sp, #8
 80072d2:	4770      	bx	lr
 80072d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80072d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80072dc:	bf0c      	ite	eq
 80072de:	4623      	moveq	r3, r4
 80072e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80072e4:	9304      	str	r3, [sp, #16]
 80072e6:	9307      	str	r3, [sp, #28]
 80072e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80072ec:	9002      	str	r0, [sp, #8]
 80072ee:	9006      	str	r0, [sp, #24]
 80072f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80072f4:	4628      	mov	r0, r5
 80072f6:	ab21      	add	r3, sp, #132	@ 0x84
 80072f8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80072fa:	a902      	add	r1, sp, #8
 80072fc:	9301      	str	r3, [sp, #4]
 80072fe:	f002 fbd1 	bl	8009aa4 <_svfiprintf_r>
 8007302:	1c43      	adds	r3, r0, #1
 8007304:	bfbc      	itt	lt
 8007306:	238b      	movlt	r3, #139	@ 0x8b
 8007308:	602b      	strlt	r3, [r5, #0]
 800730a:	2c00      	cmp	r4, #0
 800730c:	d0dd      	beq.n	80072ca <sniprintf+0x16>
 800730e:	2200      	movs	r2, #0
 8007310:	9b02      	ldr	r3, [sp, #8]
 8007312:	701a      	strb	r2, [r3, #0]
 8007314:	e7d9      	b.n	80072ca <sniprintf+0x16>
 8007316:	bf00      	nop
 8007318:	20000018 	.word	0x20000018

0800731c <siprintf>:
 800731c:	b40e      	push	{r1, r2, r3}
 800731e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007322:	b500      	push	{lr}
 8007324:	b09c      	sub	sp, #112	@ 0x70
 8007326:	ab1d      	add	r3, sp, #116	@ 0x74
 8007328:	9002      	str	r0, [sp, #8]
 800732a:	9006      	str	r0, [sp, #24]
 800732c:	9107      	str	r1, [sp, #28]
 800732e:	9104      	str	r1, [sp, #16]
 8007330:	4808      	ldr	r0, [pc, #32]	@ (8007354 <siprintf+0x38>)
 8007332:	4909      	ldr	r1, [pc, #36]	@ (8007358 <siprintf+0x3c>)
 8007334:	f853 2b04 	ldr.w	r2, [r3], #4
 8007338:	9105      	str	r1, [sp, #20]
 800733a:	6800      	ldr	r0, [r0, #0]
 800733c:	a902      	add	r1, sp, #8
 800733e:	9301      	str	r3, [sp, #4]
 8007340:	f002 fbb0 	bl	8009aa4 <_svfiprintf_r>
 8007344:	2200      	movs	r2, #0
 8007346:	9b02      	ldr	r3, [sp, #8]
 8007348:	701a      	strb	r2, [r3, #0]
 800734a:	b01c      	add	sp, #112	@ 0x70
 800734c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007350:	b003      	add	sp, #12
 8007352:	4770      	bx	lr
 8007354:	20000018 	.word	0x20000018
 8007358:	ffff0208 	.word	0xffff0208

0800735c <__sread>:
 800735c:	b510      	push	{r4, lr}
 800735e:	460c      	mov	r4, r1
 8007360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007364:	f000 f86c 	bl	8007440 <_read_r>
 8007368:	2800      	cmp	r0, #0
 800736a:	bfab      	itete	ge
 800736c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800736e:	89a3      	ldrhlt	r3, [r4, #12]
 8007370:	181b      	addge	r3, r3, r0
 8007372:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007376:	bfac      	ite	ge
 8007378:	6563      	strge	r3, [r4, #84]	@ 0x54
 800737a:	81a3      	strhlt	r3, [r4, #12]
 800737c:	bd10      	pop	{r4, pc}

0800737e <__swrite>:
 800737e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007382:	461f      	mov	r7, r3
 8007384:	898b      	ldrh	r3, [r1, #12]
 8007386:	4605      	mov	r5, r0
 8007388:	05db      	lsls	r3, r3, #23
 800738a:	460c      	mov	r4, r1
 800738c:	4616      	mov	r6, r2
 800738e:	d505      	bpl.n	800739c <__swrite+0x1e>
 8007390:	2302      	movs	r3, #2
 8007392:	2200      	movs	r2, #0
 8007394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007398:	f000 f840 	bl	800741c <_lseek_r>
 800739c:	89a3      	ldrh	r3, [r4, #12]
 800739e:	4632      	mov	r2, r6
 80073a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073a4:	81a3      	strh	r3, [r4, #12]
 80073a6:	4628      	mov	r0, r5
 80073a8:	463b      	mov	r3, r7
 80073aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073b2:	f000 b857 	b.w	8007464 <_write_r>

080073b6 <__sseek>:
 80073b6:	b510      	push	{r4, lr}
 80073b8:	460c      	mov	r4, r1
 80073ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073be:	f000 f82d 	bl	800741c <_lseek_r>
 80073c2:	1c43      	adds	r3, r0, #1
 80073c4:	89a3      	ldrh	r3, [r4, #12]
 80073c6:	bf15      	itete	ne
 80073c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80073ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80073ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80073d2:	81a3      	strheq	r3, [r4, #12]
 80073d4:	bf18      	it	ne
 80073d6:	81a3      	strhne	r3, [r4, #12]
 80073d8:	bd10      	pop	{r4, pc}

080073da <__sclose>:
 80073da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073de:	f000 b80d 	b.w	80073fc <_close_r>

080073e2 <memset>:
 80073e2:	4603      	mov	r3, r0
 80073e4:	4402      	add	r2, r0
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d100      	bne.n	80073ec <memset+0xa>
 80073ea:	4770      	bx	lr
 80073ec:	f803 1b01 	strb.w	r1, [r3], #1
 80073f0:	e7f9      	b.n	80073e6 <memset+0x4>
	...

080073f4 <_localeconv_r>:
 80073f4:	4800      	ldr	r0, [pc, #0]	@ (80073f8 <_localeconv_r+0x4>)
 80073f6:	4770      	bx	lr
 80073f8:	20000158 	.word	0x20000158

080073fc <_close_r>:
 80073fc:	b538      	push	{r3, r4, r5, lr}
 80073fe:	2300      	movs	r3, #0
 8007400:	4d05      	ldr	r5, [pc, #20]	@ (8007418 <_close_r+0x1c>)
 8007402:	4604      	mov	r4, r0
 8007404:	4608      	mov	r0, r1
 8007406:	602b      	str	r3, [r5, #0]
 8007408:	f7fa fd6f 	bl	8001eea <_close>
 800740c:	1c43      	adds	r3, r0, #1
 800740e:	d102      	bne.n	8007416 <_close_r+0x1a>
 8007410:	682b      	ldr	r3, [r5, #0]
 8007412:	b103      	cbz	r3, 8007416 <_close_r+0x1a>
 8007414:	6023      	str	r3, [r4, #0]
 8007416:	bd38      	pop	{r3, r4, r5, pc}
 8007418:	20000528 	.word	0x20000528

0800741c <_lseek_r>:
 800741c:	b538      	push	{r3, r4, r5, lr}
 800741e:	4604      	mov	r4, r0
 8007420:	4608      	mov	r0, r1
 8007422:	4611      	mov	r1, r2
 8007424:	2200      	movs	r2, #0
 8007426:	4d05      	ldr	r5, [pc, #20]	@ (800743c <_lseek_r+0x20>)
 8007428:	602a      	str	r2, [r5, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	f7fa fd81 	bl	8001f32 <_lseek>
 8007430:	1c43      	adds	r3, r0, #1
 8007432:	d102      	bne.n	800743a <_lseek_r+0x1e>
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	b103      	cbz	r3, 800743a <_lseek_r+0x1e>
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	bd38      	pop	{r3, r4, r5, pc}
 800743c:	20000528 	.word	0x20000528

08007440 <_read_r>:
 8007440:	b538      	push	{r3, r4, r5, lr}
 8007442:	4604      	mov	r4, r0
 8007444:	4608      	mov	r0, r1
 8007446:	4611      	mov	r1, r2
 8007448:	2200      	movs	r2, #0
 800744a:	4d05      	ldr	r5, [pc, #20]	@ (8007460 <_read_r+0x20>)
 800744c:	602a      	str	r2, [r5, #0]
 800744e:	461a      	mov	r2, r3
 8007450:	f7fa fd12 	bl	8001e78 <_read>
 8007454:	1c43      	adds	r3, r0, #1
 8007456:	d102      	bne.n	800745e <_read_r+0x1e>
 8007458:	682b      	ldr	r3, [r5, #0]
 800745a:	b103      	cbz	r3, 800745e <_read_r+0x1e>
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	bd38      	pop	{r3, r4, r5, pc}
 8007460:	20000528 	.word	0x20000528

08007464 <_write_r>:
 8007464:	b538      	push	{r3, r4, r5, lr}
 8007466:	4604      	mov	r4, r0
 8007468:	4608      	mov	r0, r1
 800746a:	4611      	mov	r1, r2
 800746c:	2200      	movs	r2, #0
 800746e:	4d05      	ldr	r5, [pc, #20]	@ (8007484 <_write_r+0x20>)
 8007470:	602a      	str	r2, [r5, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	f7fa fd1d 	bl	8001eb2 <_write>
 8007478:	1c43      	adds	r3, r0, #1
 800747a:	d102      	bne.n	8007482 <_write_r+0x1e>
 800747c:	682b      	ldr	r3, [r5, #0]
 800747e:	b103      	cbz	r3, 8007482 <_write_r+0x1e>
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	20000528 	.word	0x20000528

08007488 <__errno>:
 8007488:	4b01      	ldr	r3, [pc, #4]	@ (8007490 <__errno+0x8>)
 800748a:	6818      	ldr	r0, [r3, #0]
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	20000018 	.word	0x20000018

08007494 <__libc_init_array>:
 8007494:	b570      	push	{r4, r5, r6, lr}
 8007496:	2600      	movs	r6, #0
 8007498:	4d0c      	ldr	r5, [pc, #48]	@ (80074cc <__libc_init_array+0x38>)
 800749a:	4c0d      	ldr	r4, [pc, #52]	@ (80074d0 <__libc_init_array+0x3c>)
 800749c:	1b64      	subs	r4, r4, r5
 800749e:	10a4      	asrs	r4, r4, #2
 80074a0:	42a6      	cmp	r6, r4
 80074a2:	d109      	bne.n	80074b8 <__libc_init_array+0x24>
 80074a4:	f004 fa74 	bl	800b990 <_init>
 80074a8:	2600      	movs	r6, #0
 80074aa:	4d0a      	ldr	r5, [pc, #40]	@ (80074d4 <__libc_init_array+0x40>)
 80074ac:	4c0a      	ldr	r4, [pc, #40]	@ (80074d8 <__libc_init_array+0x44>)
 80074ae:	1b64      	subs	r4, r4, r5
 80074b0:	10a4      	asrs	r4, r4, #2
 80074b2:	42a6      	cmp	r6, r4
 80074b4:	d105      	bne.n	80074c2 <__libc_init_array+0x2e>
 80074b6:	bd70      	pop	{r4, r5, r6, pc}
 80074b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074bc:	4798      	blx	r3
 80074be:	3601      	adds	r6, #1
 80074c0:	e7ee      	b.n	80074a0 <__libc_init_array+0xc>
 80074c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074c6:	4798      	blx	r3
 80074c8:	3601      	adds	r6, #1
 80074ca:	e7f2      	b.n	80074b2 <__libc_init_array+0x1e>
 80074cc:	0800bf28 	.word	0x0800bf28
 80074d0:	0800bf28 	.word	0x0800bf28
 80074d4:	0800bf28 	.word	0x0800bf28
 80074d8:	0800bf2c 	.word	0x0800bf2c

080074dc <__retarget_lock_init_recursive>:
 80074dc:	4770      	bx	lr

080074de <__retarget_lock_acquire_recursive>:
 80074de:	4770      	bx	lr

080074e0 <__retarget_lock_release_recursive>:
 80074e0:	4770      	bx	lr

080074e2 <memchr>:
 80074e2:	4603      	mov	r3, r0
 80074e4:	b510      	push	{r4, lr}
 80074e6:	b2c9      	uxtb	r1, r1
 80074e8:	4402      	add	r2, r0
 80074ea:	4293      	cmp	r3, r2
 80074ec:	4618      	mov	r0, r3
 80074ee:	d101      	bne.n	80074f4 <memchr+0x12>
 80074f0:	2000      	movs	r0, #0
 80074f2:	e003      	b.n	80074fc <memchr+0x1a>
 80074f4:	7804      	ldrb	r4, [r0, #0]
 80074f6:	3301      	adds	r3, #1
 80074f8:	428c      	cmp	r4, r1
 80074fa:	d1f6      	bne.n	80074ea <memchr+0x8>
 80074fc:	bd10      	pop	{r4, pc}
	...

08007500 <nanf>:
 8007500:	4800      	ldr	r0, [pc, #0]	@ (8007504 <nanf+0x4>)
 8007502:	4770      	bx	lr
 8007504:	7fc00000 	.word	0x7fc00000

08007508 <quorem>:
 8007508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	6903      	ldr	r3, [r0, #16]
 800750e:	690c      	ldr	r4, [r1, #16]
 8007510:	4607      	mov	r7, r0
 8007512:	42a3      	cmp	r3, r4
 8007514:	db7e      	blt.n	8007614 <quorem+0x10c>
 8007516:	3c01      	subs	r4, #1
 8007518:	00a3      	lsls	r3, r4, #2
 800751a:	f100 0514 	add.w	r5, r0, #20
 800751e:	f101 0814 	add.w	r8, r1, #20
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800752e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007532:	3301      	adds	r3, #1
 8007534:	429a      	cmp	r2, r3
 8007536:	fbb2 f6f3 	udiv	r6, r2, r3
 800753a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800753e:	d32e      	bcc.n	800759e <quorem+0x96>
 8007540:	f04f 0a00 	mov.w	sl, #0
 8007544:	46c4      	mov	ip, r8
 8007546:	46ae      	mov	lr, r5
 8007548:	46d3      	mov	fp, sl
 800754a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800754e:	b298      	uxth	r0, r3
 8007550:	fb06 a000 	mla	r0, r6, r0, sl
 8007554:	0c1b      	lsrs	r3, r3, #16
 8007556:	0c02      	lsrs	r2, r0, #16
 8007558:	fb06 2303 	mla	r3, r6, r3, r2
 800755c:	f8de 2000 	ldr.w	r2, [lr]
 8007560:	b280      	uxth	r0, r0
 8007562:	b292      	uxth	r2, r2
 8007564:	1a12      	subs	r2, r2, r0
 8007566:	445a      	add	r2, fp
 8007568:	f8de 0000 	ldr.w	r0, [lr]
 800756c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007570:	b29b      	uxth	r3, r3
 8007572:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007576:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800757a:	b292      	uxth	r2, r2
 800757c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007580:	45e1      	cmp	r9, ip
 8007582:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007586:	f84e 2b04 	str.w	r2, [lr], #4
 800758a:	d2de      	bcs.n	800754a <quorem+0x42>
 800758c:	9b00      	ldr	r3, [sp, #0]
 800758e:	58eb      	ldr	r3, [r5, r3]
 8007590:	b92b      	cbnz	r3, 800759e <quorem+0x96>
 8007592:	9b01      	ldr	r3, [sp, #4]
 8007594:	3b04      	subs	r3, #4
 8007596:	429d      	cmp	r5, r3
 8007598:	461a      	mov	r2, r3
 800759a:	d32f      	bcc.n	80075fc <quorem+0xf4>
 800759c:	613c      	str	r4, [r7, #16]
 800759e:	4638      	mov	r0, r7
 80075a0:	f001 f9c2 	bl	8008928 <__mcmp>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	db25      	blt.n	80075f4 <quorem+0xec>
 80075a8:	4629      	mov	r1, r5
 80075aa:	2000      	movs	r0, #0
 80075ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80075b0:	f8d1 c000 	ldr.w	ip, [r1]
 80075b4:	fa1f fe82 	uxth.w	lr, r2
 80075b8:	fa1f f38c 	uxth.w	r3, ip
 80075bc:	eba3 030e 	sub.w	r3, r3, lr
 80075c0:	4403      	add	r3, r0
 80075c2:	0c12      	lsrs	r2, r2, #16
 80075c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80075c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075d2:	45c1      	cmp	r9, r8
 80075d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80075d8:	f841 3b04 	str.w	r3, [r1], #4
 80075dc:	d2e6      	bcs.n	80075ac <quorem+0xa4>
 80075de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075e6:	b922      	cbnz	r2, 80075f2 <quorem+0xea>
 80075e8:	3b04      	subs	r3, #4
 80075ea:	429d      	cmp	r5, r3
 80075ec:	461a      	mov	r2, r3
 80075ee:	d30b      	bcc.n	8007608 <quorem+0x100>
 80075f0:	613c      	str	r4, [r7, #16]
 80075f2:	3601      	adds	r6, #1
 80075f4:	4630      	mov	r0, r6
 80075f6:	b003      	add	sp, #12
 80075f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fc:	6812      	ldr	r2, [r2, #0]
 80075fe:	3b04      	subs	r3, #4
 8007600:	2a00      	cmp	r2, #0
 8007602:	d1cb      	bne.n	800759c <quorem+0x94>
 8007604:	3c01      	subs	r4, #1
 8007606:	e7c6      	b.n	8007596 <quorem+0x8e>
 8007608:	6812      	ldr	r2, [r2, #0]
 800760a:	3b04      	subs	r3, #4
 800760c:	2a00      	cmp	r2, #0
 800760e:	d1ef      	bne.n	80075f0 <quorem+0xe8>
 8007610:	3c01      	subs	r4, #1
 8007612:	e7ea      	b.n	80075ea <quorem+0xe2>
 8007614:	2000      	movs	r0, #0
 8007616:	e7ee      	b.n	80075f6 <quorem+0xee>

08007618 <_dtoa_r>:
 8007618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761c:	4614      	mov	r4, r2
 800761e:	461d      	mov	r5, r3
 8007620:	69c7      	ldr	r7, [r0, #28]
 8007622:	b097      	sub	sp, #92	@ 0x5c
 8007624:	4683      	mov	fp, r0
 8007626:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800762a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800762c:	b97f      	cbnz	r7, 800764e <_dtoa_r+0x36>
 800762e:	2010      	movs	r0, #16
 8007630:	f000 fe02 	bl	8008238 <malloc>
 8007634:	4602      	mov	r2, r0
 8007636:	f8cb 001c 	str.w	r0, [fp, #28]
 800763a:	b920      	cbnz	r0, 8007646 <_dtoa_r+0x2e>
 800763c:	21ef      	movs	r1, #239	@ 0xef
 800763e:	4ba8      	ldr	r3, [pc, #672]	@ (80078e0 <_dtoa_r+0x2c8>)
 8007640:	48a8      	ldr	r0, [pc, #672]	@ (80078e4 <_dtoa_r+0x2cc>)
 8007642:	f002 fc23 	bl	8009e8c <__assert_func>
 8007646:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800764a:	6007      	str	r7, [r0, #0]
 800764c:	60c7      	str	r7, [r0, #12]
 800764e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007652:	6819      	ldr	r1, [r3, #0]
 8007654:	b159      	cbz	r1, 800766e <_dtoa_r+0x56>
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	2301      	movs	r3, #1
 800765a:	4093      	lsls	r3, r2
 800765c:	604a      	str	r2, [r1, #4]
 800765e:	608b      	str	r3, [r1, #8]
 8007660:	4658      	mov	r0, fp
 8007662:	f000 fedf 	bl	8008424 <_Bfree>
 8007666:	2200      	movs	r2, #0
 8007668:	f8db 301c 	ldr.w	r3, [fp, #28]
 800766c:	601a      	str	r2, [r3, #0]
 800766e:	1e2b      	subs	r3, r5, #0
 8007670:	bfaf      	iteee	ge
 8007672:	2300      	movge	r3, #0
 8007674:	2201      	movlt	r2, #1
 8007676:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800767a:	9303      	strlt	r3, [sp, #12]
 800767c:	bfa8      	it	ge
 800767e:	6033      	strge	r3, [r6, #0]
 8007680:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007684:	4b98      	ldr	r3, [pc, #608]	@ (80078e8 <_dtoa_r+0x2d0>)
 8007686:	bfb8      	it	lt
 8007688:	6032      	strlt	r2, [r6, #0]
 800768a:	ea33 0308 	bics.w	r3, r3, r8
 800768e:	d112      	bne.n	80076b6 <_dtoa_r+0x9e>
 8007690:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007694:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800769c:	4323      	orrs	r3, r4
 800769e:	f000 8550 	beq.w	8008142 <_dtoa_r+0xb2a>
 80076a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80076a4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80078ec <_dtoa_r+0x2d4>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f000 8552 	beq.w	8008152 <_dtoa_r+0xb3a>
 80076ae:	f10a 0303 	add.w	r3, sl, #3
 80076b2:	f000 bd4c 	b.w	800814e <_dtoa_r+0xb36>
 80076b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80076be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076c2:	2200      	movs	r2, #0
 80076c4:	2300      	movs	r3, #0
 80076c6:	f7f9 f96f 	bl	80009a8 <__aeabi_dcmpeq>
 80076ca:	4607      	mov	r7, r0
 80076cc:	b158      	cbz	r0, 80076e6 <_dtoa_r+0xce>
 80076ce:	2301      	movs	r3, #1
 80076d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80076d6:	b113      	cbz	r3, 80076de <_dtoa_r+0xc6>
 80076d8:	4b85      	ldr	r3, [pc, #532]	@ (80078f0 <_dtoa_r+0x2d8>)
 80076da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80076dc:	6013      	str	r3, [r2, #0]
 80076de:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80078f4 <_dtoa_r+0x2dc>
 80076e2:	f000 bd36 	b.w	8008152 <_dtoa_r+0xb3a>
 80076e6:	ab14      	add	r3, sp, #80	@ 0x50
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	ab15      	add	r3, sp, #84	@ 0x54
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	4658      	mov	r0, fp
 80076f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80076f4:	f001 fa30 	bl	8008b58 <__d2b>
 80076f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80076fc:	4681      	mov	r9, r0
 80076fe:	2e00      	cmp	r6, #0
 8007700:	d077      	beq.n	80077f2 <_dtoa_r+0x1da>
 8007702:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007706:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007708:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800770c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007710:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007714:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007718:	9712      	str	r7, [sp, #72]	@ 0x48
 800771a:	4619      	mov	r1, r3
 800771c:	2200      	movs	r2, #0
 800771e:	4b76      	ldr	r3, [pc, #472]	@ (80078f8 <_dtoa_r+0x2e0>)
 8007720:	f7f8 fd22 	bl	8000168 <__aeabi_dsub>
 8007724:	a368      	add	r3, pc, #416	@ (adr r3, 80078c8 <_dtoa_r+0x2b0>)
 8007726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772a:	f7f8 fed5 	bl	80004d8 <__aeabi_dmul>
 800772e:	a368      	add	r3, pc, #416	@ (adr r3, 80078d0 <_dtoa_r+0x2b8>)
 8007730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007734:	f7f8 fd1a 	bl	800016c <__adddf3>
 8007738:	4604      	mov	r4, r0
 800773a:	4630      	mov	r0, r6
 800773c:	460d      	mov	r5, r1
 800773e:	f7f8 fe61 	bl	8000404 <__aeabi_i2d>
 8007742:	a365      	add	r3, pc, #404	@ (adr r3, 80078d8 <_dtoa_r+0x2c0>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f7f8 fec6 	bl	80004d8 <__aeabi_dmul>
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	4620      	mov	r0, r4
 8007752:	4629      	mov	r1, r5
 8007754:	f7f8 fd0a 	bl	800016c <__adddf3>
 8007758:	4604      	mov	r4, r0
 800775a:	460d      	mov	r5, r1
 800775c:	f7f9 f96c 	bl	8000a38 <__aeabi_d2iz>
 8007760:	2200      	movs	r2, #0
 8007762:	4607      	mov	r7, r0
 8007764:	2300      	movs	r3, #0
 8007766:	4620      	mov	r0, r4
 8007768:	4629      	mov	r1, r5
 800776a:	f7f9 f927 	bl	80009bc <__aeabi_dcmplt>
 800776e:	b140      	cbz	r0, 8007782 <_dtoa_r+0x16a>
 8007770:	4638      	mov	r0, r7
 8007772:	f7f8 fe47 	bl	8000404 <__aeabi_i2d>
 8007776:	4622      	mov	r2, r4
 8007778:	462b      	mov	r3, r5
 800777a:	f7f9 f915 	bl	80009a8 <__aeabi_dcmpeq>
 800777e:	b900      	cbnz	r0, 8007782 <_dtoa_r+0x16a>
 8007780:	3f01      	subs	r7, #1
 8007782:	2f16      	cmp	r7, #22
 8007784:	d853      	bhi.n	800782e <_dtoa_r+0x216>
 8007786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800778a:	4b5c      	ldr	r3, [pc, #368]	@ (80078fc <_dtoa_r+0x2e4>)
 800778c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	f7f9 f912 	bl	80009bc <__aeabi_dcmplt>
 8007798:	2800      	cmp	r0, #0
 800779a:	d04a      	beq.n	8007832 <_dtoa_r+0x21a>
 800779c:	2300      	movs	r3, #0
 800779e:	3f01      	subs	r7, #1
 80077a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80077a4:	1b9b      	subs	r3, r3, r6
 80077a6:	1e5a      	subs	r2, r3, #1
 80077a8:	bf46      	itte	mi
 80077aa:	f1c3 0801 	rsbmi	r8, r3, #1
 80077ae:	2300      	movmi	r3, #0
 80077b0:	f04f 0800 	movpl.w	r8, #0
 80077b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80077b6:	bf48      	it	mi
 80077b8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80077ba:	2f00      	cmp	r7, #0
 80077bc:	db3b      	blt.n	8007836 <_dtoa_r+0x21e>
 80077be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c0:	970e      	str	r7, [sp, #56]	@ 0x38
 80077c2:	443b      	add	r3, r7
 80077c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80077c6:	2300      	movs	r3, #0
 80077c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80077ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077cc:	2b09      	cmp	r3, #9
 80077ce:	d866      	bhi.n	800789e <_dtoa_r+0x286>
 80077d0:	2b05      	cmp	r3, #5
 80077d2:	bfc4      	itt	gt
 80077d4:	3b04      	subgt	r3, #4
 80077d6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80077d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077da:	bfc8      	it	gt
 80077dc:	2400      	movgt	r4, #0
 80077de:	f1a3 0302 	sub.w	r3, r3, #2
 80077e2:	bfd8      	it	le
 80077e4:	2401      	movle	r4, #1
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d864      	bhi.n	80078b4 <_dtoa_r+0x29c>
 80077ea:	e8df f003 	tbb	[pc, r3]
 80077ee:	382b      	.short	0x382b
 80077f0:	5636      	.short	0x5636
 80077f2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80077f6:	441e      	add	r6, r3
 80077f8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077fc:	2b20      	cmp	r3, #32
 80077fe:	bfc1      	itttt	gt
 8007800:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007804:	fa08 f803 	lslgt.w	r8, r8, r3
 8007808:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800780c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007810:	bfd6      	itet	le
 8007812:	f1c3 0320 	rsble	r3, r3, #32
 8007816:	ea48 0003 	orrgt.w	r0, r8, r3
 800781a:	fa04 f003 	lslle.w	r0, r4, r3
 800781e:	f7f8 fde1 	bl	80003e4 <__aeabi_ui2d>
 8007822:	2201      	movs	r2, #1
 8007824:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007828:	3e01      	subs	r6, #1
 800782a:	9212      	str	r2, [sp, #72]	@ 0x48
 800782c:	e775      	b.n	800771a <_dtoa_r+0x102>
 800782e:	2301      	movs	r3, #1
 8007830:	e7b6      	b.n	80077a0 <_dtoa_r+0x188>
 8007832:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007834:	e7b5      	b.n	80077a2 <_dtoa_r+0x18a>
 8007836:	427b      	negs	r3, r7
 8007838:	930a      	str	r3, [sp, #40]	@ 0x28
 800783a:	2300      	movs	r3, #0
 800783c:	eba8 0807 	sub.w	r8, r8, r7
 8007840:	930e      	str	r3, [sp, #56]	@ 0x38
 8007842:	e7c2      	b.n	80077ca <_dtoa_r+0x1b2>
 8007844:	2300      	movs	r3, #0
 8007846:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007848:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800784a:	2b00      	cmp	r3, #0
 800784c:	dc35      	bgt.n	80078ba <_dtoa_r+0x2a2>
 800784e:	2301      	movs	r3, #1
 8007850:	461a      	mov	r2, r3
 8007852:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007856:	9221      	str	r2, [sp, #132]	@ 0x84
 8007858:	e00b      	b.n	8007872 <_dtoa_r+0x25a>
 800785a:	2301      	movs	r3, #1
 800785c:	e7f3      	b.n	8007846 <_dtoa_r+0x22e>
 800785e:	2300      	movs	r3, #0
 8007860:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007862:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007864:	18fb      	adds	r3, r7, r3
 8007866:	9308      	str	r3, [sp, #32]
 8007868:	3301      	adds	r3, #1
 800786a:	2b01      	cmp	r3, #1
 800786c:	9307      	str	r3, [sp, #28]
 800786e:	bfb8      	it	lt
 8007870:	2301      	movlt	r3, #1
 8007872:	2100      	movs	r1, #0
 8007874:	2204      	movs	r2, #4
 8007876:	f8db 001c 	ldr.w	r0, [fp, #28]
 800787a:	f102 0514 	add.w	r5, r2, #20
 800787e:	429d      	cmp	r5, r3
 8007880:	d91f      	bls.n	80078c2 <_dtoa_r+0x2aa>
 8007882:	6041      	str	r1, [r0, #4]
 8007884:	4658      	mov	r0, fp
 8007886:	f000 fd8d 	bl	80083a4 <_Balloc>
 800788a:	4682      	mov	sl, r0
 800788c:	2800      	cmp	r0, #0
 800788e:	d139      	bne.n	8007904 <_dtoa_r+0x2ec>
 8007890:	4602      	mov	r2, r0
 8007892:	f240 11af 	movw	r1, #431	@ 0x1af
 8007896:	4b1a      	ldr	r3, [pc, #104]	@ (8007900 <_dtoa_r+0x2e8>)
 8007898:	e6d2      	b.n	8007640 <_dtoa_r+0x28>
 800789a:	2301      	movs	r3, #1
 800789c:	e7e0      	b.n	8007860 <_dtoa_r+0x248>
 800789e:	2401      	movs	r4, #1
 80078a0:	2300      	movs	r3, #0
 80078a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80078a4:	9320      	str	r3, [sp, #128]	@ 0x80
 80078a6:	f04f 33ff 	mov.w	r3, #4294967295
 80078aa:	2200      	movs	r2, #0
 80078ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80078b0:	2312      	movs	r3, #18
 80078b2:	e7d0      	b.n	8007856 <_dtoa_r+0x23e>
 80078b4:	2301      	movs	r3, #1
 80078b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078b8:	e7f5      	b.n	80078a6 <_dtoa_r+0x28e>
 80078ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078bc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80078c0:	e7d7      	b.n	8007872 <_dtoa_r+0x25a>
 80078c2:	3101      	adds	r1, #1
 80078c4:	0052      	lsls	r2, r2, #1
 80078c6:	e7d8      	b.n	800787a <_dtoa_r+0x262>
 80078c8:	636f4361 	.word	0x636f4361
 80078cc:	3fd287a7 	.word	0x3fd287a7
 80078d0:	8b60c8b3 	.word	0x8b60c8b3
 80078d4:	3fc68a28 	.word	0x3fc68a28
 80078d8:	509f79fb 	.word	0x509f79fb
 80078dc:	3fd34413 	.word	0x3fd34413
 80078e0:	0800bb08 	.word	0x0800bb08
 80078e4:	0800bb1f 	.word	0x0800bb1f
 80078e8:	7ff00000 	.word	0x7ff00000
 80078ec:	0800bb04 	.word	0x0800bb04
 80078f0:	0800bad3 	.word	0x0800bad3
 80078f4:	0800bad2 	.word	0x0800bad2
 80078f8:	3ff80000 	.word	0x3ff80000
 80078fc:	0800bc18 	.word	0x0800bc18
 8007900:	0800bb77 	.word	0x0800bb77
 8007904:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007908:	6018      	str	r0, [r3, #0]
 800790a:	9b07      	ldr	r3, [sp, #28]
 800790c:	2b0e      	cmp	r3, #14
 800790e:	f200 80a4 	bhi.w	8007a5a <_dtoa_r+0x442>
 8007912:	2c00      	cmp	r4, #0
 8007914:	f000 80a1 	beq.w	8007a5a <_dtoa_r+0x442>
 8007918:	2f00      	cmp	r7, #0
 800791a:	dd33      	ble.n	8007984 <_dtoa_r+0x36c>
 800791c:	4b86      	ldr	r3, [pc, #536]	@ (8007b38 <_dtoa_r+0x520>)
 800791e:	f007 020f 	and.w	r2, r7, #15
 8007922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007926:	05f8      	lsls	r0, r7, #23
 8007928:	e9d3 3400 	ldrd	r3, r4, [r3]
 800792c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007930:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007934:	d516      	bpl.n	8007964 <_dtoa_r+0x34c>
 8007936:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800793a:	4b80      	ldr	r3, [pc, #512]	@ (8007b3c <_dtoa_r+0x524>)
 800793c:	2603      	movs	r6, #3
 800793e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007942:	f7f8 fef3 	bl	800072c <__aeabi_ddiv>
 8007946:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800794a:	f004 040f 	and.w	r4, r4, #15
 800794e:	4d7b      	ldr	r5, [pc, #492]	@ (8007b3c <_dtoa_r+0x524>)
 8007950:	b954      	cbnz	r4, 8007968 <_dtoa_r+0x350>
 8007952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800795a:	f7f8 fee7 	bl	800072c <__aeabi_ddiv>
 800795e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007962:	e028      	b.n	80079b6 <_dtoa_r+0x39e>
 8007964:	2602      	movs	r6, #2
 8007966:	e7f2      	b.n	800794e <_dtoa_r+0x336>
 8007968:	07e1      	lsls	r1, r4, #31
 800796a:	d508      	bpl.n	800797e <_dtoa_r+0x366>
 800796c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007970:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007974:	f7f8 fdb0 	bl	80004d8 <__aeabi_dmul>
 8007978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800797c:	3601      	adds	r6, #1
 800797e:	1064      	asrs	r4, r4, #1
 8007980:	3508      	adds	r5, #8
 8007982:	e7e5      	b.n	8007950 <_dtoa_r+0x338>
 8007984:	f000 80d2 	beq.w	8007b2c <_dtoa_r+0x514>
 8007988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800798c:	427c      	negs	r4, r7
 800798e:	4b6a      	ldr	r3, [pc, #424]	@ (8007b38 <_dtoa_r+0x520>)
 8007990:	f004 020f 	and.w	r2, r4, #15
 8007994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799c:	f7f8 fd9c 	bl	80004d8 <__aeabi_dmul>
 80079a0:	2602      	movs	r6, #2
 80079a2:	2300      	movs	r3, #0
 80079a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079a8:	4d64      	ldr	r5, [pc, #400]	@ (8007b3c <_dtoa_r+0x524>)
 80079aa:	1124      	asrs	r4, r4, #4
 80079ac:	2c00      	cmp	r4, #0
 80079ae:	f040 80b2 	bne.w	8007b16 <_dtoa_r+0x4fe>
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1d3      	bne.n	800795e <_dtoa_r+0x346>
 80079b6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80079ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 80b7 	beq.w	8007b30 <_dtoa_r+0x518>
 80079c2:	2200      	movs	r2, #0
 80079c4:	4620      	mov	r0, r4
 80079c6:	4629      	mov	r1, r5
 80079c8:	4b5d      	ldr	r3, [pc, #372]	@ (8007b40 <_dtoa_r+0x528>)
 80079ca:	f7f8 fff7 	bl	80009bc <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f000 80ae 	beq.w	8007b30 <_dtoa_r+0x518>
 80079d4:	9b07      	ldr	r3, [sp, #28]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 80aa 	beq.w	8007b30 <_dtoa_r+0x518>
 80079dc:	9b08      	ldr	r3, [sp, #32]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	dd37      	ble.n	8007a52 <_dtoa_r+0x43a>
 80079e2:	1e7b      	subs	r3, r7, #1
 80079e4:	4620      	mov	r0, r4
 80079e6:	9304      	str	r3, [sp, #16]
 80079e8:	2200      	movs	r2, #0
 80079ea:	4629      	mov	r1, r5
 80079ec:	4b55      	ldr	r3, [pc, #340]	@ (8007b44 <_dtoa_r+0x52c>)
 80079ee:	f7f8 fd73 	bl	80004d8 <__aeabi_dmul>
 80079f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079f6:	9c08      	ldr	r4, [sp, #32]
 80079f8:	3601      	adds	r6, #1
 80079fa:	4630      	mov	r0, r6
 80079fc:	f7f8 fd02 	bl	8000404 <__aeabi_i2d>
 8007a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a04:	f7f8 fd68 	bl	80004d8 <__aeabi_dmul>
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4b4f      	ldr	r3, [pc, #316]	@ (8007b48 <_dtoa_r+0x530>)
 8007a0c:	f7f8 fbae 	bl	800016c <__adddf3>
 8007a10:	4605      	mov	r5, r0
 8007a12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007a16:	2c00      	cmp	r4, #0
 8007a18:	f040 809a 	bne.w	8007b50 <_dtoa_r+0x538>
 8007a1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a20:	2200      	movs	r2, #0
 8007a22:	4b4a      	ldr	r3, [pc, #296]	@ (8007b4c <_dtoa_r+0x534>)
 8007a24:	f7f8 fba0 	bl	8000168 <__aeabi_dsub>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a30:	462a      	mov	r2, r5
 8007a32:	4633      	mov	r3, r6
 8007a34:	f7f8 ffe0 	bl	80009f8 <__aeabi_dcmpgt>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f040 828e 	bne.w	8007f5a <_dtoa_r+0x942>
 8007a3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a42:	462a      	mov	r2, r5
 8007a44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a48:	f7f8 ffb8 	bl	80009bc <__aeabi_dcmplt>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	f040 8127 	bne.w	8007ca0 <_dtoa_r+0x688>
 8007a52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007a56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007a5a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f2c0 8163 	blt.w	8007d28 <_dtoa_r+0x710>
 8007a62:	2f0e      	cmp	r7, #14
 8007a64:	f300 8160 	bgt.w	8007d28 <_dtoa_r+0x710>
 8007a68:	4b33      	ldr	r3, [pc, #204]	@ (8007b38 <_dtoa_r+0x520>)
 8007a6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	da03      	bge.n	8007a84 <_dtoa_r+0x46c>
 8007a7c:	9b07      	ldr	r3, [sp, #28]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f340 8100 	ble.w	8007c84 <_dtoa_r+0x66c>
 8007a84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a88:	4656      	mov	r6, sl
 8007a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a8e:	4620      	mov	r0, r4
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7f8 fe4b 	bl	800072c <__aeabi_ddiv>
 8007a96:	f7f8 ffcf 	bl	8000a38 <__aeabi_d2iz>
 8007a9a:	4680      	mov	r8, r0
 8007a9c:	f7f8 fcb2 	bl	8000404 <__aeabi_i2d>
 8007aa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007aa4:	f7f8 fd18 	bl	80004d8 <__aeabi_dmul>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4620      	mov	r0, r4
 8007aae:	4629      	mov	r1, r5
 8007ab0:	f7f8 fb5a 	bl	8000168 <__aeabi_dsub>
 8007ab4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ab8:	9d07      	ldr	r5, [sp, #28]
 8007aba:	f806 4b01 	strb.w	r4, [r6], #1
 8007abe:	eba6 040a 	sub.w	r4, r6, sl
 8007ac2:	42a5      	cmp	r5, r4
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	f040 8116 	bne.w	8007cf8 <_dtoa_r+0x6e0>
 8007acc:	f7f8 fb4e 	bl	800016c <__adddf3>
 8007ad0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	460d      	mov	r5, r1
 8007ad8:	f7f8 ff8e 	bl	80009f8 <__aeabi_dcmpgt>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f040 80f8 	bne.w	8007cd2 <_dtoa_r+0x6ba>
 8007ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	4629      	mov	r1, r5
 8007aea:	f7f8 ff5d 	bl	80009a8 <__aeabi_dcmpeq>
 8007aee:	b118      	cbz	r0, 8007af8 <_dtoa_r+0x4e0>
 8007af0:	f018 0f01 	tst.w	r8, #1
 8007af4:	f040 80ed 	bne.w	8007cd2 <_dtoa_r+0x6ba>
 8007af8:	4649      	mov	r1, r9
 8007afa:	4658      	mov	r0, fp
 8007afc:	f000 fc92 	bl	8008424 <_Bfree>
 8007b00:	2300      	movs	r3, #0
 8007b02:	7033      	strb	r3, [r6, #0]
 8007b04:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007b06:	3701      	adds	r7, #1
 8007b08:	601f      	str	r7, [r3, #0]
 8007b0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 8320 	beq.w	8008152 <_dtoa_r+0xb3a>
 8007b12:	601e      	str	r6, [r3, #0]
 8007b14:	e31d      	b.n	8008152 <_dtoa_r+0xb3a>
 8007b16:	07e2      	lsls	r2, r4, #31
 8007b18:	d505      	bpl.n	8007b26 <_dtoa_r+0x50e>
 8007b1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b1e:	f7f8 fcdb 	bl	80004d8 <__aeabi_dmul>
 8007b22:	2301      	movs	r3, #1
 8007b24:	3601      	adds	r6, #1
 8007b26:	1064      	asrs	r4, r4, #1
 8007b28:	3508      	adds	r5, #8
 8007b2a:	e73f      	b.n	80079ac <_dtoa_r+0x394>
 8007b2c:	2602      	movs	r6, #2
 8007b2e:	e742      	b.n	80079b6 <_dtoa_r+0x39e>
 8007b30:	9c07      	ldr	r4, [sp, #28]
 8007b32:	9704      	str	r7, [sp, #16]
 8007b34:	e761      	b.n	80079fa <_dtoa_r+0x3e2>
 8007b36:	bf00      	nop
 8007b38:	0800bc18 	.word	0x0800bc18
 8007b3c:	0800bbf0 	.word	0x0800bbf0
 8007b40:	3ff00000 	.word	0x3ff00000
 8007b44:	40240000 	.word	0x40240000
 8007b48:	401c0000 	.word	0x401c0000
 8007b4c:	40140000 	.word	0x40140000
 8007b50:	4b70      	ldr	r3, [pc, #448]	@ (8007d14 <_dtoa_r+0x6fc>)
 8007b52:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b5c:	4454      	add	r4, sl
 8007b5e:	2900      	cmp	r1, #0
 8007b60:	d045      	beq.n	8007bee <_dtoa_r+0x5d6>
 8007b62:	2000      	movs	r0, #0
 8007b64:	496c      	ldr	r1, [pc, #432]	@ (8007d18 <_dtoa_r+0x700>)
 8007b66:	f7f8 fde1 	bl	800072c <__aeabi_ddiv>
 8007b6a:	4633      	mov	r3, r6
 8007b6c:	462a      	mov	r2, r5
 8007b6e:	f7f8 fafb 	bl	8000168 <__aeabi_dsub>
 8007b72:	4656      	mov	r6, sl
 8007b74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b7c:	f7f8 ff5c 	bl	8000a38 <__aeabi_d2iz>
 8007b80:	4605      	mov	r5, r0
 8007b82:	f7f8 fc3f 	bl	8000404 <__aeabi_i2d>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b8e:	f7f8 faeb 	bl	8000168 <__aeabi_dsub>
 8007b92:	4602      	mov	r2, r0
 8007b94:	460b      	mov	r3, r1
 8007b96:	3530      	adds	r5, #48	@ 0x30
 8007b98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ba0:	f806 5b01 	strb.w	r5, [r6], #1
 8007ba4:	f7f8 ff0a 	bl	80009bc <__aeabi_dcmplt>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d163      	bne.n	8007c74 <_dtoa_r+0x65c>
 8007bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	495a      	ldr	r1, [pc, #360]	@ (8007d1c <_dtoa_r+0x704>)
 8007bb4:	f7f8 fad8 	bl	8000168 <__aeabi_dsub>
 8007bb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bbc:	f7f8 fefe 	bl	80009bc <__aeabi_dcmplt>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	f040 8087 	bne.w	8007cd4 <_dtoa_r+0x6bc>
 8007bc6:	42a6      	cmp	r6, r4
 8007bc8:	f43f af43 	beq.w	8007a52 <_dtoa_r+0x43a>
 8007bcc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	4b53      	ldr	r3, [pc, #332]	@ (8007d20 <_dtoa_r+0x708>)
 8007bd4:	f7f8 fc80 	bl	80004d8 <__aeabi_dmul>
 8007bd8:	2200      	movs	r2, #0
 8007bda:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007be2:	4b4f      	ldr	r3, [pc, #316]	@ (8007d20 <_dtoa_r+0x708>)
 8007be4:	f7f8 fc78 	bl	80004d8 <__aeabi_dmul>
 8007be8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bec:	e7c4      	b.n	8007b78 <_dtoa_r+0x560>
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	f7f8 fc71 	bl	80004d8 <__aeabi_dmul>
 8007bf6:	4656      	mov	r6, sl
 8007bf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bfc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c02:	f7f8 ff19 	bl	8000a38 <__aeabi_d2iz>
 8007c06:	4605      	mov	r5, r0
 8007c08:	f7f8 fbfc 	bl	8000404 <__aeabi_i2d>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	460b      	mov	r3, r1
 8007c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c14:	f7f8 faa8 	bl	8000168 <__aeabi_dsub>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	3530      	adds	r5, #48	@ 0x30
 8007c1e:	f806 5b01 	strb.w	r5, [r6], #1
 8007c22:	42a6      	cmp	r6, r4
 8007c24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c28:	f04f 0200 	mov.w	r2, #0
 8007c2c:	d124      	bne.n	8007c78 <_dtoa_r+0x660>
 8007c2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c32:	4b39      	ldr	r3, [pc, #228]	@ (8007d18 <_dtoa_r+0x700>)
 8007c34:	f7f8 fa9a 	bl	800016c <__adddf3>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c40:	f7f8 feda 	bl	80009f8 <__aeabi_dcmpgt>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	d145      	bne.n	8007cd4 <_dtoa_r+0x6bc>
 8007c48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	4932      	ldr	r1, [pc, #200]	@ (8007d18 <_dtoa_r+0x700>)
 8007c50:	f7f8 fa8a 	bl	8000168 <__aeabi_dsub>
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c5c:	f7f8 feae 	bl	80009bc <__aeabi_dcmplt>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	f43f aef6 	beq.w	8007a52 <_dtoa_r+0x43a>
 8007c66:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007c68:	1e73      	subs	r3, r6, #1
 8007c6a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c70:	2b30      	cmp	r3, #48	@ 0x30
 8007c72:	d0f8      	beq.n	8007c66 <_dtoa_r+0x64e>
 8007c74:	9f04      	ldr	r7, [sp, #16]
 8007c76:	e73f      	b.n	8007af8 <_dtoa_r+0x4e0>
 8007c78:	4b29      	ldr	r3, [pc, #164]	@ (8007d20 <_dtoa_r+0x708>)
 8007c7a:	f7f8 fc2d 	bl	80004d8 <__aeabi_dmul>
 8007c7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c82:	e7bc      	b.n	8007bfe <_dtoa_r+0x5e6>
 8007c84:	d10c      	bne.n	8007ca0 <_dtoa_r+0x688>
 8007c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4b25      	ldr	r3, [pc, #148]	@ (8007d24 <_dtoa_r+0x70c>)
 8007c8e:	f7f8 fc23 	bl	80004d8 <__aeabi_dmul>
 8007c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c96:	f7f8 fea5 	bl	80009e4 <__aeabi_dcmpge>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	f000 815b 	beq.w	8007f56 <_dtoa_r+0x93e>
 8007ca0:	2400      	movs	r4, #0
 8007ca2:	4625      	mov	r5, r4
 8007ca4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ca6:	4656      	mov	r6, sl
 8007ca8:	43db      	mvns	r3, r3
 8007caa:	9304      	str	r3, [sp, #16]
 8007cac:	2700      	movs	r7, #0
 8007cae:	4621      	mov	r1, r4
 8007cb0:	4658      	mov	r0, fp
 8007cb2:	f000 fbb7 	bl	8008424 <_Bfree>
 8007cb6:	2d00      	cmp	r5, #0
 8007cb8:	d0dc      	beq.n	8007c74 <_dtoa_r+0x65c>
 8007cba:	b12f      	cbz	r7, 8007cc8 <_dtoa_r+0x6b0>
 8007cbc:	42af      	cmp	r7, r5
 8007cbe:	d003      	beq.n	8007cc8 <_dtoa_r+0x6b0>
 8007cc0:	4639      	mov	r1, r7
 8007cc2:	4658      	mov	r0, fp
 8007cc4:	f000 fbae 	bl	8008424 <_Bfree>
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4658      	mov	r0, fp
 8007ccc:	f000 fbaa 	bl	8008424 <_Bfree>
 8007cd0:	e7d0      	b.n	8007c74 <_dtoa_r+0x65c>
 8007cd2:	9704      	str	r7, [sp, #16]
 8007cd4:	4633      	mov	r3, r6
 8007cd6:	461e      	mov	r6, r3
 8007cd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cdc:	2a39      	cmp	r2, #57	@ 0x39
 8007cde:	d107      	bne.n	8007cf0 <_dtoa_r+0x6d8>
 8007ce0:	459a      	cmp	sl, r3
 8007ce2:	d1f8      	bne.n	8007cd6 <_dtoa_r+0x6be>
 8007ce4:	9a04      	ldr	r2, [sp, #16]
 8007ce6:	3201      	adds	r2, #1
 8007ce8:	9204      	str	r2, [sp, #16]
 8007cea:	2230      	movs	r2, #48	@ 0x30
 8007cec:	f88a 2000 	strb.w	r2, [sl]
 8007cf0:	781a      	ldrb	r2, [r3, #0]
 8007cf2:	3201      	adds	r2, #1
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	e7bd      	b.n	8007c74 <_dtoa_r+0x65c>
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4b09      	ldr	r3, [pc, #36]	@ (8007d20 <_dtoa_r+0x708>)
 8007cfc:	f7f8 fbec 	bl	80004d8 <__aeabi_dmul>
 8007d00:	2200      	movs	r2, #0
 8007d02:	2300      	movs	r3, #0
 8007d04:	4604      	mov	r4, r0
 8007d06:	460d      	mov	r5, r1
 8007d08:	f7f8 fe4e 	bl	80009a8 <__aeabi_dcmpeq>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	f43f aebc 	beq.w	8007a8a <_dtoa_r+0x472>
 8007d12:	e6f1      	b.n	8007af8 <_dtoa_r+0x4e0>
 8007d14:	0800bc18 	.word	0x0800bc18
 8007d18:	3fe00000 	.word	0x3fe00000
 8007d1c:	3ff00000 	.word	0x3ff00000
 8007d20:	40240000 	.word	0x40240000
 8007d24:	40140000 	.word	0x40140000
 8007d28:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	f000 80db 	beq.w	8007ee6 <_dtoa_r+0x8ce>
 8007d30:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d32:	2a01      	cmp	r2, #1
 8007d34:	f300 80bf 	bgt.w	8007eb6 <_dtoa_r+0x89e>
 8007d38:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d3a:	2a00      	cmp	r2, #0
 8007d3c:	f000 80b7 	beq.w	8007eae <_dtoa_r+0x896>
 8007d40:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d44:	4646      	mov	r6, r8
 8007d46:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	441a      	add	r2, r3
 8007d4e:	4658      	mov	r0, fp
 8007d50:	4498      	add	r8, r3
 8007d52:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d54:	f000 fc64 	bl	8008620 <__i2b>
 8007d58:	4605      	mov	r5, r0
 8007d5a:	b15e      	cbz	r6, 8007d74 <_dtoa_r+0x75c>
 8007d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	dd08      	ble.n	8007d74 <_dtoa_r+0x75c>
 8007d62:	42b3      	cmp	r3, r6
 8007d64:	bfa8      	it	ge
 8007d66:	4633      	movge	r3, r6
 8007d68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d6a:	eba8 0803 	sub.w	r8, r8, r3
 8007d6e:	1af6      	subs	r6, r6, r3
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d76:	b1f3      	cbz	r3, 8007db6 <_dtoa_r+0x79e>
 8007d78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 80b7 	beq.w	8007eee <_dtoa_r+0x8d6>
 8007d80:	b18c      	cbz	r4, 8007da6 <_dtoa_r+0x78e>
 8007d82:	4629      	mov	r1, r5
 8007d84:	4622      	mov	r2, r4
 8007d86:	4658      	mov	r0, fp
 8007d88:	f000 fd08 	bl	800879c <__pow5mult>
 8007d8c:	464a      	mov	r2, r9
 8007d8e:	4601      	mov	r1, r0
 8007d90:	4605      	mov	r5, r0
 8007d92:	4658      	mov	r0, fp
 8007d94:	f000 fc5a 	bl	800864c <__multiply>
 8007d98:	4649      	mov	r1, r9
 8007d9a:	9004      	str	r0, [sp, #16]
 8007d9c:	4658      	mov	r0, fp
 8007d9e:	f000 fb41 	bl	8008424 <_Bfree>
 8007da2:	9b04      	ldr	r3, [sp, #16]
 8007da4:	4699      	mov	r9, r3
 8007da6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007da8:	1b1a      	subs	r2, r3, r4
 8007daa:	d004      	beq.n	8007db6 <_dtoa_r+0x79e>
 8007dac:	4649      	mov	r1, r9
 8007dae:	4658      	mov	r0, fp
 8007db0:	f000 fcf4 	bl	800879c <__pow5mult>
 8007db4:	4681      	mov	r9, r0
 8007db6:	2101      	movs	r1, #1
 8007db8:	4658      	mov	r0, fp
 8007dba:	f000 fc31 	bl	8008620 <__i2b>
 8007dbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f000 81c9 	beq.w	800815a <_dtoa_r+0xb42>
 8007dc8:	461a      	mov	r2, r3
 8007dca:	4601      	mov	r1, r0
 8007dcc:	4658      	mov	r0, fp
 8007dce:	f000 fce5 	bl	800879c <__pow5mult>
 8007dd2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007dd4:	4604      	mov	r4, r0
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	f300 808f 	bgt.w	8007efa <_dtoa_r+0x8e2>
 8007ddc:	9b02      	ldr	r3, [sp, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f040 8087 	bne.w	8007ef2 <_dtoa_r+0x8da>
 8007de4:	9b03      	ldr	r3, [sp, #12]
 8007de6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f040 8083 	bne.w	8007ef6 <_dtoa_r+0x8de>
 8007df0:	9b03      	ldr	r3, [sp, #12]
 8007df2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007df6:	0d1b      	lsrs	r3, r3, #20
 8007df8:	051b      	lsls	r3, r3, #20
 8007dfa:	b12b      	cbz	r3, 8007e08 <_dtoa_r+0x7f0>
 8007dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfe:	f108 0801 	add.w	r8, r8, #1
 8007e02:	3301      	adds	r3, #1
 8007e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e06:	2301      	movs	r3, #1
 8007e08:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f000 81aa 	beq.w	8008166 <_dtoa_r+0xb4e>
 8007e12:	6923      	ldr	r3, [r4, #16]
 8007e14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e18:	6918      	ldr	r0, [r3, #16]
 8007e1a:	f000 fbb5 	bl	8008588 <__hi0bits>
 8007e1e:	f1c0 0020 	rsb	r0, r0, #32
 8007e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e24:	4418      	add	r0, r3
 8007e26:	f010 001f 	ands.w	r0, r0, #31
 8007e2a:	d071      	beq.n	8007f10 <_dtoa_r+0x8f8>
 8007e2c:	f1c0 0320 	rsb	r3, r0, #32
 8007e30:	2b04      	cmp	r3, #4
 8007e32:	dd65      	ble.n	8007f00 <_dtoa_r+0x8e8>
 8007e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e36:	f1c0 001c 	rsb	r0, r0, #28
 8007e3a:	4403      	add	r3, r0
 8007e3c:	4480      	add	r8, r0
 8007e3e:	4406      	add	r6, r0
 8007e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e42:	f1b8 0f00 	cmp.w	r8, #0
 8007e46:	dd05      	ble.n	8007e54 <_dtoa_r+0x83c>
 8007e48:	4649      	mov	r1, r9
 8007e4a:	4642      	mov	r2, r8
 8007e4c:	4658      	mov	r0, fp
 8007e4e:	f000 fcff 	bl	8008850 <__lshift>
 8007e52:	4681      	mov	r9, r0
 8007e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	dd05      	ble.n	8007e66 <_dtoa_r+0x84e>
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	4658      	mov	r0, fp
 8007e60:	f000 fcf6 	bl	8008850 <__lshift>
 8007e64:	4604      	mov	r4, r0
 8007e66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d053      	beq.n	8007f14 <_dtoa_r+0x8fc>
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	4648      	mov	r0, r9
 8007e70:	f000 fd5a 	bl	8008928 <__mcmp>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	da4d      	bge.n	8007f14 <_dtoa_r+0x8fc>
 8007e78:	1e7b      	subs	r3, r7, #1
 8007e7a:	4649      	mov	r1, r9
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	220a      	movs	r2, #10
 8007e80:	2300      	movs	r3, #0
 8007e82:	4658      	mov	r0, fp
 8007e84:	f000 faf0 	bl	8008468 <__multadd>
 8007e88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e8a:	4681      	mov	r9, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f000 816c 	beq.w	800816a <_dtoa_r+0xb52>
 8007e92:	2300      	movs	r3, #0
 8007e94:	4629      	mov	r1, r5
 8007e96:	220a      	movs	r2, #10
 8007e98:	4658      	mov	r0, fp
 8007e9a:	f000 fae5 	bl	8008468 <__multadd>
 8007e9e:	9b08      	ldr	r3, [sp, #32]
 8007ea0:	4605      	mov	r5, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	dc61      	bgt.n	8007f6a <_dtoa_r+0x952>
 8007ea6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ea8:	2b02      	cmp	r3, #2
 8007eaa:	dc3b      	bgt.n	8007f24 <_dtoa_r+0x90c>
 8007eac:	e05d      	b.n	8007f6a <_dtoa_r+0x952>
 8007eae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007eb0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007eb4:	e746      	b.n	8007d44 <_dtoa_r+0x72c>
 8007eb6:	9b07      	ldr	r3, [sp, #28]
 8007eb8:	1e5c      	subs	r4, r3, #1
 8007eba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ebc:	42a3      	cmp	r3, r4
 8007ebe:	bfbf      	itttt	lt
 8007ec0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007ec2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007ec4:	1ae3      	sublt	r3, r4, r3
 8007ec6:	18d2      	addlt	r2, r2, r3
 8007ec8:	bfa8      	it	ge
 8007eca:	1b1c      	subge	r4, r3, r4
 8007ecc:	9b07      	ldr	r3, [sp, #28]
 8007ece:	bfbe      	ittt	lt
 8007ed0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007ed2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007ed4:	2400      	movlt	r4, #0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	bfb5      	itete	lt
 8007eda:	eba8 0603 	sublt.w	r6, r8, r3
 8007ede:	4646      	movge	r6, r8
 8007ee0:	2300      	movlt	r3, #0
 8007ee2:	9b07      	ldrge	r3, [sp, #28]
 8007ee4:	e730      	b.n	8007d48 <_dtoa_r+0x730>
 8007ee6:	4646      	mov	r6, r8
 8007ee8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007eea:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007eec:	e735      	b.n	8007d5a <_dtoa_r+0x742>
 8007eee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ef0:	e75c      	b.n	8007dac <_dtoa_r+0x794>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e788      	b.n	8007e08 <_dtoa_r+0x7f0>
 8007ef6:	9b02      	ldr	r3, [sp, #8]
 8007ef8:	e786      	b.n	8007e08 <_dtoa_r+0x7f0>
 8007efa:	2300      	movs	r3, #0
 8007efc:	930a      	str	r3, [sp, #40]	@ 0x28
 8007efe:	e788      	b.n	8007e12 <_dtoa_r+0x7fa>
 8007f00:	d09f      	beq.n	8007e42 <_dtoa_r+0x82a>
 8007f02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f04:	331c      	adds	r3, #28
 8007f06:	441a      	add	r2, r3
 8007f08:	4498      	add	r8, r3
 8007f0a:	441e      	add	r6, r3
 8007f0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f0e:	e798      	b.n	8007e42 <_dtoa_r+0x82a>
 8007f10:	4603      	mov	r3, r0
 8007f12:	e7f6      	b.n	8007f02 <_dtoa_r+0x8ea>
 8007f14:	9b07      	ldr	r3, [sp, #28]
 8007f16:	9704      	str	r7, [sp, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	dc20      	bgt.n	8007f5e <_dtoa_r+0x946>
 8007f1c:	9308      	str	r3, [sp, #32]
 8007f1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	dd1e      	ble.n	8007f62 <_dtoa_r+0x94a>
 8007f24:	9b08      	ldr	r3, [sp, #32]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f47f aebc 	bne.w	8007ca4 <_dtoa_r+0x68c>
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	2205      	movs	r2, #5
 8007f30:	4658      	mov	r0, fp
 8007f32:	f000 fa99 	bl	8008468 <__multadd>
 8007f36:	4601      	mov	r1, r0
 8007f38:	4604      	mov	r4, r0
 8007f3a:	4648      	mov	r0, r9
 8007f3c:	f000 fcf4 	bl	8008928 <__mcmp>
 8007f40:	2800      	cmp	r0, #0
 8007f42:	f77f aeaf 	ble.w	8007ca4 <_dtoa_r+0x68c>
 8007f46:	2331      	movs	r3, #49	@ 0x31
 8007f48:	4656      	mov	r6, sl
 8007f4a:	f806 3b01 	strb.w	r3, [r6], #1
 8007f4e:	9b04      	ldr	r3, [sp, #16]
 8007f50:	3301      	adds	r3, #1
 8007f52:	9304      	str	r3, [sp, #16]
 8007f54:	e6aa      	b.n	8007cac <_dtoa_r+0x694>
 8007f56:	9c07      	ldr	r4, [sp, #28]
 8007f58:	9704      	str	r7, [sp, #16]
 8007f5a:	4625      	mov	r5, r4
 8007f5c:	e7f3      	b.n	8007f46 <_dtoa_r+0x92e>
 8007f5e:	9b07      	ldr	r3, [sp, #28]
 8007f60:	9308      	str	r3, [sp, #32]
 8007f62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8104 	beq.w	8008172 <_dtoa_r+0xb5a>
 8007f6a:	2e00      	cmp	r6, #0
 8007f6c:	dd05      	ble.n	8007f7a <_dtoa_r+0x962>
 8007f6e:	4629      	mov	r1, r5
 8007f70:	4632      	mov	r2, r6
 8007f72:	4658      	mov	r0, fp
 8007f74:	f000 fc6c 	bl	8008850 <__lshift>
 8007f78:	4605      	mov	r5, r0
 8007f7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d05a      	beq.n	8008036 <_dtoa_r+0xa1e>
 8007f80:	4658      	mov	r0, fp
 8007f82:	6869      	ldr	r1, [r5, #4]
 8007f84:	f000 fa0e 	bl	80083a4 <_Balloc>
 8007f88:	4606      	mov	r6, r0
 8007f8a:	b928      	cbnz	r0, 8007f98 <_dtoa_r+0x980>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f92:	4b83      	ldr	r3, [pc, #524]	@ (80081a0 <_dtoa_r+0xb88>)
 8007f94:	f7ff bb54 	b.w	8007640 <_dtoa_r+0x28>
 8007f98:	692a      	ldr	r2, [r5, #16]
 8007f9a:	f105 010c 	add.w	r1, r5, #12
 8007f9e:	3202      	adds	r2, #2
 8007fa0:	0092      	lsls	r2, r2, #2
 8007fa2:	300c      	adds	r0, #12
 8007fa4:	f001 ff5e 	bl	8009e64 <memcpy>
 8007fa8:	2201      	movs	r2, #1
 8007faa:	4631      	mov	r1, r6
 8007fac:	4658      	mov	r0, fp
 8007fae:	f000 fc4f 	bl	8008850 <__lshift>
 8007fb2:	462f      	mov	r7, r5
 8007fb4:	4605      	mov	r5, r0
 8007fb6:	f10a 0301 	add.w	r3, sl, #1
 8007fba:	9307      	str	r3, [sp, #28]
 8007fbc:	9b08      	ldr	r3, [sp, #32]
 8007fbe:	4453      	add	r3, sl
 8007fc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fc2:	9b02      	ldr	r3, [sp, #8]
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fca:	9b07      	ldr	r3, [sp, #28]
 8007fcc:	4621      	mov	r1, r4
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	4648      	mov	r0, r9
 8007fd2:	9302      	str	r3, [sp, #8]
 8007fd4:	f7ff fa98 	bl	8007508 <quorem>
 8007fd8:	4639      	mov	r1, r7
 8007fda:	9008      	str	r0, [sp, #32]
 8007fdc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007fe0:	4648      	mov	r0, r9
 8007fe2:	f000 fca1 	bl	8008928 <__mcmp>
 8007fe6:	462a      	mov	r2, r5
 8007fe8:	9009      	str	r0, [sp, #36]	@ 0x24
 8007fea:	4621      	mov	r1, r4
 8007fec:	4658      	mov	r0, fp
 8007fee:	f000 fcb7 	bl	8008960 <__mdiff>
 8007ff2:	68c2      	ldr	r2, [r0, #12]
 8007ff4:	4606      	mov	r6, r0
 8007ff6:	bb02      	cbnz	r2, 800803a <_dtoa_r+0xa22>
 8007ff8:	4601      	mov	r1, r0
 8007ffa:	4648      	mov	r0, r9
 8007ffc:	f000 fc94 	bl	8008928 <__mcmp>
 8008000:	4602      	mov	r2, r0
 8008002:	4631      	mov	r1, r6
 8008004:	4658      	mov	r0, fp
 8008006:	920c      	str	r2, [sp, #48]	@ 0x30
 8008008:	f000 fa0c 	bl	8008424 <_Bfree>
 800800c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800800e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008010:	9e07      	ldr	r6, [sp, #28]
 8008012:	ea43 0102 	orr.w	r1, r3, r2
 8008016:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008018:	4319      	orrs	r1, r3
 800801a:	d110      	bne.n	800803e <_dtoa_r+0xa26>
 800801c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008020:	d029      	beq.n	8008076 <_dtoa_r+0xa5e>
 8008022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	dd02      	ble.n	800802e <_dtoa_r+0xa16>
 8008028:	9b08      	ldr	r3, [sp, #32]
 800802a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800802e:	9b02      	ldr	r3, [sp, #8]
 8008030:	f883 8000 	strb.w	r8, [r3]
 8008034:	e63b      	b.n	8007cae <_dtoa_r+0x696>
 8008036:	4628      	mov	r0, r5
 8008038:	e7bb      	b.n	8007fb2 <_dtoa_r+0x99a>
 800803a:	2201      	movs	r2, #1
 800803c:	e7e1      	b.n	8008002 <_dtoa_r+0x9ea>
 800803e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008040:	2b00      	cmp	r3, #0
 8008042:	db04      	blt.n	800804e <_dtoa_r+0xa36>
 8008044:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008046:	430b      	orrs	r3, r1
 8008048:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800804a:	430b      	orrs	r3, r1
 800804c:	d120      	bne.n	8008090 <_dtoa_r+0xa78>
 800804e:	2a00      	cmp	r2, #0
 8008050:	dded      	ble.n	800802e <_dtoa_r+0xa16>
 8008052:	4649      	mov	r1, r9
 8008054:	2201      	movs	r2, #1
 8008056:	4658      	mov	r0, fp
 8008058:	f000 fbfa 	bl	8008850 <__lshift>
 800805c:	4621      	mov	r1, r4
 800805e:	4681      	mov	r9, r0
 8008060:	f000 fc62 	bl	8008928 <__mcmp>
 8008064:	2800      	cmp	r0, #0
 8008066:	dc03      	bgt.n	8008070 <_dtoa_r+0xa58>
 8008068:	d1e1      	bne.n	800802e <_dtoa_r+0xa16>
 800806a:	f018 0f01 	tst.w	r8, #1
 800806e:	d0de      	beq.n	800802e <_dtoa_r+0xa16>
 8008070:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008074:	d1d8      	bne.n	8008028 <_dtoa_r+0xa10>
 8008076:	2339      	movs	r3, #57	@ 0x39
 8008078:	9a02      	ldr	r2, [sp, #8]
 800807a:	7013      	strb	r3, [r2, #0]
 800807c:	4633      	mov	r3, r6
 800807e:	461e      	mov	r6, r3
 8008080:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008084:	3b01      	subs	r3, #1
 8008086:	2a39      	cmp	r2, #57	@ 0x39
 8008088:	d052      	beq.n	8008130 <_dtoa_r+0xb18>
 800808a:	3201      	adds	r2, #1
 800808c:	701a      	strb	r2, [r3, #0]
 800808e:	e60e      	b.n	8007cae <_dtoa_r+0x696>
 8008090:	2a00      	cmp	r2, #0
 8008092:	dd07      	ble.n	80080a4 <_dtoa_r+0xa8c>
 8008094:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008098:	d0ed      	beq.n	8008076 <_dtoa_r+0xa5e>
 800809a:	9a02      	ldr	r2, [sp, #8]
 800809c:	f108 0301 	add.w	r3, r8, #1
 80080a0:	7013      	strb	r3, [r2, #0]
 80080a2:	e604      	b.n	8007cae <_dtoa_r+0x696>
 80080a4:	9b07      	ldr	r3, [sp, #28]
 80080a6:	9a07      	ldr	r2, [sp, #28]
 80080a8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80080ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d028      	beq.n	8008104 <_dtoa_r+0xaec>
 80080b2:	4649      	mov	r1, r9
 80080b4:	2300      	movs	r3, #0
 80080b6:	220a      	movs	r2, #10
 80080b8:	4658      	mov	r0, fp
 80080ba:	f000 f9d5 	bl	8008468 <__multadd>
 80080be:	42af      	cmp	r7, r5
 80080c0:	4681      	mov	r9, r0
 80080c2:	f04f 0300 	mov.w	r3, #0
 80080c6:	f04f 020a 	mov.w	r2, #10
 80080ca:	4639      	mov	r1, r7
 80080cc:	4658      	mov	r0, fp
 80080ce:	d107      	bne.n	80080e0 <_dtoa_r+0xac8>
 80080d0:	f000 f9ca 	bl	8008468 <__multadd>
 80080d4:	4607      	mov	r7, r0
 80080d6:	4605      	mov	r5, r0
 80080d8:	9b07      	ldr	r3, [sp, #28]
 80080da:	3301      	adds	r3, #1
 80080dc:	9307      	str	r3, [sp, #28]
 80080de:	e774      	b.n	8007fca <_dtoa_r+0x9b2>
 80080e0:	f000 f9c2 	bl	8008468 <__multadd>
 80080e4:	4629      	mov	r1, r5
 80080e6:	4607      	mov	r7, r0
 80080e8:	2300      	movs	r3, #0
 80080ea:	220a      	movs	r2, #10
 80080ec:	4658      	mov	r0, fp
 80080ee:	f000 f9bb 	bl	8008468 <__multadd>
 80080f2:	4605      	mov	r5, r0
 80080f4:	e7f0      	b.n	80080d8 <_dtoa_r+0xac0>
 80080f6:	9b08      	ldr	r3, [sp, #32]
 80080f8:	2700      	movs	r7, #0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	bfcc      	ite	gt
 80080fe:	461e      	movgt	r6, r3
 8008100:	2601      	movle	r6, #1
 8008102:	4456      	add	r6, sl
 8008104:	4649      	mov	r1, r9
 8008106:	2201      	movs	r2, #1
 8008108:	4658      	mov	r0, fp
 800810a:	f000 fba1 	bl	8008850 <__lshift>
 800810e:	4621      	mov	r1, r4
 8008110:	4681      	mov	r9, r0
 8008112:	f000 fc09 	bl	8008928 <__mcmp>
 8008116:	2800      	cmp	r0, #0
 8008118:	dcb0      	bgt.n	800807c <_dtoa_r+0xa64>
 800811a:	d102      	bne.n	8008122 <_dtoa_r+0xb0a>
 800811c:	f018 0f01 	tst.w	r8, #1
 8008120:	d1ac      	bne.n	800807c <_dtoa_r+0xa64>
 8008122:	4633      	mov	r3, r6
 8008124:	461e      	mov	r6, r3
 8008126:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800812a:	2a30      	cmp	r2, #48	@ 0x30
 800812c:	d0fa      	beq.n	8008124 <_dtoa_r+0xb0c>
 800812e:	e5be      	b.n	8007cae <_dtoa_r+0x696>
 8008130:	459a      	cmp	sl, r3
 8008132:	d1a4      	bne.n	800807e <_dtoa_r+0xa66>
 8008134:	9b04      	ldr	r3, [sp, #16]
 8008136:	3301      	adds	r3, #1
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	2331      	movs	r3, #49	@ 0x31
 800813c:	f88a 3000 	strb.w	r3, [sl]
 8008140:	e5b5      	b.n	8007cae <_dtoa_r+0x696>
 8008142:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008144:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80081a4 <_dtoa_r+0xb8c>
 8008148:	b11b      	cbz	r3, 8008152 <_dtoa_r+0xb3a>
 800814a:	f10a 0308 	add.w	r3, sl, #8
 800814e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008150:	6013      	str	r3, [r2, #0]
 8008152:	4650      	mov	r0, sl
 8008154:	b017      	add	sp, #92	@ 0x5c
 8008156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800815a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800815c:	2b01      	cmp	r3, #1
 800815e:	f77f ae3d 	ble.w	8007ddc <_dtoa_r+0x7c4>
 8008162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008164:	930a      	str	r3, [sp, #40]	@ 0x28
 8008166:	2001      	movs	r0, #1
 8008168:	e65b      	b.n	8007e22 <_dtoa_r+0x80a>
 800816a:	9b08      	ldr	r3, [sp, #32]
 800816c:	2b00      	cmp	r3, #0
 800816e:	f77f aed6 	ble.w	8007f1e <_dtoa_r+0x906>
 8008172:	4656      	mov	r6, sl
 8008174:	4621      	mov	r1, r4
 8008176:	4648      	mov	r0, r9
 8008178:	f7ff f9c6 	bl	8007508 <quorem>
 800817c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008180:	9b08      	ldr	r3, [sp, #32]
 8008182:	f806 8b01 	strb.w	r8, [r6], #1
 8008186:	eba6 020a 	sub.w	r2, r6, sl
 800818a:	4293      	cmp	r3, r2
 800818c:	ddb3      	ble.n	80080f6 <_dtoa_r+0xade>
 800818e:	4649      	mov	r1, r9
 8008190:	2300      	movs	r3, #0
 8008192:	220a      	movs	r2, #10
 8008194:	4658      	mov	r0, fp
 8008196:	f000 f967 	bl	8008468 <__multadd>
 800819a:	4681      	mov	r9, r0
 800819c:	e7ea      	b.n	8008174 <_dtoa_r+0xb5c>
 800819e:	bf00      	nop
 80081a0:	0800bb77 	.word	0x0800bb77
 80081a4:	0800bafb 	.word	0x0800bafb

080081a8 <_free_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4605      	mov	r5, r0
 80081ac:	2900      	cmp	r1, #0
 80081ae:	d040      	beq.n	8008232 <_free_r+0x8a>
 80081b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081b4:	1f0c      	subs	r4, r1, #4
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	bfb8      	it	lt
 80081ba:	18e4      	addlt	r4, r4, r3
 80081bc:	f000 f8e6 	bl	800838c <__malloc_lock>
 80081c0:	4a1c      	ldr	r2, [pc, #112]	@ (8008234 <_free_r+0x8c>)
 80081c2:	6813      	ldr	r3, [r2, #0]
 80081c4:	b933      	cbnz	r3, 80081d4 <_free_r+0x2c>
 80081c6:	6063      	str	r3, [r4, #4]
 80081c8:	6014      	str	r4, [r2, #0]
 80081ca:	4628      	mov	r0, r5
 80081cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d0:	f000 b8e2 	b.w	8008398 <__malloc_unlock>
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	d908      	bls.n	80081ea <_free_r+0x42>
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	1821      	adds	r1, r4, r0
 80081dc:	428b      	cmp	r3, r1
 80081de:	bf01      	itttt	eq
 80081e0:	6819      	ldreq	r1, [r3, #0]
 80081e2:	685b      	ldreq	r3, [r3, #4]
 80081e4:	1809      	addeq	r1, r1, r0
 80081e6:	6021      	streq	r1, [r4, #0]
 80081e8:	e7ed      	b.n	80081c6 <_free_r+0x1e>
 80081ea:	461a      	mov	r2, r3
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	b10b      	cbz	r3, 80081f4 <_free_r+0x4c>
 80081f0:	42a3      	cmp	r3, r4
 80081f2:	d9fa      	bls.n	80081ea <_free_r+0x42>
 80081f4:	6811      	ldr	r1, [r2, #0]
 80081f6:	1850      	adds	r0, r2, r1
 80081f8:	42a0      	cmp	r0, r4
 80081fa:	d10b      	bne.n	8008214 <_free_r+0x6c>
 80081fc:	6820      	ldr	r0, [r4, #0]
 80081fe:	4401      	add	r1, r0
 8008200:	1850      	adds	r0, r2, r1
 8008202:	4283      	cmp	r3, r0
 8008204:	6011      	str	r1, [r2, #0]
 8008206:	d1e0      	bne.n	80081ca <_free_r+0x22>
 8008208:	6818      	ldr	r0, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	4408      	add	r0, r1
 800820e:	6010      	str	r0, [r2, #0]
 8008210:	6053      	str	r3, [r2, #4]
 8008212:	e7da      	b.n	80081ca <_free_r+0x22>
 8008214:	d902      	bls.n	800821c <_free_r+0x74>
 8008216:	230c      	movs	r3, #12
 8008218:	602b      	str	r3, [r5, #0]
 800821a:	e7d6      	b.n	80081ca <_free_r+0x22>
 800821c:	6820      	ldr	r0, [r4, #0]
 800821e:	1821      	adds	r1, r4, r0
 8008220:	428b      	cmp	r3, r1
 8008222:	bf01      	itttt	eq
 8008224:	6819      	ldreq	r1, [r3, #0]
 8008226:	685b      	ldreq	r3, [r3, #4]
 8008228:	1809      	addeq	r1, r1, r0
 800822a:	6021      	streq	r1, [r4, #0]
 800822c:	6063      	str	r3, [r4, #4]
 800822e:	6054      	str	r4, [r2, #4]
 8008230:	e7cb      	b.n	80081ca <_free_r+0x22>
 8008232:	bd38      	pop	{r3, r4, r5, pc}
 8008234:	20000534 	.word	0x20000534

08008238 <malloc>:
 8008238:	4b02      	ldr	r3, [pc, #8]	@ (8008244 <malloc+0xc>)
 800823a:	4601      	mov	r1, r0
 800823c:	6818      	ldr	r0, [r3, #0]
 800823e:	f000 b825 	b.w	800828c <_malloc_r>
 8008242:	bf00      	nop
 8008244:	20000018 	.word	0x20000018

08008248 <sbrk_aligned>:
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	4e0f      	ldr	r6, [pc, #60]	@ (8008288 <sbrk_aligned+0x40>)
 800824c:	460c      	mov	r4, r1
 800824e:	6831      	ldr	r1, [r6, #0]
 8008250:	4605      	mov	r5, r0
 8008252:	b911      	cbnz	r1, 800825a <sbrk_aligned+0x12>
 8008254:	f001 fdf6 	bl	8009e44 <_sbrk_r>
 8008258:	6030      	str	r0, [r6, #0]
 800825a:	4621      	mov	r1, r4
 800825c:	4628      	mov	r0, r5
 800825e:	f001 fdf1 	bl	8009e44 <_sbrk_r>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	d103      	bne.n	800826e <sbrk_aligned+0x26>
 8008266:	f04f 34ff 	mov.w	r4, #4294967295
 800826a:	4620      	mov	r0, r4
 800826c:	bd70      	pop	{r4, r5, r6, pc}
 800826e:	1cc4      	adds	r4, r0, #3
 8008270:	f024 0403 	bic.w	r4, r4, #3
 8008274:	42a0      	cmp	r0, r4
 8008276:	d0f8      	beq.n	800826a <sbrk_aligned+0x22>
 8008278:	1a21      	subs	r1, r4, r0
 800827a:	4628      	mov	r0, r5
 800827c:	f001 fde2 	bl	8009e44 <_sbrk_r>
 8008280:	3001      	adds	r0, #1
 8008282:	d1f2      	bne.n	800826a <sbrk_aligned+0x22>
 8008284:	e7ef      	b.n	8008266 <sbrk_aligned+0x1e>
 8008286:	bf00      	nop
 8008288:	20000530 	.word	0x20000530

0800828c <_malloc_r>:
 800828c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008290:	1ccd      	adds	r5, r1, #3
 8008292:	f025 0503 	bic.w	r5, r5, #3
 8008296:	3508      	adds	r5, #8
 8008298:	2d0c      	cmp	r5, #12
 800829a:	bf38      	it	cc
 800829c:	250c      	movcc	r5, #12
 800829e:	2d00      	cmp	r5, #0
 80082a0:	4606      	mov	r6, r0
 80082a2:	db01      	blt.n	80082a8 <_malloc_r+0x1c>
 80082a4:	42a9      	cmp	r1, r5
 80082a6:	d904      	bls.n	80082b2 <_malloc_r+0x26>
 80082a8:	230c      	movs	r3, #12
 80082aa:	6033      	str	r3, [r6, #0]
 80082ac:	2000      	movs	r0, #0
 80082ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008388 <_malloc_r+0xfc>
 80082b6:	f000 f869 	bl	800838c <__malloc_lock>
 80082ba:	f8d8 3000 	ldr.w	r3, [r8]
 80082be:	461c      	mov	r4, r3
 80082c0:	bb44      	cbnz	r4, 8008314 <_malloc_r+0x88>
 80082c2:	4629      	mov	r1, r5
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7ff ffbf 	bl	8008248 <sbrk_aligned>
 80082ca:	1c43      	adds	r3, r0, #1
 80082cc:	4604      	mov	r4, r0
 80082ce:	d158      	bne.n	8008382 <_malloc_r+0xf6>
 80082d0:	f8d8 4000 	ldr.w	r4, [r8]
 80082d4:	4627      	mov	r7, r4
 80082d6:	2f00      	cmp	r7, #0
 80082d8:	d143      	bne.n	8008362 <_malloc_r+0xd6>
 80082da:	2c00      	cmp	r4, #0
 80082dc:	d04b      	beq.n	8008376 <_malloc_r+0xea>
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	4639      	mov	r1, r7
 80082e2:	4630      	mov	r0, r6
 80082e4:	eb04 0903 	add.w	r9, r4, r3
 80082e8:	f001 fdac 	bl	8009e44 <_sbrk_r>
 80082ec:	4581      	cmp	r9, r0
 80082ee:	d142      	bne.n	8008376 <_malloc_r+0xea>
 80082f0:	6821      	ldr	r1, [r4, #0]
 80082f2:	4630      	mov	r0, r6
 80082f4:	1a6d      	subs	r5, r5, r1
 80082f6:	4629      	mov	r1, r5
 80082f8:	f7ff ffa6 	bl	8008248 <sbrk_aligned>
 80082fc:	3001      	adds	r0, #1
 80082fe:	d03a      	beq.n	8008376 <_malloc_r+0xea>
 8008300:	6823      	ldr	r3, [r4, #0]
 8008302:	442b      	add	r3, r5
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	f8d8 3000 	ldr.w	r3, [r8]
 800830a:	685a      	ldr	r2, [r3, #4]
 800830c:	bb62      	cbnz	r2, 8008368 <_malloc_r+0xdc>
 800830e:	f8c8 7000 	str.w	r7, [r8]
 8008312:	e00f      	b.n	8008334 <_malloc_r+0xa8>
 8008314:	6822      	ldr	r2, [r4, #0]
 8008316:	1b52      	subs	r2, r2, r5
 8008318:	d420      	bmi.n	800835c <_malloc_r+0xd0>
 800831a:	2a0b      	cmp	r2, #11
 800831c:	d917      	bls.n	800834e <_malloc_r+0xc2>
 800831e:	1961      	adds	r1, r4, r5
 8008320:	42a3      	cmp	r3, r4
 8008322:	6025      	str	r5, [r4, #0]
 8008324:	bf18      	it	ne
 8008326:	6059      	strne	r1, [r3, #4]
 8008328:	6863      	ldr	r3, [r4, #4]
 800832a:	bf08      	it	eq
 800832c:	f8c8 1000 	streq.w	r1, [r8]
 8008330:	5162      	str	r2, [r4, r5]
 8008332:	604b      	str	r3, [r1, #4]
 8008334:	4630      	mov	r0, r6
 8008336:	f000 f82f 	bl	8008398 <__malloc_unlock>
 800833a:	f104 000b 	add.w	r0, r4, #11
 800833e:	1d23      	adds	r3, r4, #4
 8008340:	f020 0007 	bic.w	r0, r0, #7
 8008344:	1ac2      	subs	r2, r0, r3
 8008346:	bf1c      	itt	ne
 8008348:	1a1b      	subne	r3, r3, r0
 800834a:	50a3      	strne	r3, [r4, r2]
 800834c:	e7af      	b.n	80082ae <_malloc_r+0x22>
 800834e:	6862      	ldr	r2, [r4, #4]
 8008350:	42a3      	cmp	r3, r4
 8008352:	bf0c      	ite	eq
 8008354:	f8c8 2000 	streq.w	r2, [r8]
 8008358:	605a      	strne	r2, [r3, #4]
 800835a:	e7eb      	b.n	8008334 <_malloc_r+0xa8>
 800835c:	4623      	mov	r3, r4
 800835e:	6864      	ldr	r4, [r4, #4]
 8008360:	e7ae      	b.n	80082c0 <_malloc_r+0x34>
 8008362:	463c      	mov	r4, r7
 8008364:	687f      	ldr	r7, [r7, #4]
 8008366:	e7b6      	b.n	80082d6 <_malloc_r+0x4a>
 8008368:	461a      	mov	r2, r3
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	42a3      	cmp	r3, r4
 800836e:	d1fb      	bne.n	8008368 <_malloc_r+0xdc>
 8008370:	2300      	movs	r3, #0
 8008372:	6053      	str	r3, [r2, #4]
 8008374:	e7de      	b.n	8008334 <_malloc_r+0xa8>
 8008376:	230c      	movs	r3, #12
 8008378:	4630      	mov	r0, r6
 800837a:	6033      	str	r3, [r6, #0]
 800837c:	f000 f80c 	bl	8008398 <__malloc_unlock>
 8008380:	e794      	b.n	80082ac <_malloc_r+0x20>
 8008382:	6005      	str	r5, [r0, #0]
 8008384:	e7d6      	b.n	8008334 <_malloc_r+0xa8>
 8008386:	bf00      	nop
 8008388:	20000534 	.word	0x20000534

0800838c <__malloc_lock>:
 800838c:	4801      	ldr	r0, [pc, #4]	@ (8008394 <__malloc_lock+0x8>)
 800838e:	f7ff b8a6 	b.w	80074de <__retarget_lock_acquire_recursive>
 8008392:	bf00      	nop
 8008394:	2000052c 	.word	0x2000052c

08008398 <__malloc_unlock>:
 8008398:	4801      	ldr	r0, [pc, #4]	@ (80083a0 <__malloc_unlock+0x8>)
 800839a:	f7ff b8a1 	b.w	80074e0 <__retarget_lock_release_recursive>
 800839e:	bf00      	nop
 80083a0:	2000052c 	.word	0x2000052c

080083a4 <_Balloc>:
 80083a4:	b570      	push	{r4, r5, r6, lr}
 80083a6:	69c6      	ldr	r6, [r0, #28]
 80083a8:	4604      	mov	r4, r0
 80083aa:	460d      	mov	r5, r1
 80083ac:	b976      	cbnz	r6, 80083cc <_Balloc+0x28>
 80083ae:	2010      	movs	r0, #16
 80083b0:	f7ff ff42 	bl	8008238 <malloc>
 80083b4:	4602      	mov	r2, r0
 80083b6:	61e0      	str	r0, [r4, #28]
 80083b8:	b920      	cbnz	r0, 80083c4 <_Balloc+0x20>
 80083ba:	216b      	movs	r1, #107	@ 0x6b
 80083bc:	4b17      	ldr	r3, [pc, #92]	@ (800841c <_Balloc+0x78>)
 80083be:	4818      	ldr	r0, [pc, #96]	@ (8008420 <_Balloc+0x7c>)
 80083c0:	f001 fd64 	bl	8009e8c <__assert_func>
 80083c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083c8:	6006      	str	r6, [r0, #0]
 80083ca:	60c6      	str	r6, [r0, #12]
 80083cc:	69e6      	ldr	r6, [r4, #28]
 80083ce:	68f3      	ldr	r3, [r6, #12]
 80083d0:	b183      	cbz	r3, 80083f4 <_Balloc+0x50>
 80083d2:	69e3      	ldr	r3, [r4, #28]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083da:	b9b8      	cbnz	r0, 800840c <_Balloc+0x68>
 80083dc:	2101      	movs	r1, #1
 80083de:	fa01 f605 	lsl.w	r6, r1, r5
 80083e2:	1d72      	adds	r2, r6, #5
 80083e4:	4620      	mov	r0, r4
 80083e6:	0092      	lsls	r2, r2, #2
 80083e8:	f001 fd6e 	bl	8009ec8 <_calloc_r>
 80083ec:	b160      	cbz	r0, 8008408 <_Balloc+0x64>
 80083ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083f2:	e00e      	b.n	8008412 <_Balloc+0x6e>
 80083f4:	2221      	movs	r2, #33	@ 0x21
 80083f6:	2104      	movs	r1, #4
 80083f8:	4620      	mov	r0, r4
 80083fa:	f001 fd65 	bl	8009ec8 <_calloc_r>
 80083fe:	69e3      	ldr	r3, [r4, #28]
 8008400:	60f0      	str	r0, [r6, #12]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e4      	bne.n	80083d2 <_Balloc+0x2e>
 8008408:	2000      	movs	r0, #0
 800840a:	bd70      	pop	{r4, r5, r6, pc}
 800840c:	6802      	ldr	r2, [r0, #0]
 800840e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008412:	2300      	movs	r3, #0
 8008414:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008418:	e7f7      	b.n	800840a <_Balloc+0x66>
 800841a:	bf00      	nop
 800841c:	0800bb08 	.word	0x0800bb08
 8008420:	0800bb88 	.word	0x0800bb88

08008424 <_Bfree>:
 8008424:	b570      	push	{r4, r5, r6, lr}
 8008426:	69c6      	ldr	r6, [r0, #28]
 8008428:	4605      	mov	r5, r0
 800842a:	460c      	mov	r4, r1
 800842c:	b976      	cbnz	r6, 800844c <_Bfree+0x28>
 800842e:	2010      	movs	r0, #16
 8008430:	f7ff ff02 	bl	8008238 <malloc>
 8008434:	4602      	mov	r2, r0
 8008436:	61e8      	str	r0, [r5, #28]
 8008438:	b920      	cbnz	r0, 8008444 <_Bfree+0x20>
 800843a:	218f      	movs	r1, #143	@ 0x8f
 800843c:	4b08      	ldr	r3, [pc, #32]	@ (8008460 <_Bfree+0x3c>)
 800843e:	4809      	ldr	r0, [pc, #36]	@ (8008464 <_Bfree+0x40>)
 8008440:	f001 fd24 	bl	8009e8c <__assert_func>
 8008444:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008448:	6006      	str	r6, [r0, #0]
 800844a:	60c6      	str	r6, [r0, #12]
 800844c:	b13c      	cbz	r4, 800845e <_Bfree+0x3a>
 800844e:	69eb      	ldr	r3, [r5, #28]
 8008450:	6862      	ldr	r2, [r4, #4]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008458:	6021      	str	r1, [r4, #0]
 800845a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800845e:	bd70      	pop	{r4, r5, r6, pc}
 8008460:	0800bb08 	.word	0x0800bb08
 8008464:	0800bb88 	.word	0x0800bb88

08008468 <__multadd>:
 8008468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800846c:	4607      	mov	r7, r0
 800846e:	460c      	mov	r4, r1
 8008470:	461e      	mov	r6, r3
 8008472:	2000      	movs	r0, #0
 8008474:	690d      	ldr	r5, [r1, #16]
 8008476:	f101 0c14 	add.w	ip, r1, #20
 800847a:	f8dc 3000 	ldr.w	r3, [ip]
 800847e:	3001      	adds	r0, #1
 8008480:	b299      	uxth	r1, r3
 8008482:	fb02 6101 	mla	r1, r2, r1, r6
 8008486:	0c1e      	lsrs	r6, r3, #16
 8008488:	0c0b      	lsrs	r3, r1, #16
 800848a:	fb02 3306 	mla	r3, r2, r6, r3
 800848e:	b289      	uxth	r1, r1
 8008490:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008494:	4285      	cmp	r5, r0
 8008496:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800849a:	f84c 1b04 	str.w	r1, [ip], #4
 800849e:	dcec      	bgt.n	800847a <__multadd+0x12>
 80084a0:	b30e      	cbz	r6, 80084e6 <__multadd+0x7e>
 80084a2:	68a3      	ldr	r3, [r4, #8]
 80084a4:	42ab      	cmp	r3, r5
 80084a6:	dc19      	bgt.n	80084dc <__multadd+0x74>
 80084a8:	6861      	ldr	r1, [r4, #4]
 80084aa:	4638      	mov	r0, r7
 80084ac:	3101      	adds	r1, #1
 80084ae:	f7ff ff79 	bl	80083a4 <_Balloc>
 80084b2:	4680      	mov	r8, r0
 80084b4:	b928      	cbnz	r0, 80084c2 <__multadd+0x5a>
 80084b6:	4602      	mov	r2, r0
 80084b8:	21ba      	movs	r1, #186	@ 0xba
 80084ba:	4b0c      	ldr	r3, [pc, #48]	@ (80084ec <__multadd+0x84>)
 80084bc:	480c      	ldr	r0, [pc, #48]	@ (80084f0 <__multadd+0x88>)
 80084be:	f001 fce5 	bl	8009e8c <__assert_func>
 80084c2:	6922      	ldr	r2, [r4, #16]
 80084c4:	f104 010c 	add.w	r1, r4, #12
 80084c8:	3202      	adds	r2, #2
 80084ca:	0092      	lsls	r2, r2, #2
 80084cc:	300c      	adds	r0, #12
 80084ce:	f001 fcc9 	bl	8009e64 <memcpy>
 80084d2:	4621      	mov	r1, r4
 80084d4:	4638      	mov	r0, r7
 80084d6:	f7ff ffa5 	bl	8008424 <_Bfree>
 80084da:	4644      	mov	r4, r8
 80084dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084e0:	3501      	adds	r5, #1
 80084e2:	615e      	str	r6, [r3, #20]
 80084e4:	6125      	str	r5, [r4, #16]
 80084e6:	4620      	mov	r0, r4
 80084e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084ec:	0800bb77 	.word	0x0800bb77
 80084f0:	0800bb88 	.word	0x0800bb88

080084f4 <__s2b>:
 80084f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f8:	4615      	mov	r5, r2
 80084fa:	2209      	movs	r2, #9
 80084fc:	461f      	mov	r7, r3
 80084fe:	3308      	adds	r3, #8
 8008500:	460c      	mov	r4, r1
 8008502:	fb93 f3f2 	sdiv	r3, r3, r2
 8008506:	4606      	mov	r6, r0
 8008508:	2201      	movs	r2, #1
 800850a:	2100      	movs	r1, #0
 800850c:	429a      	cmp	r2, r3
 800850e:	db09      	blt.n	8008524 <__s2b+0x30>
 8008510:	4630      	mov	r0, r6
 8008512:	f7ff ff47 	bl	80083a4 <_Balloc>
 8008516:	b940      	cbnz	r0, 800852a <__s2b+0x36>
 8008518:	4602      	mov	r2, r0
 800851a:	21d3      	movs	r1, #211	@ 0xd3
 800851c:	4b18      	ldr	r3, [pc, #96]	@ (8008580 <__s2b+0x8c>)
 800851e:	4819      	ldr	r0, [pc, #100]	@ (8008584 <__s2b+0x90>)
 8008520:	f001 fcb4 	bl	8009e8c <__assert_func>
 8008524:	0052      	lsls	r2, r2, #1
 8008526:	3101      	adds	r1, #1
 8008528:	e7f0      	b.n	800850c <__s2b+0x18>
 800852a:	9b08      	ldr	r3, [sp, #32]
 800852c:	2d09      	cmp	r5, #9
 800852e:	6143      	str	r3, [r0, #20]
 8008530:	f04f 0301 	mov.w	r3, #1
 8008534:	6103      	str	r3, [r0, #16]
 8008536:	dd16      	ble.n	8008566 <__s2b+0x72>
 8008538:	f104 0909 	add.w	r9, r4, #9
 800853c:	46c8      	mov	r8, r9
 800853e:	442c      	add	r4, r5
 8008540:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008544:	4601      	mov	r1, r0
 8008546:	220a      	movs	r2, #10
 8008548:	4630      	mov	r0, r6
 800854a:	3b30      	subs	r3, #48	@ 0x30
 800854c:	f7ff ff8c 	bl	8008468 <__multadd>
 8008550:	45a0      	cmp	r8, r4
 8008552:	d1f5      	bne.n	8008540 <__s2b+0x4c>
 8008554:	f1a5 0408 	sub.w	r4, r5, #8
 8008558:	444c      	add	r4, r9
 800855a:	1b2d      	subs	r5, r5, r4
 800855c:	1963      	adds	r3, r4, r5
 800855e:	42bb      	cmp	r3, r7
 8008560:	db04      	blt.n	800856c <__s2b+0x78>
 8008562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008566:	2509      	movs	r5, #9
 8008568:	340a      	adds	r4, #10
 800856a:	e7f6      	b.n	800855a <__s2b+0x66>
 800856c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008570:	4601      	mov	r1, r0
 8008572:	220a      	movs	r2, #10
 8008574:	4630      	mov	r0, r6
 8008576:	3b30      	subs	r3, #48	@ 0x30
 8008578:	f7ff ff76 	bl	8008468 <__multadd>
 800857c:	e7ee      	b.n	800855c <__s2b+0x68>
 800857e:	bf00      	nop
 8008580:	0800bb77 	.word	0x0800bb77
 8008584:	0800bb88 	.word	0x0800bb88

08008588 <__hi0bits>:
 8008588:	4603      	mov	r3, r0
 800858a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800858e:	bf3a      	itte	cc
 8008590:	0403      	lslcc	r3, r0, #16
 8008592:	2010      	movcc	r0, #16
 8008594:	2000      	movcs	r0, #0
 8008596:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800859a:	bf3c      	itt	cc
 800859c:	021b      	lslcc	r3, r3, #8
 800859e:	3008      	addcc	r0, #8
 80085a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085a4:	bf3c      	itt	cc
 80085a6:	011b      	lslcc	r3, r3, #4
 80085a8:	3004      	addcc	r0, #4
 80085aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085ae:	bf3c      	itt	cc
 80085b0:	009b      	lslcc	r3, r3, #2
 80085b2:	3002      	addcc	r0, #2
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	db05      	blt.n	80085c4 <__hi0bits+0x3c>
 80085b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80085bc:	f100 0001 	add.w	r0, r0, #1
 80085c0:	bf08      	it	eq
 80085c2:	2020      	moveq	r0, #32
 80085c4:	4770      	bx	lr

080085c6 <__lo0bits>:
 80085c6:	6803      	ldr	r3, [r0, #0]
 80085c8:	4602      	mov	r2, r0
 80085ca:	f013 0007 	ands.w	r0, r3, #7
 80085ce:	d00b      	beq.n	80085e8 <__lo0bits+0x22>
 80085d0:	07d9      	lsls	r1, r3, #31
 80085d2:	d421      	bmi.n	8008618 <__lo0bits+0x52>
 80085d4:	0798      	lsls	r0, r3, #30
 80085d6:	bf49      	itett	mi
 80085d8:	085b      	lsrmi	r3, r3, #1
 80085da:	089b      	lsrpl	r3, r3, #2
 80085dc:	2001      	movmi	r0, #1
 80085de:	6013      	strmi	r3, [r2, #0]
 80085e0:	bf5c      	itt	pl
 80085e2:	2002      	movpl	r0, #2
 80085e4:	6013      	strpl	r3, [r2, #0]
 80085e6:	4770      	bx	lr
 80085e8:	b299      	uxth	r1, r3
 80085ea:	b909      	cbnz	r1, 80085f0 <__lo0bits+0x2a>
 80085ec:	2010      	movs	r0, #16
 80085ee:	0c1b      	lsrs	r3, r3, #16
 80085f0:	b2d9      	uxtb	r1, r3
 80085f2:	b909      	cbnz	r1, 80085f8 <__lo0bits+0x32>
 80085f4:	3008      	adds	r0, #8
 80085f6:	0a1b      	lsrs	r3, r3, #8
 80085f8:	0719      	lsls	r1, r3, #28
 80085fa:	bf04      	itt	eq
 80085fc:	091b      	lsreq	r3, r3, #4
 80085fe:	3004      	addeq	r0, #4
 8008600:	0799      	lsls	r1, r3, #30
 8008602:	bf04      	itt	eq
 8008604:	089b      	lsreq	r3, r3, #2
 8008606:	3002      	addeq	r0, #2
 8008608:	07d9      	lsls	r1, r3, #31
 800860a:	d403      	bmi.n	8008614 <__lo0bits+0x4e>
 800860c:	085b      	lsrs	r3, r3, #1
 800860e:	f100 0001 	add.w	r0, r0, #1
 8008612:	d003      	beq.n	800861c <__lo0bits+0x56>
 8008614:	6013      	str	r3, [r2, #0]
 8008616:	4770      	bx	lr
 8008618:	2000      	movs	r0, #0
 800861a:	4770      	bx	lr
 800861c:	2020      	movs	r0, #32
 800861e:	4770      	bx	lr

08008620 <__i2b>:
 8008620:	b510      	push	{r4, lr}
 8008622:	460c      	mov	r4, r1
 8008624:	2101      	movs	r1, #1
 8008626:	f7ff febd 	bl	80083a4 <_Balloc>
 800862a:	4602      	mov	r2, r0
 800862c:	b928      	cbnz	r0, 800863a <__i2b+0x1a>
 800862e:	f240 1145 	movw	r1, #325	@ 0x145
 8008632:	4b04      	ldr	r3, [pc, #16]	@ (8008644 <__i2b+0x24>)
 8008634:	4804      	ldr	r0, [pc, #16]	@ (8008648 <__i2b+0x28>)
 8008636:	f001 fc29 	bl	8009e8c <__assert_func>
 800863a:	2301      	movs	r3, #1
 800863c:	6144      	str	r4, [r0, #20]
 800863e:	6103      	str	r3, [r0, #16]
 8008640:	bd10      	pop	{r4, pc}
 8008642:	bf00      	nop
 8008644:	0800bb77 	.word	0x0800bb77
 8008648:	0800bb88 	.word	0x0800bb88

0800864c <__multiply>:
 800864c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008650:	4614      	mov	r4, r2
 8008652:	690a      	ldr	r2, [r1, #16]
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	460f      	mov	r7, r1
 8008658:	429a      	cmp	r2, r3
 800865a:	bfa2      	ittt	ge
 800865c:	4623      	movge	r3, r4
 800865e:	460c      	movge	r4, r1
 8008660:	461f      	movge	r7, r3
 8008662:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008666:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800866a:	68a3      	ldr	r3, [r4, #8]
 800866c:	6861      	ldr	r1, [r4, #4]
 800866e:	eb0a 0609 	add.w	r6, sl, r9
 8008672:	42b3      	cmp	r3, r6
 8008674:	b085      	sub	sp, #20
 8008676:	bfb8      	it	lt
 8008678:	3101      	addlt	r1, #1
 800867a:	f7ff fe93 	bl	80083a4 <_Balloc>
 800867e:	b930      	cbnz	r0, 800868e <__multiply+0x42>
 8008680:	4602      	mov	r2, r0
 8008682:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008686:	4b43      	ldr	r3, [pc, #268]	@ (8008794 <__multiply+0x148>)
 8008688:	4843      	ldr	r0, [pc, #268]	@ (8008798 <__multiply+0x14c>)
 800868a:	f001 fbff 	bl	8009e8c <__assert_func>
 800868e:	f100 0514 	add.w	r5, r0, #20
 8008692:	462b      	mov	r3, r5
 8008694:	2200      	movs	r2, #0
 8008696:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800869a:	4543      	cmp	r3, r8
 800869c:	d321      	bcc.n	80086e2 <__multiply+0x96>
 800869e:	f107 0114 	add.w	r1, r7, #20
 80086a2:	f104 0214 	add.w	r2, r4, #20
 80086a6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80086aa:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80086ae:	9302      	str	r3, [sp, #8]
 80086b0:	1b13      	subs	r3, r2, r4
 80086b2:	3b15      	subs	r3, #21
 80086b4:	f023 0303 	bic.w	r3, r3, #3
 80086b8:	3304      	adds	r3, #4
 80086ba:	f104 0715 	add.w	r7, r4, #21
 80086be:	42ba      	cmp	r2, r7
 80086c0:	bf38      	it	cc
 80086c2:	2304      	movcc	r3, #4
 80086c4:	9301      	str	r3, [sp, #4]
 80086c6:	9b02      	ldr	r3, [sp, #8]
 80086c8:	9103      	str	r1, [sp, #12]
 80086ca:	428b      	cmp	r3, r1
 80086cc:	d80c      	bhi.n	80086e8 <__multiply+0x9c>
 80086ce:	2e00      	cmp	r6, #0
 80086d0:	dd03      	ble.n	80086da <__multiply+0x8e>
 80086d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d05a      	beq.n	8008790 <__multiply+0x144>
 80086da:	6106      	str	r6, [r0, #16]
 80086dc:	b005      	add	sp, #20
 80086de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086e2:	f843 2b04 	str.w	r2, [r3], #4
 80086e6:	e7d8      	b.n	800869a <__multiply+0x4e>
 80086e8:	f8b1 a000 	ldrh.w	sl, [r1]
 80086ec:	f1ba 0f00 	cmp.w	sl, #0
 80086f0:	d023      	beq.n	800873a <__multiply+0xee>
 80086f2:	46a9      	mov	r9, r5
 80086f4:	f04f 0c00 	mov.w	ip, #0
 80086f8:	f104 0e14 	add.w	lr, r4, #20
 80086fc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008700:	f8d9 3000 	ldr.w	r3, [r9]
 8008704:	fa1f fb87 	uxth.w	fp, r7
 8008708:	b29b      	uxth	r3, r3
 800870a:	fb0a 330b 	mla	r3, sl, fp, r3
 800870e:	4463      	add	r3, ip
 8008710:	f8d9 c000 	ldr.w	ip, [r9]
 8008714:	0c3f      	lsrs	r7, r7, #16
 8008716:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800871a:	fb0a c707 	mla	r7, sl, r7, ip
 800871e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008722:	b29b      	uxth	r3, r3
 8008724:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008728:	4572      	cmp	r2, lr
 800872a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800872e:	f849 3b04 	str.w	r3, [r9], #4
 8008732:	d8e3      	bhi.n	80086fc <__multiply+0xb0>
 8008734:	9b01      	ldr	r3, [sp, #4]
 8008736:	f845 c003 	str.w	ip, [r5, r3]
 800873a:	9b03      	ldr	r3, [sp, #12]
 800873c:	3104      	adds	r1, #4
 800873e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008742:	f1b9 0f00 	cmp.w	r9, #0
 8008746:	d021      	beq.n	800878c <__multiply+0x140>
 8008748:	46ae      	mov	lr, r5
 800874a:	f04f 0a00 	mov.w	sl, #0
 800874e:	682b      	ldr	r3, [r5, #0]
 8008750:	f104 0c14 	add.w	ip, r4, #20
 8008754:	f8bc b000 	ldrh.w	fp, [ip]
 8008758:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800875c:	b29b      	uxth	r3, r3
 800875e:	fb09 770b 	mla	r7, r9, fp, r7
 8008762:	4457      	add	r7, sl
 8008764:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008768:	f84e 3b04 	str.w	r3, [lr], #4
 800876c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008770:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008774:	f8be 3000 	ldrh.w	r3, [lr]
 8008778:	4562      	cmp	r2, ip
 800877a:	fb09 330a 	mla	r3, r9, sl, r3
 800877e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008782:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008786:	d8e5      	bhi.n	8008754 <__multiply+0x108>
 8008788:	9f01      	ldr	r7, [sp, #4]
 800878a:	51eb      	str	r3, [r5, r7]
 800878c:	3504      	adds	r5, #4
 800878e:	e79a      	b.n	80086c6 <__multiply+0x7a>
 8008790:	3e01      	subs	r6, #1
 8008792:	e79c      	b.n	80086ce <__multiply+0x82>
 8008794:	0800bb77 	.word	0x0800bb77
 8008798:	0800bb88 	.word	0x0800bb88

0800879c <__pow5mult>:
 800879c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087a0:	4615      	mov	r5, r2
 80087a2:	f012 0203 	ands.w	r2, r2, #3
 80087a6:	4607      	mov	r7, r0
 80087a8:	460e      	mov	r6, r1
 80087aa:	d007      	beq.n	80087bc <__pow5mult+0x20>
 80087ac:	4c25      	ldr	r4, [pc, #148]	@ (8008844 <__pow5mult+0xa8>)
 80087ae:	3a01      	subs	r2, #1
 80087b0:	2300      	movs	r3, #0
 80087b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087b6:	f7ff fe57 	bl	8008468 <__multadd>
 80087ba:	4606      	mov	r6, r0
 80087bc:	10ad      	asrs	r5, r5, #2
 80087be:	d03d      	beq.n	800883c <__pow5mult+0xa0>
 80087c0:	69fc      	ldr	r4, [r7, #28]
 80087c2:	b97c      	cbnz	r4, 80087e4 <__pow5mult+0x48>
 80087c4:	2010      	movs	r0, #16
 80087c6:	f7ff fd37 	bl	8008238 <malloc>
 80087ca:	4602      	mov	r2, r0
 80087cc:	61f8      	str	r0, [r7, #28]
 80087ce:	b928      	cbnz	r0, 80087dc <__pow5mult+0x40>
 80087d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008848 <__pow5mult+0xac>)
 80087d6:	481d      	ldr	r0, [pc, #116]	@ (800884c <__pow5mult+0xb0>)
 80087d8:	f001 fb58 	bl	8009e8c <__assert_func>
 80087dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087e0:	6004      	str	r4, [r0, #0]
 80087e2:	60c4      	str	r4, [r0, #12]
 80087e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087ec:	b94c      	cbnz	r4, 8008802 <__pow5mult+0x66>
 80087ee:	f240 2171 	movw	r1, #625	@ 0x271
 80087f2:	4638      	mov	r0, r7
 80087f4:	f7ff ff14 	bl	8008620 <__i2b>
 80087f8:	2300      	movs	r3, #0
 80087fa:	4604      	mov	r4, r0
 80087fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8008800:	6003      	str	r3, [r0, #0]
 8008802:	f04f 0900 	mov.w	r9, #0
 8008806:	07eb      	lsls	r3, r5, #31
 8008808:	d50a      	bpl.n	8008820 <__pow5mult+0x84>
 800880a:	4631      	mov	r1, r6
 800880c:	4622      	mov	r2, r4
 800880e:	4638      	mov	r0, r7
 8008810:	f7ff ff1c 	bl	800864c <__multiply>
 8008814:	4680      	mov	r8, r0
 8008816:	4631      	mov	r1, r6
 8008818:	4638      	mov	r0, r7
 800881a:	f7ff fe03 	bl	8008424 <_Bfree>
 800881e:	4646      	mov	r6, r8
 8008820:	106d      	asrs	r5, r5, #1
 8008822:	d00b      	beq.n	800883c <__pow5mult+0xa0>
 8008824:	6820      	ldr	r0, [r4, #0]
 8008826:	b938      	cbnz	r0, 8008838 <__pow5mult+0x9c>
 8008828:	4622      	mov	r2, r4
 800882a:	4621      	mov	r1, r4
 800882c:	4638      	mov	r0, r7
 800882e:	f7ff ff0d 	bl	800864c <__multiply>
 8008832:	6020      	str	r0, [r4, #0]
 8008834:	f8c0 9000 	str.w	r9, [r0]
 8008838:	4604      	mov	r4, r0
 800883a:	e7e4      	b.n	8008806 <__pow5mult+0x6a>
 800883c:	4630      	mov	r0, r6
 800883e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008842:	bf00      	nop
 8008844:	0800bbe4 	.word	0x0800bbe4
 8008848:	0800bb08 	.word	0x0800bb08
 800884c:	0800bb88 	.word	0x0800bb88

08008850 <__lshift>:
 8008850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008854:	460c      	mov	r4, r1
 8008856:	4607      	mov	r7, r0
 8008858:	4691      	mov	r9, r2
 800885a:	6923      	ldr	r3, [r4, #16]
 800885c:	6849      	ldr	r1, [r1, #4]
 800885e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008862:	68a3      	ldr	r3, [r4, #8]
 8008864:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008868:	f108 0601 	add.w	r6, r8, #1
 800886c:	42b3      	cmp	r3, r6
 800886e:	db0b      	blt.n	8008888 <__lshift+0x38>
 8008870:	4638      	mov	r0, r7
 8008872:	f7ff fd97 	bl	80083a4 <_Balloc>
 8008876:	4605      	mov	r5, r0
 8008878:	b948      	cbnz	r0, 800888e <__lshift+0x3e>
 800887a:	4602      	mov	r2, r0
 800887c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008880:	4b27      	ldr	r3, [pc, #156]	@ (8008920 <__lshift+0xd0>)
 8008882:	4828      	ldr	r0, [pc, #160]	@ (8008924 <__lshift+0xd4>)
 8008884:	f001 fb02 	bl	8009e8c <__assert_func>
 8008888:	3101      	adds	r1, #1
 800888a:	005b      	lsls	r3, r3, #1
 800888c:	e7ee      	b.n	800886c <__lshift+0x1c>
 800888e:	2300      	movs	r3, #0
 8008890:	f100 0114 	add.w	r1, r0, #20
 8008894:	f100 0210 	add.w	r2, r0, #16
 8008898:	4618      	mov	r0, r3
 800889a:	4553      	cmp	r3, sl
 800889c:	db33      	blt.n	8008906 <__lshift+0xb6>
 800889e:	6920      	ldr	r0, [r4, #16]
 80088a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088a4:	f104 0314 	add.w	r3, r4, #20
 80088a8:	f019 091f 	ands.w	r9, r9, #31
 80088ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088b4:	d02b      	beq.n	800890e <__lshift+0xbe>
 80088b6:	468a      	mov	sl, r1
 80088b8:	2200      	movs	r2, #0
 80088ba:	f1c9 0e20 	rsb	lr, r9, #32
 80088be:	6818      	ldr	r0, [r3, #0]
 80088c0:	fa00 f009 	lsl.w	r0, r0, r9
 80088c4:	4310      	orrs	r0, r2
 80088c6:	f84a 0b04 	str.w	r0, [sl], #4
 80088ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ce:	459c      	cmp	ip, r3
 80088d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80088d4:	d8f3      	bhi.n	80088be <__lshift+0x6e>
 80088d6:	ebac 0304 	sub.w	r3, ip, r4
 80088da:	3b15      	subs	r3, #21
 80088dc:	f023 0303 	bic.w	r3, r3, #3
 80088e0:	3304      	adds	r3, #4
 80088e2:	f104 0015 	add.w	r0, r4, #21
 80088e6:	4584      	cmp	ip, r0
 80088e8:	bf38      	it	cc
 80088ea:	2304      	movcc	r3, #4
 80088ec:	50ca      	str	r2, [r1, r3]
 80088ee:	b10a      	cbz	r2, 80088f4 <__lshift+0xa4>
 80088f0:	f108 0602 	add.w	r6, r8, #2
 80088f4:	3e01      	subs	r6, #1
 80088f6:	4638      	mov	r0, r7
 80088f8:	4621      	mov	r1, r4
 80088fa:	612e      	str	r6, [r5, #16]
 80088fc:	f7ff fd92 	bl	8008424 <_Bfree>
 8008900:	4628      	mov	r0, r5
 8008902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008906:	f842 0f04 	str.w	r0, [r2, #4]!
 800890a:	3301      	adds	r3, #1
 800890c:	e7c5      	b.n	800889a <__lshift+0x4a>
 800890e:	3904      	subs	r1, #4
 8008910:	f853 2b04 	ldr.w	r2, [r3], #4
 8008914:	459c      	cmp	ip, r3
 8008916:	f841 2f04 	str.w	r2, [r1, #4]!
 800891a:	d8f9      	bhi.n	8008910 <__lshift+0xc0>
 800891c:	e7ea      	b.n	80088f4 <__lshift+0xa4>
 800891e:	bf00      	nop
 8008920:	0800bb77 	.word	0x0800bb77
 8008924:	0800bb88 	.word	0x0800bb88

08008928 <__mcmp>:
 8008928:	4603      	mov	r3, r0
 800892a:	690a      	ldr	r2, [r1, #16]
 800892c:	6900      	ldr	r0, [r0, #16]
 800892e:	b530      	push	{r4, r5, lr}
 8008930:	1a80      	subs	r0, r0, r2
 8008932:	d10e      	bne.n	8008952 <__mcmp+0x2a>
 8008934:	3314      	adds	r3, #20
 8008936:	3114      	adds	r1, #20
 8008938:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800893c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008940:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008944:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008948:	4295      	cmp	r5, r2
 800894a:	d003      	beq.n	8008954 <__mcmp+0x2c>
 800894c:	d205      	bcs.n	800895a <__mcmp+0x32>
 800894e:	f04f 30ff 	mov.w	r0, #4294967295
 8008952:	bd30      	pop	{r4, r5, pc}
 8008954:	42a3      	cmp	r3, r4
 8008956:	d3f3      	bcc.n	8008940 <__mcmp+0x18>
 8008958:	e7fb      	b.n	8008952 <__mcmp+0x2a>
 800895a:	2001      	movs	r0, #1
 800895c:	e7f9      	b.n	8008952 <__mcmp+0x2a>
	...

08008960 <__mdiff>:
 8008960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	4689      	mov	r9, r1
 8008966:	4606      	mov	r6, r0
 8008968:	4611      	mov	r1, r2
 800896a:	4648      	mov	r0, r9
 800896c:	4614      	mov	r4, r2
 800896e:	f7ff ffdb 	bl	8008928 <__mcmp>
 8008972:	1e05      	subs	r5, r0, #0
 8008974:	d112      	bne.n	800899c <__mdiff+0x3c>
 8008976:	4629      	mov	r1, r5
 8008978:	4630      	mov	r0, r6
 800897a:	f7ff fd13 	bl	80083a4 <_Balloc>
 800897e:	4602      	mov	r2, r0
 8008980:	b928      	cbnz	r0, 800898e <__mdiff+0x2e>
 8008982:	f240 2137 	movw	r1, #567	@ 0x237
 8008986:	4b3e      	ldr	r3, [pc, #248]	@ (8008a80 <__mdiff+0x120>)
 8008988:	483e      	ldr	r0, [pc, #248]	@ (8008a84 <__mdiff+0x124>)
 800898a:	f001 fa7f 	bl	8009e8c <__assert_func>
 800898e:	2301      	movs	r3, #1
 8008990:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008994:	4610      	mov	r0, r2
 8008996:	b003      	add	sp, #12
 8008998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800899c:	bfbc      	itt	lt
 800899e:	464b      	movlt	r3, r9
 80089a0:	46a1      	movlt	r9, r4
 80089a2:	4630      	mov	r0, r6
 80089a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80089a8:	bfba      	itte	lt
 80089aa:	461c      	movlt	r4, r3
 80089ac:	2501      	movlt	r5, #1
 80089ae:	2500      	movge	r5, #0
 80089b0:	f7ff fcf8 	bl	80083a4 <_Balloc>
 80089b4:	4602      	mov	r2, r0
 80089b6:	b918      	cbnz	r0, 80089c0 <__mdiff+0x60>
 80089b8:	f240 2145 	movw	r1, #581	@ 0x245
 80089bc:	4b30      	ldr	r3, [pc, #192]	@ (8008a80 <__mdiff+0x120>)
 80089be:	e7e3      	b.n	8008988 <__mdiff+0x28>
 80089c0:	f100 0b14 	add.w	fp, r0, #20
 80089c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80089c8:	f109 0310 	add.w	r3, r9, #16
 80089cc:	60c5      	str	r5, [r0, #12]
 80089ce:	f04f 0c00 	mov.w	ip, #0
 80089d2:	f109 0514 	add.w	r5, r9, #20
 80089d6:	46d9      	mov	r9, fp
 80089d8:	6926      	ldr	r6, [r4, #16]
 80089da:	f104 0e14 	add.w	lr, r4, #20
 80089de:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089e2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089e6:	9301      	str	r3, [sp, #4]
 80089e8:	9b01      	ldr	r3, [sp, #4]
 80089ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089f2:	b281      	uxth	r1, r0
 80089f4:	9301      	str	r3, [sp, #4]
 80089f6:	fa1f f38a 	uxth.w	r3, sl
 80089fa:	1a5b      	subs	r3, r3, r1
 80089fc:	0c00      	lsrs	r0, r0, #16
 80089fe:	4463      	add	r3, ip
 8008a00:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a04:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a0e:	4576      	cmp	r6, lr
 8008a10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a14:	f849 3b04 	str.w	r3, [r9], #4
 8008a18:	d8e6      	bhi.n	80089e8 <__mdiff+0x88>
 8008a1a:	1b33      	subs	r3, r6, r4
 8008a1c:	3b15      	subs	r3, #21
 8008a1e:	f023 0303 	bic.w	r3, r3, #3
 8008a22:	3415      	adds	r4, #21
 8008a24:	3304      	adds	r3, #4
 8008a26:	42a6      	cmp	r6, r4
 8008a28:	bf38      	it	cc
 8008a2a:	2304      	movcc	r3, #4
 8008a2c:	441d      	add	r5, r3
 8008a2e:	445b      	add	r3, fp
 8008a30:	461e      	mov	r6, r3
 8008a32:	462c      	mov	r4, r5
 8008a34:	4544      	cmp	r4, r8
 8008a36:	d30e      	bcc.n	8008a56 <__mdiff+0xf6>
 8008a38:	f108 0103 	add.w	r1, r8, #3
 8008a3c:	1b49      	subs	r1, r1, r5
 8008a3e:	f021 0103 	bic.w	r1, r1, #3
 8008a42:	3d03      	subs	r5, #3
 8008a44:	45a8      	cmp	r8, r5
 8008a46:	bf38      	it	cc
 8008a48:	2100      	movcc	r1, #0
 8008a4a:	440b      	add	r3, r1
 8008a4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a50:	b199      	cbz	r1, 8008a7a <__mdiff+0x11a>
 8008a52:	6117      	str	r7, [r2, #16]
 8008a54:	e79e      	b.n	8008994 <__mdiff+0x34>
 8008a56:	46e6      	mov	lr, ip
 8008a58:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a5c:	fa1f fc81 	uxth.w	ip, r1
 8008a60:	44f4      	add	ip, lr
 8008a62:	0c08      	lsrs	r0, r1, #16
 8008a64:	4471      	add	r1, lr
 8008a66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a6a:	b289      	uxth	r1, r1
 8008a6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a74:	f846 1b04 	str.w	r1, [r6], #4
 8008a78:	e7dc      	b.n	8008a34 <__mdiff+0xd4>
 8008a7a:	3f01      	subs	r7, #1
 8008a7c:	e7e6      	b.n	8008a4c <__mdiff+0xec>
 8008a7e:	bf00      	nop
 8008a80:	0800bb77 	.word	0x0800bb77
 8008a84:	0800bb88 	.word	0x0800bb88

08008a88 <__ulp>:
 8008a88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac4 <__ulp+0x3c>)
 8008a8a:	400b      	ands	r3, r1
 8008a8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	dc08      	bgt.n	8008aa6 <__ulp+0x1e>
 8008a94:	425b      	negs	r3, r3
 8008a96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008a9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008a9e:	da04      	bge.n	8008aaa <__ulp+0x22>
 8008aa0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008aa4:	4113      	asrs	r3, r2
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	e008      	b.n	8008abc <__ulp+0x34>
 8008aaa:	f1a2 0314 	sub.w	r3, r2, #20
 8008aae:	2b1e      	cmp	r3, #30
 8008ab0:	bfd6      	itet	le
 8008ab2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008ab6:	2201      	movgt	r2, #1
 8008ab8:	40da      	lsrle	r2, r3
 8008aba:	2300      	movs	r3, #0
 8008abc:	4619      	mov	r1, r3
 8008abe:	4610      	mov	r0, r2
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	7ff00000 	.word	0x7ff00000

08008ac8 <__b2d>:
 8008ac8:	6902      	ldr	r2, [r0, #16]
 8008aca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008acc:	f100 0614 	add.w	r6, r0, #20
 8008ad0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008ad4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008ad8:	4f1e      	ldr	r7, [pc, #120]	@ (8008b54 <__b2d+0x8c>)
 8008ada:	4620      	mov	r0, r4
 8008adc:	f7ff fd54 	bl	8008588 <__hi0bits>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	f1c0 0020 	rsb	r0, r0, #32
 8008ae6:	2b0a      	cmp	r3, #10
 8008ae8:	f1a2 0504 	sub.w	r5, r2, #4
 8008aec:	6008      	str	r0, [r1, #0]
 8008aee:	dc12      	bgt.n	8008b16 <__b2d+0x4e>
 8008af0:	42ae      	cmp	r6, r5
 8008af2:	bf2c      	ite	cs
 8008af4:	2200      	movcs	r2, #0
 8008af6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008afa:	f1c3 0c0b 	rsb	ip, r3, #11
 8008afe:	3315      	adds	r3, #21
 8008b00:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008b04:	fa04 f303 	lsl.w	r3, r4, r3
 8008b08:	fa22 f20c 	lsr.w	r2, r2, ip
 8008b0c:	ea4e 0107 	orr.w	r1, lr, r7
 8008b10:	431a      	orrs	r2, r3
 8008b12:	4610      	mov	r0, r2
 8008b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b16:	42ae      	cmp	r6, r5
 8008b18:	bf36      	itet	cc
 8008b1a:	f1a2 0508 	subcc.w	r5, r2, #8
 8008b1e:	2200      	movcs	r2, #0
 8008b20:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008b24:	3b0b      	subs	r3, #11
 8008b26:	d012      	beq.n	8008b4e <__b2d+0x86>
 8008b28:	f1c3 0720 	rsb	r7, r3, #32
 8008b2c:	fa22 f107 	lsr.w	r1, r2, r7
 8008b30:	409c      	lsls	r4, r3
 8008b32:	430c      	orrs	r4, r1
 8008b34:	42b5      	cmp	r5, r6
 8008b36:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008b3a:	bf94      	ite	ls
 8008b3c:	2400      	movls	r4, #0
 8008b3e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008b42:	409a      	lsls	r2, r3
 8008b44:	40fc      	lsrs	r4, r7
 8008b46:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008b4a:	4322      	orrs	r2, r4
 8008b4c:	e7e1      	b.n	8008b12 <__b2d+0x4a>
 8008b4e:	ea44 0107 	orr.w	r1, r4, r7
 8008b52:	e7de      	b.n	8008b12 <__b2d+0x4a>
 8008b54:	3ff00000 	.word	0x3ff00000

08008b58 <__d2b>:
 8008b58:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008b5c:	2101      	movs	r1, #1
 8008b5e:	4690      	mov	r8, r2
 8008b60:	4699      	mov	r9, r3
 8008b62:	9e08      	ldr	r6, [sp, #32]
 8008b64:	f7ff fc1e 	bl	80083a4 <_Balloc>
 8008b68:	4604      	mov	r4, r0
 8008b6a:	b930      	cbnz	r0, 8008b7a <__d2b+0x22>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b72:	4b23      	ldr	r3, [pc, #140]	@ (8008c00 <__d2b+0xa8>)
 8008b74:	4823      	ldr	r0, [pc, #140]	@ (8008c04 <__d2b+0xac>)
 8008b76:	f001 f989 	bl	8009e8c <__assert_func>
 8008b7a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b82:	b10d      	cbz	r5, 8008b88 <__d2b+0x30>
 8008b84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b88:	9301      	str	r3, [sp, #4]
 8008b8a:	f1b8 0300 	subs.w	r3, r8, #0
 8008b8e:	d024      	beq.n	8008bda <__d2b+0x82>
 8008b90:	4668      	mov	r0, sp
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	f7ff fd17 	bl	80085c6 <__lo0bits>
 8008b98:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b9c:	b1d8      	cbz	r0, 8008bd6 <__d2b+0x7e>
 8008b9e:	f1c0 0320 	rsb	r3, r0, #32
 8008ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba6:	430b      	orrs	r3, r1
 8008ba8:	40c2      	lsrs	r2, r0
 8008baa:	6163      	str	r3, [r4, #20]
 8008bac:	9201      	str	r2, [sp, #4]
 8008bae:	9b01      	ldr	r3, [sp, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	bf0c      	ite	eq
 8008bb4:	2201      	moveq	r2, #1
 8008bb6:	2202      	movne	r2, #2
 8008bb8:	61a3      	str	r3, [r4, #24]
 8008bba:	6122      	str	r2, [r4, #16]
 8008bbc:	b1ad      	cbz	r5, 8008bea <__d2b+0x92>
 8008bbe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008bc2:	4405      	add	r5, r0
 8008bc4:	6035      	str	r5, [r6, #0]
 8008bc6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bcc:	6018      	str	r0, [r3, #0]
 8008bce:	4620      	mov	r0, r4
 8008bd0:	b002      	add	sp, #8
 8008bd2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008bd6:	6161      	str	r1, [r4, #20]
 8008bd8:	e7e9      	b.n	8008bae <__d2b+0x56>
 8008bda:	a801      	add	r0, sp, #4
 8008bdc:	f7ff fcf3 	bl	80085c6 <__lo0bits>
 8008be0:	9b01      	ldr	r3, [sp, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	6163      	str	r3, [r4, #20]
 8008be6:	3020      	adds	r0, #32
 8008be8:	e7e7      	b.n	8008bba <__d2b+0x62>
 8008bea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008bee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bf2:	6030      	str	r0, [r6, #0]
 8008bf4:	6918      	ldr	r0, [r3, #16]
 8008bf6:	f7ff fcc7 	bl	8008588 <__hi0bits>
 8008bfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bfe:	e7e4      	b.n	8008bca <__d2b+0x72>
 8008c00:	0800bb77 	.word	0x0800bb77
 8008c04:	0800bb88 	.word	0x0800bb88

08008c08 <__ratio>:
 8008c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0c:	b085      	sub	sp, #20
 8008c0e:	e9cd 1000 	strd	r1, r0, [sp]
 8008c12:	a902      	add	r1, sp, #8
 8008c14:	f7ff ff58 	bl	8008ac8 <__b2d>
 8008c18:	468b      	mov	fp, r1
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	460f      	mov	r7, r1
 8008c1e:	9800      	ldr	r0, [sp, #0]
 8008c20:	a903      	add	r1, sp, #12
 8008c22:	f7ff ff51 	bl	8008ac8 <__b2d>
 8008c26:	460d      	mov	r5, r1
 8008c28:	9b01      	ldr	r3, [sp, #4]
 8008c2a:	4689      	mov	r9, r1
 8008c2c:	6919      	ldr	r1, [r3, #16]
 8008c2e:	9b00      	ldr	r3, [sp, #0]
 8008c30:	4604      	mov	r4, r0
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	4630      	mov	r0, r6
 8008c36:	1ac9      	subs	r1, r1, r3
 8008c38:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008c3c:	1a9b      	subs	r3, r3, r2
 8008c3e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	bfcd      	iteet	gt
 8008c46:	463a      	movgt	r2, r7
 8008c48:	462a      	movle	r2, r5
 8008c4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008c4e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008c52:	bfd8      	it	le
 8008c54:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008c58:	464b      	mov	r3, r9
 8008c5a:	4622      	mov	r2, r4
 8008c5c:	4659      	mov	r1, fp
 8008c5e:	f7f7 fd65 	bl	800072c <__aeabi_ddiv>
 8008c62:	b005      	add	sp, #20
 8008c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c68 <__copybits>:
 8008c68:	3901      	subs	r1, #1
 8008c6a:	b570      	push	{r4, r5, r6, lr}
 8008c6c:	1149      	asrs	r1, r1, #5
 8008c6e:	6914      	ldr	r4, [r2, #16]
 8008c70:	3101      	adds	r1, #1
 8008c72:	f102 0314 	add.w	r3, r2, #20
 8008c76:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c7a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008c7e:	1f05      	subs	r5, r0, #4
 8008c80:	42a3      	cmp	r3, r4
 8008c82:	d30c      	bcc.n	8008c9e <__copybits+0x36>
 8008c84:	1aa3      	subs	r3, r4, r2
 8008c86:	3b11      	subs	r3, #17
 8008c88:	f023 0303 	bic.w	r3, r3, #3
 8008c8c:	3211      	adds	r2, #17
 8008c8e:	42a2      	cmp	r2, r4
 8008c90:	bf88      	it	hi
 8008c92:	2300      	movhi	r3, #0
 8008c94:	4418      	add	r0, r3
 8008c96:	2300      	movs	r3, #0
 8008c98:	4288      	cmp	r0, r1
 8008c9a:	d305      	bcc.n	8008ca8 <__copybits+0x40>
 8008c9c:	bd70      	pop	{r4, r5, r6, pc}
 8008c9e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008ca2:	f845 6f04 	str.w	r6, [r5, #4]!
 8008ca6:	e7eb      	b.n	8008c80 <__copybits+0x18>
 8008ca8:	f840 3b04 	str.w	r3, [r0], #4
 8008cac:	e7f4      	b.n	8008c98 <__copybits+0x30>

08008cae <__any_on>:
 8008cae:	f100 0214 	add.w	r2, r0, #20
 8008cb2:	6900      	ldr	r0, [r0, #16]
 8008cb4:	114b      	asrs	r3, r1, #5
 8008cb6:	4298      	cmp	r0, r3
 8008cb8:	b510      	push	{r4, lr}
 8008cba:	db11      	blt.n	8008ce0 <__any_on+0x32>
 8008cbc:	dd0a      	ble.n	8008cd4 <__any_on+0x26>
 8008cbe:	f011 011f 	ands.w	r1, r1, #31
 8008cc2:	d007      	beq.n	8008cd4 <__any_on+0x26>
 8008cc4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008cc8:	fa24 f001 	lsr.w	r0, r4, r1
 8008ccc:	fa00 f101 	lsl.w	r1, r0, r1
 8008cd0:	428c      	cmp	r4, r1
 8008cd2:	d10b      	bne.n	8008cec <__any_on+0x3e>
 8008cd4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d803      	bhi.n	8008ce4 <__any_on+0x36>
 8008cdc:	2000      	movs	r0, #0
 8008cde:	bd10      	pop	{r4, pc}
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	e7f7      	b.n	8008cd4 <__any_on+0x26>
 8008ce4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ce8:	2900      	cmp	r1, #0
 8008cea:	d0f5      	beq.n	8008cd8 <__any_on+0x2a>
 8008cec:	2001      	movs	r0, #1
 8008cee:	e7f6      	b.n	8008cde <__any_on+0x30>

08008cf0 <sulp>:
 8008cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf4:	460f      	mov	r7, r1
 8008cf6:	4690      	mov	r8, r2
 8008cf8:	f7ff fec6 	bl	8008a88 <__ulp>
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	460d      	mov	r5, r1
 8008d00:	f1b8 0f00 	cmp.w	r8, #0
 8008d04:	d011      	beq.n	8008d2a <sulp+0x3a>
 8008d06:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008d0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	dd0b      	ble.n	8008d2a <sulp+0x3a>
 8008d12:	2400      	movs	r4, #0
 8008d14:	051b      	lsls	r3, r3, #20
 8008d16:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008d1a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008d1e:	4622      	mov	r2, r4
 8008d20:	462b      	mov	r3, r5
 8008d22:	f7f7 fbd9 	bl	80004d8 <__aeabi_dmul>
 8008d26:	4604      	mov	r4, r0
 8008d28:	460d      	mov	r5, r1
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	4629      	mov	r1, r5
 8008d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d32:	0000      	movs	r0, r0
 8008d34:	0000      	movs	r0, r0
	...

08008d38 <_strtod_l>:
 8008d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3c:	b09f      	sub	sp, #124	@ 0x7c
 8008d3e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008d40:	2200      	movs	r2, #0
 8008d42:	460c      	mov	r4, r1
 8008d44:	921a      	str	r2, [sp, #104]	@ 0x68
 8008d46:	f04f 0a00 	mov.w	sl, #0
 8008d4a:	f04f 0b00 	mov.w	fp, #0
 8008d4e:	460a      	mov	r2, r1
 8008d50:	9005      	str	r0, [sp, #20]
 8008d52:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d54:	7811      	ldrb	r1, [r2, #0]
 8008d56:	292b      	cmp	r1, #43	@ 0x2b
 8008d58:	d048      	beq.n	8008dec <_strtod_l+0xb4>
 8008d5a:	d836      	bhi.n	8008dca <_strtod_l+0x92>
 8008d5c:	290d      	cmp	r1, #13
 8008d5e:	d830      	bhi.n	8008dc2 <_strtod_l+0x8a>
 8008d60:	2908      	cmp	r1, #8
 8008d62:	d830      	bhi.n	8008dc6 <_strtod_l+0x8e>
 8008d64:	2900      	cmp	r1, #0
 8008d66:	d039      	beq.n	8008ddc <_strtod_l+0xa4>
 8008d68:	2200      	movs	r2, #0
 8008d6a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008d6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008d6e:	782a      	ldrb	r2, [r5, #0]
 8008d70:	2a30      	cmp	r2, #48	@ 0x30
 8008d72:	f040 80b1 	bne.w	8008ed8 <_strtod_l+0x1a0>
 8008d76:	786a      	ldrb	r2, [r5, #1]
 8008d78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d7c:	2a58      	cmp	r2, #88	@ 0x58
 8008d7e:	d16c      	bne.n	8008e5a <_strtod_l+0x122>
 8008d80:	9302      	str	r3, [sp, #8]
 8008d82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d84:	4a8e      	ldr	r2, [pc, #568]	@ (8008fc0 <_strtod_l+0x288>)
 8008d86:	9301      	str	r3, [sp, #4]
 8008d88:	ab1a      	add	r3, sp, #104	@ 0x68
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	9805      	ldr	r0, [sp, #20]
 8008d8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008d90:	a919      	add	r1, sp, #100	@ 0x64
 8008d92:	f001 f915 	bl	8009fc0 <__gethex>
 8008d96:	f010 060f 	ands.w	r6, r0, #15
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	d005      	beq.n	8008daa <_strtod_l+0x72>
 8008d9e:	2e06      	cmp	r6, #6
 8008da0:	d126      	bne.n	8008df0 <_strtod_l+0xb8>
 8008da2:	2300      	movs	r3, #0
 8008da4:	3501      	adds	r5, #1
 8008da6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008da8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008daa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f040 8584 	bne.w	80098ba <_strtod_l+0xb82>
 8008db2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db4:	b1bb      	cbz	r3, 8008de6 <_strtod_l+0xae>
 8008db6:	4650      	mov	r0, sl
 8008db8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008dbc:	b01f      	add	sp, #124	@ 0x7c
 8008dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dc2:	2920      	cmp	r1, #32
 8008dc4:	d1d0      	bne.n	8008d68 <_strtod_l+0x30>
 8008dc6:	3201      	adds	r2, #1
 8008dc8:	e7c3      	b.n	8008d52 <_strtod_l+0x1a>
 8008dca:	292d      	cmp	r1, #45	@ 0x2d
 8008dcc:	d1cc      	bne.n	8008d68 <_strtod_l+0x30>
 8008dce:	2101      	movs	r1, #1
 8008dd0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008dd2:	1c51      	adds	r1, r2, #1
 8008dd4:	9119      	str	r1, [sp, #100]	@ 0x64
 8008dd6:	7852      	ldrb	r2, [r2, #1]
 8008dd8:	2a00      	cmp	r2, #0
 8008dda:	d1c7      	bne.n	8008d6c <_strtod_l+0x34>
 8008ddc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008dde:	9419      	str	r4, [sp, #100]	@ 0x64
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f040 8568 	bne.w	80098b6 <_strtod_l+0xb7e>
 8008de6:	4650      	mov	r0, sl
 8008de8:	4659      	mov	r1, fp
 8008dea:	e7e7      	b.n	8008dbc <_strtod_l+0x84>
 8008dec:	2100      	movs	r1, #0
 8008dee:	e7ef      	b.n	8008dd0 <_strtod_l+0x98>
 8008df0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008df2:	b13a      	cbz	r2, 8008e04 <_strtod_l+0xcc>
 8008df4:	2135      	movs	r1, #53	@ 0x35
 8008df6:	a81c      	add	r0, sp, #112	@ 0x70
 8008df8:	f7ff ff36 	bl	8008c68 <__copybits>
 8008dfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008dfe:	9805      	ldr	r0, [sp, #20]
 8008e00:	f7ff fb10 	bl	8008424 <_Bfree>
 8008e04:	3e01      	subs	r6, #1
 8008e06:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008e08:	2e04      	cmp	r6, #4
 8008e0a:	d806      	bhi.n	8008e1a <_strtod_l+0xe2>
 8008e0c:	e8df f006 	tbb	[pc, r6]
 8008e10:	201d0314 	.word	0x201d0314
 8008e14:	14          	.byte	0x14
 8008e15:	00          	.byte	0x00
 8008e16:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008e1a:	05e1      	lsls	r1, r4, #23
 8008e1c:	bf48      	it	mi
 8008e1e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008e22:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e26:	0d1b      	lsrs	r3, r3, #20
 8008e28:	051b      	lsls	r3, r3, #20
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d1bd      	bne.n	8008daa <_strtod_l+0x72>
 8008e2e:	f7fe fb2b 	bl	8007488 <__errno>
 8008e32:	2322      	movs	r3, #34	@ 0x22
 8008e34:	6003      	str	r3, [r0, #0]
 8008e36:	e7b8      	b.n	8008daa <_strtod_l+0x72>
 8008e38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008e3c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008e40:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008e44:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008e48:	e7e7      	b.n	8008e1a <_strtod_l+0xe2>
 8008e4a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008fc4 <_strtod_l+0x28c>
 8008e4e:	e7e4      	b.n	8008e1a <_strtod_l+0xe2>
 8008e50:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008e54:	f04f 3aff 	mov.w	sl, #4294967295
 8008e58:	e7df      	b.n	8008e1a <_strtod_l+0xe2>
 8008e5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e60:	785b      	ldrb	r3, [r3, #1]
 8008e62:	2b30      	cmp	r3, #48	@ 0x30
 8008e64:	d0f9      	beq.n	8008e5a <_strtod_l+0x122>
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d09f      	beq.n	8008daa <_strtod_l+0x72>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e70:	220a      	movs	r2, #10
 8008e72:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e74:	2300      	movs	r3, #0
 8008e76:	461f      	mov	r7, r3
 8008e78:	9308      	str	r3, [sp, #32]
 8008e7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e7c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008e7e:	7805      	ldrb	r5, [r0, #0]
 8008e80:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008e84:	b2d9      	uxtb	r1, r3
 8008e86:	2909      	cmp	r1, #9
 8008e88:	d928      	bls.n	8008edc <_strtod_l+0x1a4>
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	494e      	ldr	r1, [pc, #312]	@ (8008fc8 <_strtod_l+0x290>)
 8008e8e:	f000 ffc7 	bl	8009e20 <strncmp>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	d032      	beq.n	8008efc <_strtod_l+0x1c4>
 8008e96:	2000      	movs	r0, #0
 8008e98:	462a      	mov	r2, r5
 8008e9a:	4681      	mov	r9, r0
 8008e9c:	463d      	mov	r5, r7
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2a65      	cmp	r2, #101	@ 0x65
 8008ea2:	d001      	beq.n	8008ea8 <_strtod_l+0x170>
 8008ea4:	2a45      	cmp	r2, #69	@ 0x45
 8008ea6:	d114      	bne.n	8008ed2 <_strtod_l+0x19a>
 8008ea8:	b91d      	cbnz	r5, 8008eb2 <_strtod_l+0x17a>
 8008eaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008eac:	4302      	orrs	r2, r0
 8008eae:	d095      	beq.n	8008ddc <_strtod_l+0xa4>
 8008eb0:	2500      	movs	r5, #0
 8008eb2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008eb4:	1c62      	adds	r2, r4, #1
 8008eb6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008eb8:	7862      	ldrb	r2, [r4, #1]
 8008eba:	2a2b      	cmp	r2, #43	@ 0x2b
 8008ebc:	d077      	beq.n	8008fae <_strtod_l+0x276>
 8008ebe:	2a2d      	cmp	r2, #45	@ 0x2d
 8008ec0:	d07b      	beq.n	8008fba <_strtod_l+0x282>
 8008ec2:	f04f 0c00 	mov.w	ip, #0
 8008ec6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008eca:	2909      	cmp	r1, #9
 8008ecc:	f240 8082 	bls.w	8008fd4 <_strtod_l+0x29c>
 8008ed0:	9419      	str	r4, [sp, #100]	@ 0x64
 8008ed2:	f04f 0800 	mov.w	r8, #0
 8008ed6:	e0a2      	b.n	800901e <_strtod_l+0x2e6>
 8008ed8:	2300      	movs	r3, #0
 8008eda:	e7c7      	b.n	8008e6c <_strtod_l+0x134>
 8008edc:	2f08      	cmp	r7, #8
 8008ede:	bfd5      	itete	le
 8008ee0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008ee2:	9908      	ldrgt	r1, [sp, #32]
 8008ee4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ee8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008eec:	f100 0001 	add.w	r0, r0, #1
 8008ef0:	bfd4      	ite	le
 8008ef2:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008ef4:	9308      	strgt	r3, [sp, #32]
 8008ef6:	3701      	adds	r7, #1
 8008ef8:	9019      	str	r0, [sp, #100]	@ 0x64
 8008efa:	e7bf      	b.n	8008e7c <_strtod_l+0x144>
 8008efc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008efe:	1c5a      	adds	r2, r3, #1
 8008f00:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f02:	785a      	ldrb	r2, [r3, #1]
 8008f04:	b37f      	cbz	r7, 8008f66 <_strtod_l+0x22e>
 8008f06:	4681      	mov	r9, r0
 8008f08:	463d      	mov	r5, r7
 8008f0a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008f0e:	2b09      	cmp	r3, #9
 8008f10:	d912      	bls.n	8008f38 <_strtod_l+0x200>
 8008f12:	2301      	movs	r3, #1
 8008f14:	e7c4      	b.n	8008ea0 <_strtod_l+0x168>
 8008f16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f18:	3001      	adds	r0, #1
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f1e:	785a      	ldrb	r2, [r3, #1]
 8008f20:	2a30      	cmp	r2, #48	@ 0x30
 8008f22:	d0f8      	beq.n	8008f16 <_strtod_l+0x1de>
 8008f24:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008f28:	2b08      	cmp	r3, #8
 8008f2a:	f200 84cb 	bhi.w	80098c4 <_strtod_l+0xb8c>
 8008f2e:	4681      	mov	r9, r0
 8008f30:	2000      	movs	r0, #0
 8008f32:	4605      	mov	r5, r0
 8008f34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f36:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f38:	3a30      	subs	r2, #48	@ 0x30
 8008f3a:	f100 0301 	add.w	r3, r0, #1
 8008f3e:	d02a      	beq.n	8008f96 <_strtod_l+0x25e>
 8008f40:	4499      	add	r9, r3
 8008f42:	210a      	movs	r1, #10
 8008f44:	462b      	mov	r3, r5
 8008f46:	eb00 0c05 	add.w	ip, r0, r5
 8008f4a:	4563      	cmp	r3, ip
 8008f4c:	d10d      	bne.n	8008f6a <_strtod_l+0x232>
 8008f4e:	1c69      	adds	r1, r5, #1
 8008f50:	4401      	add	r1, r0
 8008f52:	4428      	add	r0, r5
 8008f54:	2808      	cmp	r0, #8
 8008f56:	dc16      	bgt.n	8008f86 <_strtod_l+0x24e>
 8008f58:	230a      	movs	r3, #10
 8008f5a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008f5c:	fb03 2300 	mla	r3, r3, r0, r2
 8008f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f62:	2300      	movs	r3, #0
 8008f64:	e018      	b.n	8008f98 <_strtod_l+0x260>
 8008f66:	4638      	mov	r0, r7
 8008f68:	e7da      	b.n	8008f20 <_strtod_l+0x1e8>
 8008f6a:	2b08      	cmp	r3, #8
 8008f6c:	f103 0301 	add.w	r3, r3, #1
 8008f70:	dc03      	bgt.n	8008f7a <_strtod_l+0x242>
 8008f72:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008f74:	434e      	muls	r6, r1
 8008f76:	960a      	str	r6, [sp, #40]	@ 0x28
 8008f78:	e7e7      	b.n	8008f4a <_strtod_l+0x212>
 8008f7a:	2b10      	cmp	r3, #16
 8008f7c:	bfde      	ittt	le
 8008f7e:	9e08      	ldrle	r6, [sp, #32]
 8008f80:	434e      	mulle	r6, r1
 8008f82:	9608      	strle	r6, [sp, #32]
 8008f84:	e7e1      	b.n	8008f4a <_strtod_l+0x212>
 8008f86:	280f      	cmp	r0, #15
 8008f88:	dceb      	bgt.n	8008f62 <_strtod_l+0x22a>
 8008f8a:	230a      	movs	r3, #10
 8008f8c:	9808      	ldr	r0, [sp, #32]
 8008f8e:	fb03 2300 	mla	r3, r3, r0, r2
 8008f92:	9308      	str	r3, [sp, #32]
 8008f94:	e7e5      	b.n	8008f62 <_strtod_l+0x22a>
 8008f96:	4629      	mov	r1, r5
 8008f98:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008f9a:	460d      	mov	r5, r1
 8008f9c:	1c50      	adds	r0, r2, #1
 8008f9e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008fa0:	7852      	ldrb	r2, [r2, #1]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	e7b1      	b.n	8008f0a <_strtod_l+0x1d2>
 8008fa6:	f04f 0900 	mov.w	r9, #0
 8008faa:	2301      	movs	r3, #1
 8008fac:	e77d      	b.n	8008eaa <_strtod_l+0x172>
 8008fae:	f04f 0c00 	mov.w	ip, #0
 8008fb2:	1ca2      	adds	r2, r4, #2
 8008fb4:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fb6:	78a2      	ldrb	r2, [r4, #2]
 8008fb8:	e785      	b.n	8008ec6 <_strtod_l+0x18e>
 8008fba:	f04f 0c01 	mov.w	ip, #1
 8008fbe:	e7f8      	b.n	8008fb2 <_strtod_l+0x27a>
 8008fc0:	0800bcf8 	.word	0x0800bcf8
 8008fc4:	7ff00000 	.word	0x7ff00000
 8008fc8:	0800bce0 	.word	0x0800bce0
 8008fcc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fce:	1c51      	adds	r1, r2, #1
 8008fd0:	9119      	str	r1, [sp, #100]	@ 0x64
 8008fd2:	7852      	ldrb	r2, [r2, #1]
 8008fd4:	2a30      	cmp	r2, #48	@ 0x30
 8008fd6:	d0f9      	beq.n	8008fcc <_strtod_l+0x294>
 8008fd8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008fdc:	2908      	cmp	r1, #8
 8008fde:	f63f af78 	bhi.w	8008ed2 <_strtod_l+0x19a>
 8008fe2:	f04f 080a 	mov.w	r8, #10
 8008fe6:	3a30      	subs	r2, #48	@ 0x30
 8008fe8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008fec:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008fee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ff0:	1c56      	adds	r6, r2, #1
 8008ff2:	9619      	str	r6, [sp, #100]	@ 0x64
 8008ff4:	7852      	ldrb	r2, [r2, #1]
 8008ff6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008ffa:	f1be 0f09 	cmp.w	lr, #9
 8008ffe:	d939      	bls.n	8009074 <_strtod_l+0x33c>
 8009000:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009002:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009006:	1a76      	subs	r6, r6, r1
 8009008:	2e08      	cmp	r6, #8
 800900a:	dc03      	bgt.n	8009014 <_strtod_l+0x2dc>
 800900c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800900e:	4588      	cmp	r8, r1
 8009010:	bfa8      	it	ge
 8009012:	4688      	movge	r8, r1
 8009014:	f1bc 0f00 	cmp.w	ip, #0
 8009018:	d001      	beq.n	800901e <_strtod_l+0x2e6>
 800901a:	f1c8 0800 	rsb	r8, r8, #0
 800901e:	2d00      	cmp	r5, #0
 8009020:	d14e      	bne.n	80090c0 <_strtod_l+0x388>
 8009022:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009024:	4308      	orrs	r0, r1
 8009026:	f47f aec0 	bne.w	8008daa <_strtod_l+0x72>
 800902a:	2b00      	cmp	r3, #0
 800902c:	f47f aed6 	bne.w	8008ddc <_strtod_l+0xa4>
 8009030:	2a69      	cmp	r2, #105	@ 0x69
 8009032:	d028      	beq.n	8009086 <_strtod_l+0x34e>
 8009034:	dc25      	bgt.n	8009082 <_strtod_l+0x34a>
 8009036:	2a49      	cmp	r2, #73	@ 0x49
 8009038:	d025      	beq.n	8009086 <_strtod_l+0x34e>
 800903a:	2a4e      	cmp	r2, #78	@ 0x4e
 800903c:	f47f aece 	bne.w	8008ddc <_strtod_l+0xa4>
 8009040:	499a      	ldr	r1, [pc, #616]	@ (80092ac <_strtod_l+0x574>)
 8009042:	a819      	add	r0, sp, #100	@ 0x64
 8009044:	f001 f9de 	bl	800a404 <__match>
 8009048:	2800      	cmp	r0, #0
 800904a:	f43f aec7 	beq.w	8008ddc <_strtod_l+0xa4>
 800904e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	2b28      	cmp	r3, #40	@ 0x28
 8009054:	d12e      	bne.n	80090b4 <_strtod_l+0x37c>
 8009056:	4996      	ldr	r1, [pc, #600]	@ (80092b0 <_strtod_l+0x578>)
 8009058:	aa1c      	add	r2, sp, #112	@ 0x70
 800905a:	a819      	add	r0, sp, #100	@ 0x64
 800905c:	f001 f9e6 	bl	800a42c <__hexnan>
 8009060:	2805      	cmp	r0, #5
 8009062:	d127      	bne.n	80090b4 <_strtod_l+0x37c>
 8009064:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009066:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800906a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800906e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009072:	e69a      	b.n	8008daa <_strtod_l+0x72>
 8009074:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009076:	fb08 2101 	mla	r1, r8, r1, r2
 800907a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800907e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009080:	e7b5      	b.n	8008fee <_strtod_l+0x2b6>
 8009082:	2a6e      	cmp	r2, #110	@ 0x6e
 8009084:	e7da      	b.n	800903c <_strtod_l+0x304>
 8009086:	498b      	ldr	r1, [pc, #556]	@ (80092b4 <_strtod_l+0x57c>)
 8009088:	a819      	add	r0, sp, #100	@ 0x64
 800908a:	f001 f9bb 	bl	800a404 <__match>
 800908e:	2800      	cmp	r0, #0
 8009090:	f43f aea4 	beq.w	8008ddc <_strtod_l+0xa4>
 8009094:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009096:	4988      	ldr	r1, [pc, #544]	@ (80092b8 <_strtod_l+0x580>)
 8009098:	3b01      	subs	r3, #1
 800909a:	a819      	add	r0, sp, #100	@ 0x64
 800909c:	9319      	str	r3, [sp, #100]	@ 0x64
 800909e:	f001 f9b1 	bl	800a404 <__match>
 80090a2:	b910      	cbnz	r0, 80090aa <_strtod_l+0x372>
 80090a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090a6:	3301      	adds	r3, #1
 80090a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80090aa:	f04f 0a00 	mov.w	sl, #0
 80090ae:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80092bc <_strtod_l+0x584>
 80090b2:	e67a      	b.n	8008daa <_strtod_l+0x72>
 80090b4:	4882      	ldr	r0, [pc, #520]	@ (80092c0 <_strtod_l+0x588>)
 80090b6:	f000 fee3 	bl	8009e80 <nan>
 80090ba:	4682      	mov	sl, r0
 80090bc:	468b      	mov	fp, r1
 80090be:	e674      	b.n	8008daa <_strtod_l+0x72>
 80090c0:	eba8 0309 	sub.w	r3, r8, r9
 80090c4:	2f00      	cmp	r7, #0
 80090c6:	bf08      	it	eq
 80090c8:	462f      	moveq	r7, r5
 80090ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80090cc:	2d10      	cmp	r5, #16
 80090ce:	462c      	mov	r4, r5
 80090d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d2:	bfa8      	it	ge
 80090d4:	2410      	movge	r4, #16
 80090d6:	f7f7 f985 	bl	80003e4 <__aeabi_ui2d>
 80090da:	2d09      	cmp	r5, #9
 80090dc:	4682      	mov	sl, r0
 80090de:	468b      	mov	fp, r1
 80090e0:	dc11      	bgt.n	8009106 <_strtod_l+0x3ce>
 80090e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f43f ae60 	beq.w	8008daa <_strtod_l+0x72>
 80090ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ec:	dd76      	ble.n	80091dc <_strtod_l+0x4a4>
 80090ee:	2b16      	cmp	r3, #22
 80090f0:	dc5d      	bgt.n	80091ae <_strtod_l+0x476>
 80090f2:	4974      	ldr	r1, [pc, #464]	@ (80092c4 <_strtod_l+0x58c>)
 80090f4:	4652      	mov	r2, sl
 80090f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090fa:	465b      	mov	r3, fp
 80090fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009100:	f7f7 f9ea 	bl	80004d8 <__aeabi_dmul>
 8009104:	e7d9      	b.n	80090ba <_strtod_l+0x382>
 8009106:	4b6f      	ldr	r3, [pc, #444]	@ (80092c4 <_strtod_l+0x58c>)
 8009108:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800910c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009110:	f7f7 f9e2 	bl	80004d8 <__aeabi_dmul>
 8009114:	4682      	mov	sl, r0
 8009116:	9808      	ldr	r0, [sp, #32]
 8009118:	468b      	mov	fp, r1
 800911a:	f7f7 f963 	bl	80003e4 <__aeabi_ui2d>
 800911e:	4602      	mov	r2, r0
 8009120:	460b      	mov	r3, r1
 8009122:	4650      	mov	r0, sl
 8009124:	4659      	mov	r1, fp
 8009126:	f7f7 f821 	bl	800016c <__adddf3>
 800912a:	2d0f      	cmp	r5, #15
 800912c:	4682      	mov	sl, r0
 800912e:	468b      	mov	fp, r1
 8009130:	ddd7      	ble.n	80090e2 <_strtod_l+0x3aa>
 8009132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009134:	1b2c      	subs	r4, r5, r4
 8009136:	441c      	add	r4, r3
 8009138:	2c00      	cmp	r4, #0
 800913a:	f340 8096 	ble.w	800926a <_strtod_l+0x532>
 800913e:	f014 030f 	ands.w	r3, r4, #15
 8009142:	d00a      	beq.n	800915a <_strtod_l+0x422>
 8009144:	495f      	ldr	r1, [pc, #380]	@ (80092c4 <_strtod_l+0x58c>)
 8009146:	4652      	mov	r2, sl
 8009148:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800914c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009150:	465b      	mov	r3, fp
 8009152:	f7f7 f9c1 	bl	80004d8 <__aeabi_dmul>
 8009156:	4682      	mov	sl, r0
 8009158:	468b      	mov	fp, r1
 800915a:	f034 040f 	bics.w	r4, r4, #15
 800915e:	d073      	beq.n	8009248 <_strtod_l+0x510>
 8009160:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009164:	dd48      	ble.n	80091f8 <_strtod_l+0x4c0>
 8009166:	2400      	movs	r4, #0
 8009168:	46a0      	mov	r8, r4
 800916a:	46a1      	mov	r9, r4
 800916c:	940a      	str	r4, [sp, #40]	@ 0x28
 800916e:	2322      	movs	r3, #34	@ 0x22
 8009170:	f04f 0a00 	mov.w	sl, #0
 8009174:	9a05      	ldr	r2, [sp, #20]
 8009176:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80092bc <_strtod_l+0x584>
 800917a:	6013      	str	r3, [r2, #0]
 800917c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800917e:	2b00      	cmp	r3, #0
 8009180:	f43f ae13 	beq.w	8008daa <_strtod_l+0x72>
 8009184:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009186:	9805      	ldr	r0, [sp, #20]
 8009188:	f7ff f94c 	bl	8008424 <_Bfree>
 800918c:	4649      	mov	r1, r9
 800918e:	9805      	ldr	r0, [sp, #20]
 8009190:	f7ff f948 	bl	8008424 <_Bfree>
 8009194:	4641      	mov	r1, r8
 8009196:	9805      	ldr	r0, [sp, #20]
 8009198:	f7ff f944 	bl	8008424 <_Bfree>
 800919c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800919e:	9805      	ldr	r0, [sp, #20]
 80091a0:	f7ff f940 	bl	8008424 <_Bfree>
 80091a4:	4621      	mov	r1, r4
 80091a6:	9805      	ldr	r0, [sp, #20]
 80091a8:	f7ff f93c 	bl	8008424 <_Bfree>
 80091ac:	e5fd      	b.n	8008daa <_strtod_l+0x72>
 80091ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80091b4:	4293      	cmp	r3, r2
 80091b6:	dbbc      	blt.n	8009132 <_strtod_l+0x3fa>
 80091b8:	4c42      	ldr	r4, [pc, #264]	@ (80092c4 <_strtod_l+0x58c>)
 80091ba:	f1c5 050f 	rsb	r5, r5, #15
 80091be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80091c2:	4652      	mov	r2, sl
 80091c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091c8:	465b      	mov	r3, fp
 80091ca:	f7f7 f985 	bl	80004d8 <__aeabi_dmul>
 80091ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091d0:	1b5d      	subs	r5, r3, r5
 80091d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80091d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80091da:	e791      	b.n	8009100 <_strtod_l+0x3c8>
 80091dc:	3316      	adds	r3, #22
 80091de:	dba8      	blt.n	8009132 <_strtod_l+0x3fa>
 80091e0:	4b38      	ldr	r3, [pc, #224]	@ (80092c4 <_strtod_l+0x58c>)
 80091e2:	eba9 0808 	sub.w	r8, r9, r8
 80091e6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80091ea:	4650      	mov	r0, sl
 80091ec:	e9d8 2300 	ldrd	r2, r3, [r8]
 80091f0:	4659      	mov	r1, fp
 80091f2:	f7f7 fa9b 	bl	800072c <__aeabi_ddiv>
 80091f6:	e760      	b.n	80090ba <_strtod_l+0x382>
 80091f8:	4b33      	ldr	r3, [pc, #204]	@ (80092c8 <_strtod_l+0x590>)
 80091fa:	4650      	mov	r0, sl
 80091fc:	9308      	str	r3, [sp, #32]
 80091fe:	2300      	movs	r3, #0
 8009200:	4659      	mov	r1, fp
 8009202:	461e      	mov	r6, r3
 8009204:	1124      	asrs	r4, r4, #4
 8009206:	2c01      	cmp	r4, #1
 8009208:	dc21      	bgt.n	800924e <_strtod_l+0x516>
 800920a:	b10b      	cbz	r3, 8009210 <_strtod_l+0x4d8>
 800920c:	4682      	mov	sl, r0
 800920e:	468b      	mov	fp, r1
 8009210:	492d      	ldr	r1, [pc, #180]	@ (80092c8 <_strtod_l+0x590>)
 8009212:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009216:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800921a:	4652      	mov	r2, sl
 800921c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009220:	465b      	mov	r3, fp
 8009222:	f7f7 f959 	bl	80004d8 <__aeabi_dmul>
 8009226:	4b25      	ldr	r3, [pc, #148]	@ (80092bc <_strtod_l+0x584>)
 8009228:	460a      	mov	r2, r1
 800922a:	400b      	ands	r3, r1
 800922c:	4927      	ldr	r1, [pc, #156]	@ (80092cc <_strtod_l+0x594>)
 800922e:	4682      	mov	sl, r0
 8009230:	428b      	cmp	r3, r1
 8009232:	d898      	bhi.n	8009166 <_strtod_l+0x42e>
 8009234:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009238:	428b      	cmp	r3, r1
 800923a:	bf86      	itte	hi
 800923c:	f04f 3aff 	movhi.w	sl, #4294967295
 8009240:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80092d0 <_strtod_l+0x598>
 8009244:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009248:	2300      	movs	r3, #0
 800924a:	9308      	str	r3, [sp, #32]
 800924c:	e07a      	b.n	8009344 <_strtod_l+0x60c>
 800924e:	07e2      	lsls	r2, r4, #31
 8009250:	d505      	bpl.n	800925e <_strtod_l+0x526>
 8009252:	9b08      	ldr	r3, [sp, #32]
 8009254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009258:	f7f7 f93e 	bl	80004d8 <__aeabi_dmul>
 800925c:	2301      	movs	r3, #1
 800925e:	9a08      	ldr	r2, [sp, #32]
 8009260:	3601      	adds	r6, #1
 8009262:	3208      	adds	r2, #8
 8009264:	1064      	asrs	r4, r4, #1
 8009266:	9208      	str	r2, [sp, #32]
 8009268:	e7cd      	b.n	8009206 <_strtod_l+0x4ce>
 800926a:	d0ed      	beq.n	8009248 <_strtod_l+0x510>
 800926c:	4264      	negs	r4, r4
 800926e:	f014 020f 	ands.w	r2, r4, #15
 8009272:	d00a      	beq.n	800928a <_strtod_l+0x552>
 8009274:	4b13      	ldr	r3, [pc, #76]	@ (80092c4 <_strtod_l+0x58c>)
 8009276:	4650      	mov	r0, sl
 8009278:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800927c:	4659      	mov	r1, fp
 800927e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009282:	f7f7 fa53 	bl	800072c <__aeabi_ddiv>
 8009286:	4682      	mov	sl, r0
 8009288:	468b      	mov	fp, r1
 800928a:	1124      	asrs	r4, r4, #4
 800928c:	d0dc      	beq.n	8009248 <_strtod_l+0x510>
 800928e:	2c1f      	cmp	r4, #31
 8009290:	dd20      	ble.n	80092d4 <_strtod_l+0x59c>
 8009292:	2400      	movs	r4, #0
 8009294:	46a0      	mov	r8, r4
 8009296:	46a1      	mov	r9, r4
 8009298:	940a      	str	r4, [sp, #40]	@ 0x28
 800929a:	2322      	movs	r3, #34	@ 0x22
 800929c:	9a05      	ldr	r2, [sp, #20]
 800929e:	f04f 0a00 	mov.w	sl, #0
 80092a2:	f04f 0b00 	mov.w	fp, #0
 80092a6:	6013      	str	r3, [r2, #0]
 80092a8:	e768      	b.n	800917c <_strtod_l+0x444>
 80092aa:	bf00      	nop
 80092ac:	0800bacf 	.word	0x0800bacf
 80092b0:	0800bce4 	.word	0x0800bce4
 80092b4:	0800bac7 	.word	0x0800bac7
 80092b8:	0800bafe 	.word	0x0800bafe
 80092bc:	7ff00000 	.word	0x7ff00000
 80092c0:	0800be8d 	.word	0x0800be8d
 80092c4:	0800bc18 	.word	0x0800bc18
 80092c8:	0800bbf0 	.word	0x0800bbf0
 80092cc:	7ca00000 	.word	0x7ca00000
 80092d0:	7fefffff 	.word	0x7fefffff
 80092d4:	f014 0310 	ands.w	r3, r4, #16
 80092d8:	bf18      	it	ne
 80092da:	236a      	movne	r3, #106	@ 0x6a
 80092dc:	4650      	mov	r0, sl
 80092de:	9308      	str	r3, [sp, #32]
 80092e0:	4659      	mov	r1, fp
 80092e2:	2300      	movs	r3, #0
 80092e4:	4ea9      	ldr	r6, [pc, #676]	@ (800958c <_strtod_l+0x854>)
 80092e6:	07e2      	lsls	r2, r4, #31
 80092e8:	d504      	bpl.n	80092f4 <_strtod_l+0x5bc>
 80092ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092ee:	f7f7 f8f3 	bl	80004d8 <__aeabi_dmul>
 80092f2:	2301      	movs	r3, #1
 80092f4:	1064      	asrs	r4, r4, #1
 80092f6:	f106 0608 	add.w	r6, r6, #8
 80092fa:	d1f4      	bne.n	80092e6 <_strtod_l+0x5ae>
 80092fc:	b10b      	cbz	r3, 8009302 <_strtod_l+0x5ca>
 80092fe:	4682      	mov	sl, r0
 8009300:	468b      	mov	fp, r1
 8009302:	9b08      	ldr	r3, [sp, #32]
 8009304:	b1b3      	cbz	r3, 8009334 <_strtod_l+0x5fc>
 8009306:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800930a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800930e:	2b00      	cmp	r3, #0
 8009310:	4659      	mov	r1, fp
 8009312:	dd0f      	ble.n	8009334 <_strtod_l+0x5fc>
 8009314:	2b1f      	cmp	r3, #31
 8009316:	dd57      	ble.n	80093c8 <_strtod_l+0x690>
 8009318:	2b34      	cmp	r3, #52	@ 0x34
 800931a:	bfd8      	it	le
 800931c:	f04f 33ff 	movle.w	r3, #4294967295
 8009320:	f04f 0a00 	mov.w	sl, #0
 8009324:	bfcf      	iteee	gt
 8009326:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800932a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800932e:	4093      	lslle	r3, r2
 8009330:	ea03 0b01 	andle.w	fp, r3, r1
 8009334:	2200      	movs	r2, #0
 8009336:	2300      	movs	r3, #0
 8009338:	4650      	mov	r0, sl
 800933a:	4659      	mov	r1, fp
 800933c:	f7f7 fb34 	bl	80009a8 <__aeabi_dcmpeq>
 8009340:	2800      	cmp	r0, #0
 8009342:	d1a6      	bne.n	8009292 <_strtod_l+0x55a>
 8009344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009346:	463a      	mov	r2, r7
 8009348:	9300      	str	r3, [sp, #0]
 800934a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800934c:	462b      	mov	r3, r5
 800934e:	9805      	ldr	r0, [sp, #20]
 8009350:	f7ff f8d0 	bl	80084f4 <__s2b>
 8009354:	900a      	str	r0, [sp, #40]	@ 0x28
 8009356:	2800      	cmp	r0, #0
 8009358:	f43f af05 	beq.w	8009166 <_strtod_l+0x42e>
 800935c:	2400      	movs	r4, #0
 800935e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009360:	eba9 0308 	sub.w	r3, r9, r8
 8009364:	2a00      	cmp	r2, #0
 8009366:	bfa8      	it	ge
 8009368:	2300      	movge	r3, #0
 800936a:	46a0      	mov	r8, r4
 800936c:	9312      	str	r3, [sp, #72]	@ 0x48
 800936e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009372:	9316      	str	r3, [sp, #88]	@ 0x58
 8009374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009376:	9805      	ldr	r0, [sp, #20]
 8009378:	6859      	ldr	r1, [r3, #4]
 800937a:	f7ff f813 	bl	80083a4 <_Balloc>
 800937e:	4681      	mov	r9, r0
 8009380:	2800      	cmp	r0, #0
 8009382:	f43f aef4 	beq.w	800916e <_strtod_l+0x436>
 8009386:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009388:	300c      	adds	r0, #12
 800938a:	691a      	ldr	r2, [r3, #16]
 800938c:	f103 010c 	add.w	r1, r3, #12
 8009390:	3202      	adds	r2, #2
 8009392:	0092      	lsls	r2, r2, #2
 8009394:	f000 fd66 	bl	8009e64 <memcpy>
 8009398:	ab1c      	add	r3, sp, #112	@ 0x70
 800939a:	9301      	str	r3, [sp, #4]
 800939c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	4652      	mov	r2, sl
 80093a2:	465b      	mov	r3, fp
 80093a4:	9805      	ldr	r0, [sp, #20]
 80093a6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80093aa:	f7ff fbd5 	bl	8008b58 <__d2b>
 80093ae:	901a      	str	r0, [sp, #104]	@ 0x68
 80093b0:	2800      	cmp	r0, #0
 80093b2:	f43f aedc 	beq.w	800916e <_strtod_l+0x436>
 80093b6:	2101      	movs	r1, #1
 80093b8:	9805      	ldr	r0, [sp, #20]
 80093ba:	f7ff f931 	bl	8008620 <__i2b>
 80093be:	4680      	mov	r8, r0
 80093c0:	b948      	cbnz	r0, 80093d6 <_strtod_l+0x69e>
 80093c2:	f04f 0800 	mov.w	r8, #0
 80093c6:	e6d2      	b.n	800916e <_strtod_l+0x436>
 80093c8:	f04f 32ff 	mov.w	r2, #4294967295
 80093cc:	fa02 f303 	lsl.w	r3, r2, r3
 80093d0:	ea03 0a0a 	and.w	sl, r3, sl
 80093d4:	e7ae      	b.n	8009334 <_strtod_l+0x5fc>
 80093d6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80093d8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80093da:	2d00      	cmp	r5, #0
 80093dc:	bfab      	itete	ge
 80093de:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80093e0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80093e2:	18ef      	addge	r7, r5, r3
 80093e4:	1b5e      	sublt	r6, r3, r5
 80093e6:	9b08      	ldr	r3, [sp, #32]
 80093e8:	bfa8      	it	ge
 80093ea:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80093ec:	eba5 0503 	sub.w	r5, r5, r3
 80093f0:	4415      	add	r5, r2
 80093f2:	4b67      	ldr	r3, [pc, #412]	@ (8009590 <_strtod_l+0x858>)
 80093f4:	f105 35ff 	add.w	r5, r5, #4294967295
 80093f8:	bfb8      	it	lt
 80093fa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80093fc:	429d      	cmp	r5, r3
 80093fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009402:	da50      	bge.n	80094a6 <_strtod_l+0x76e>
 8009404:	1b5b      	subs	r3, r3, r5
 8009406:	2b1f      	cmp	r3, #31
 8009408:	f04f 0101 	mov.w	r1, #1
 800940c:	eba2 0203 	sub.w	r2, r2, r3
 8009410:	dc3d      	bgt.n	800948e <_strtod_l+0x756>
 8009412:	fa01 f303 	lsl.w	r3, r1, r3
 8009416:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009418:	2300      	movs	r3, #0
 800941a:	9310      	str	r3, [sp, #64]	@ 0x40
 800941c:	18bd      	adds	r5, r7, r2
 800941e:	9b08      	ldr	r3, [sp, #32]
 8009420:	42af      	cmp	r7, r5
 8009422:	4416      	add	r6, r2
 8009424:	441e      	add	r6, r3
 8009426:	463b      	mov	r3, r7
 8009428:	bfa8      	it	ge
 800942a:	462b      	movge	r3, r5
 800942c:	42b3      	cmp	r3, r6
 800942e:	bfa8      	it	ge
 8009430:	4633      	movge	r3, r6
 8009432:	2b00      	cmp	r3, #0
 8009434:	bfc2      	ittt	gt
 8009436:	1aed      	subgt	r5, r5, r3
 8009438:	1af6      	subgt	r6, r6, r3
 800943a:	1aff      	subgt	r7, r7, r3
 800943c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800943e:	2b00      	cmp	r3, #0
 8009440:	dd16      	ble.n	8009470 <_strtod_l+0x738>
 8009442:	4641      	mov	r1, r8
 8009444:	461a      	mov	r2, r3
 8009446:	9805      	ldr	r0, [sp, #20]
 8009448:	f7ff f9a8 	bl	800879c <__pow5mult>
 800944c:	4680      	mov	r8, r0
 800944e:	2800      	cmp	r0, #0
 8009450:	d0b7      	beq.n	80093c2 <_strtod_l+0x68a>
 8009452:	4601      	mov	r1, r0
 8009454:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009456:	9805      	ldr	r0, [sp, #20]
 8009458:	f7ff f8f8 	bl	800864c <__multiply>
 800945c:	900e      	str	r0, [sp, #56]	@ 0x38
 800945e:	2800      	cmp	r0, #0
 8009460:	f43f ae85 	beq.w	800916e <_strtod_l+0x436>
 8009464:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009466:	9805      	ldr	r0, [sp, #20]
 8009468:	f7fe ffdc 	bl	8008424 <_Bfree>
 800946c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800946e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009470:	2d00      	cmp	r5, #0
 8009472:	dc1d      	bgt.n	80094b0 <_strtod_l+0x778>
 8009474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009476:	2b00      	cmp	r3, #0
 8009478:	dd23      	ble.n	80094c2 <_strtod_l+0x78a>
 800947a:	4649      	mov	r1, r9
 800947c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800947e:	9805      	ldr	r0, [sp, #20]
 8009480:	f7ff f98c 	bl	800879c <__pow5mult>
 8009484:	4681      	mov	r9, r0
 8009486:	b9e0      	cbnz	r0, 80094c2 <_strtod_l+0x78a>
 8009488:	f04f 0900 	mov.w	r9, #0
 800948c:	e66f      	b.n	800916e <_strtod_l+0x436>
 800948e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009492:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009496:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800949a:	35e2      	adds	r5, #226	@ 0xe2
 800949c:	fa01 f305 	lsl.w	r3, r1, r5
 80094a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80094a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80094a4:	e7ba      	b.n	800941c <_strtod_l+0x6e4>
 80094a6:	2300      	movs	r3, #0
 80094a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80094aa:	2301      	movs	r3, #1
 80094ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094ae:	e7b5      	b.n	800941c <_strtod_l+0x6e4>
 80094b0:	462a      	mov	r2, r5
 80094b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094b4:	9805      	ldr	r0, [sp, #20]
 80094b6:	f7ff f9cb 	bl	8008850 <__lshift>
 80094ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80094bc:	2800      	cmp	r0, #0
 80094be:	d1d9      	bne.n	8009474 <_strtod_l+0x73c>
 80094c0:	e655      	b.n	800916e <_strtod_l+0x436>
 80094c2:	2e00      	cmp	r6, #0
 80094c4:	dd07      	ble.n	80094d6 <_strtod_l+0x79e>
 80094c6:	4649      	mov	r1, r9
 80094c8:	4632      	mov	r2, r6
 80094ca:	9805      	ldr	r0, [sp, #20]
 80094cc:	f7ff f9c0 	bl	8008850 <__lshift>
 80094d0:	4681      	mov	r9, r0
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d0d8      	beq.n	8009488 <_strtod_l+0x750>
 80094d6:	2f00      	cmp	r7, #0
 80094d8:	dd08      	ble.n	80094ec <_strtod_l+0x7b4>
 80094da:	4641      	mov	r1, r8
 80094dc:	463a      	mov	r2, r7
 80094de:	9805      	ldr	r0, [sp, #20]
 80094e0:	f7ff f9b6 	bl	8008850 <__lshift>
 80094e4:	4680      	mov	r8, r0
 80094e6:	2800      	cmp	r0, #0
 80094e8:	f43f ae41 	beq.w	800916e <_strtod_l+0x436>
 80094ec:	464a      	mov	r2, r9
 80094ee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094f0:	9805      	ldr	r0, [sp, #20]
 80094f2:	f7ff fa35 	bl	8008960 <__mdiff>
 80094f6:	4604      	mov	r4, r0
 80094f8:	2800      	cmp	r0, #0
 80094fa:	f43f ae38 	beq.w	800916e <_strtod_l+0x436>
 80094fe:	68c3      	ldr	r3, [r0, #12]
 8009500:	4641      	mov	r1, r8
 8009502:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009504:	2300      	movs	r3, #0
 8009506:	60c3      	str	r3, [r0, #12]
 8009508:	f7ff fa0e 	bl	8008928 <__mcmp>
 800950c:	2800      	cmp	r0, #0
 800950e:	da45      	bge.n	800959c <_strtod_l+0x864>
 8009510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009512:	ea53 030a 	orrs.w	r3, r3, sl
 8009516:	d16b      	bne.n	80095f0 <_strtod_l+0x8b8>
 8009518:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800951c:	2b00      	cmp	r3, #0
 800951e:	d167      	bne.n	80095f0 <_strtod_l+0x8b8>
 8009520:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009524:	0d1b      	lsrs	r3, r3, #20
 8009526:	051b      	lsls	r3, r3, #20
 8009528:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800952c:	d960      	bls.n	80095f0 <_strtod_l+0x8b8>
 800952e:	6963      	ldr	r3, [r4, #20]
 8009530:	b913      	cbnz	r3, 8009538 <_strtod_l+0x800>
 8009532:	6923      	ldr	r3, [r4, #16]
 8009534:	2b01      	cmp	r3, #1
 8009536:	dd5b      	ble.n	80095f0 <_strtod_l+0x8b8>
 8009538:	4621      	mov	r1, r4
 800953a:	2201      	movs	r2, #1
 800953c:	9805      	ldr	r0, [sp, #20]
 800953e:	f7ff f987 	bl	8008850 <__lshift>
 8009542:	4641      	mov	r1, r8
 8009544:	4604      	mov	r4, r0
 8009546:	f7ff f9ef 	bl	8008928 <__mcmp>
 800954a:	2800      	cmp	r0, #0
 800954c:	dd50      	ble.n	80095f0 <_strtod_l+0x8b8>
 800954e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009552:	9a08      	ldr	r2, [sp, #32]
 8009554:	0d1b      	lsrs	r3, r3, #20
 8009556:	051b      	lsls	r3, r3, #20
 8009558:	2a00      	cmp	r2, #0
 800955a:	d06a      	beq.n	8009632 <_strtod_l+0x8fa>
 800955c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009560:	d867      	bhi.n	8009632 <_strtod_l+0x8fa>
 8009562:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009566:	f67f ae98 	bls.w	800929a <_strtod_l+0x562>
 800956a:	4650      	mov	r0, sl
 800956c:	4659      	mov	r1, fp
 800956e:	4b09      	ldr	r3, [pc, #36]	@ (8009594 <_strtod_l+0x85c>)
 8009570:	2200      	movs	r2, #0
 8009572:	f7f6 ffb1 	bl	80004d8 <__aeabi_dmul>
 8009576:	4b08      	ldr	r3, [pc, #32]	@ (8009598 <_strtod_l+0x860>)
 8009578:	4682      	mov	sl, r0
 800957a:	400b      	ands	r3, r1
 800957c:	468b      	mov	fp, r1
 800957e:	2b00      	cmp	r3, #0
 8009580:	f47f ae00 	bne.w	8009184 <_strtod_l+0x44c>
 8009584:	2322      	movs	r3, #34	@ 0x22
 8009586:	9a05      	ldr	r2, [sp, #20]
 8009588:	6013      	str	r3, [r2, #0]
 800958a:	e5fb      	b.n	8009184 <_strtod_l+0x44c>
 800958c:	0800bd10 	.word	0x0800bd10
 8009590:	fffffc02 	.word	0xfffffc02
 8009594:	39500000 	.word	0x39500000
 8009598:	7ff00000 	.word	0x7ff00000
 800959c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80095a0:	d165      	bne.n	800966e <_strtod_l+0x936>
 80095a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80095a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095a8:	b35a      	cbz	r2, 8009602 <_strtod_l+0x8ca>
 80095aa:	4a99      	ldr	r2, [pc, #612]	@ (8009810 <_strtod_l+0xad8>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d12b      	bne.n	8009608 <_strtod_l+0x8d0>
 80095b0:	9b08      	ldr	r3, [sp, #32]
 80095b2:	4651      	mov	r1, sl
 80095b4:	b303      	cbz	r3, 80095f8 <_strtod_l+0x8c0>
 80095b6:	465a      	mov	r2, fp
 80095b8:	4b96      	ldr	r3, [pc, #600]	@ (8009814 <_strtod_l+0xadc>)
 80095ba:	4013      	ands	r3, r2
 80095bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80095c0:	f04f 32ff 	mov.w	r2, #4294967295
 80095c4:	d81b      	bhi.n	80095fe <_strtod_l+0x8c6>
 80095c6:	0d1b      	lsrs	r3, r3, #20
 80095c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80095cc:	fa02 f303 	lsl.w	r3, r2, r3
 80095d0:	4299      	cmp	r1, r3
 80095d2:	d119      	bne.n	8009608 <_strtod_l+0x8d0>
 80095d4:	4b90      	ldr	r3, [pc, #576]	@ (8009818 <_strtod_l+0xae0>)
 80095d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095d8:	429a      	cmp	r2, r3
 80095da:	d102      	bne.n	80095e2 <_strtod_l+0x8aa>
 80095dc:	3101      	adds	r1, #1
 80095de:	f43f adc6 	beq.w	800916e <_strtod_l+0x436>
 80095e2:	f04f 0a00 	mov.w	sl, #0
 80095e6:	4b8b      	ldr	r3, [pc, #556]	@ (8009814 <_strtod_l+0xadc>)
 80095e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095ea:	401a      	ands	r2, r3
 80095ec:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80095f0:	9b08      	ldr	r3, [sp, #32]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1b9      	bne.n	800956a <_strtod_l+0x832>
 80095f6:	e5c5      	b.n	8009184 <_strtod_l+0x44c>
 80095f8:	f04f 33ff 	mov.w	r3, #4294967295
 80095fc:	e7e8      	b.n	80095d0 <_strtod_l+0x898>
 80095fe:	4613      	mov	r3, r2
 8009600:	e7e6      	b.n	80095d0 <_strtod_l+0x898>
 8009602:	ea53 030a 	orrs.w	r3, r3, sl
 8009606:	d0a2      	beq.n	800954e <_strtod_l+0x816>
 8009608:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800960a:	b1db      	cbz	r3, 8009644 <_strtod_l+0x90c>
 800960c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800960e:	4213      	tst	r3, r2
 8009610:	d0ee      	beq.n	80095f0 <_strtod_l+0x8b8>
 8009612:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009614:	4650      	mov	r0, sl
 8009616:	4659      	mov	r1, fp
 8009618:	9a08      	ldr	r2, [sp, #32]
 800961a:	b1bb      	cbz	r3, 800964c <_strtod_l+0x914>
 800961c:	f7ff fb68 	bl	8008cf0 <sulp>
 8009620:	4602      	mov	r2, r0
 8009622:	460b      	mov	r3, r1
 8009624:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009628:	f7f6 fda0 	bl	800016c <__adddf3>
 800962c:	4682      	mov	sl, r0
 800962e:	468b      	mov	fp, r1
 8009630:	e7de      	b.n	80095f0 <_strtod_l+0x8b8>
 8009632:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009636:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800963a:	f04f 3aff 	mov.w	sl, #4294967295
 800963e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009642:	e7d5      	b.n	80095f0 <_strtod_l+0x8b8>
 8009644:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009646:	ea13 0f0a 	tst.w	r3, sl
 800964a:	e7e1      	b.n	8009610 <_strtod_l+0x8d8>
 800964c:	f7ff fb50 	bl	8008cf0 <sulp>
 8009650:	4602      	mov	r2, r0
 8009652:	460b      	mov	r3, r1
 8009654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009658:	f7f6 fd86 	bl	8000168 <__aeabi_dsub>
 800965c:	2200      	movs	r2, #0
 800965e:	2300      	movs	r3, #0
 8009660:	4682      	mov	sl, r0
 8009662:	468b      	mov	fp, r1
 8009664:	f7f7 f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 8009668:	2800      	cmp	r0, #0
 800966a:	d0c1      	beq.n	80095f0 <_strtod_l+0x8b8>
 800966c:	e615      	b.n	800929a <_strtod_l+0x562>
 800966e:	4641      	mov	r1, r8
 8009670:	4620      	mov	r0, r4
 8009672:	f7ff fac9 	bl	8008c08 <__ratio>
 8009676:	2200      	movs	r2, #0
 8009678:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800967c:	4606      	mov	r6, r0
 800967e:	460f      	mov	r7, r1
 8009680:	f7f7 f9a6 	bl	80009d0 <__aeabi_dcmple>
 8009684:	2800      	cmp	r0, #0
 8009686:	d06d      	beq.n	8009764 <_strtod_l+0xa2c>
 8009688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800968a:	2b00      	cmp	r3, #0
 800968c:	d178      	bne.n	8009780 <_strtod_l+0xa48>
 800968e:	f1ba 0f00 	cmp.w	sl, #0
 8009692:	d156      	bne.n	8009742 <_strtod_l+0xa0a>
 8009694:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009696:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800969a:	2b00      	cmp	r3, #0
 800969c:	d158      	bne.n	8009750 <_strtod_l+0xa18>
 800969e:	2200      	movs	r2, #0
 80096a0:	4630      	mov	r0, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	4b5d      	ldr	r3, [pc, #372]	@ (800981c <_strtod_l+0xae4>)
 80096a6:	f7f7 f989 	bl	80009bc <__aeabi_dcmplt>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d157      	bne.n	800975e <_strtod_l+0xa26>
 80096ae:	4630      	mov	r0, r6
 80096b0:	4639      	mov	r1, r7
 80096b2:	2200      	movs	r2, #0
 80096b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009820 <_strtod_l+0xae8>)
 80096b6:	f7f6 ff0f 	bl	80004d8 <__aeabi_dmul>
 80096ba:	4606      	mov	r6, r0
 80096bc:	460f      	mov	r7, r1
 80096be:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80096c2:	9606      	str	r6, [sp, #24]
 80096c4:	9307      	str	r3, [sp, #28]
 80096c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096ca:	4d52      	ldr	r5, [pc, #328]	@ (8009814 <_strtod_l+0xadc>)
 80096cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80096d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096d2:	401d      	ands	r5, r3
 80096d4:	4b53      	ldr	r3, [pc, #332]	@ (8009824 <_strtod_l+0xaec>)
 80096d6:	429d      	cmp	r5, r3
 80096d8:	f040 80aa 	bne.w	8009830 <_strtod_l+0xaf8>
 80096dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096de:	4650      	mov	r0, sl
 80096e0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80096e4:	4659      	mov	r1, fp
 80096e6:	f7ff f9cf 	bl	8008a88 <__ulp>
 80096ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096ee:	f7f6 fef3 	bl	80004d8 <__aeabi_dmul>
 80096f2:	4652      	mov	r2, sl
 80096f4:	465b      	mov	r3, fp
 80096f6:	f7f6 fd39 	bl	800016c <__adddf3>
 80096fa:	460b      	mov	r3, r1
 80096fc:	4945      	ldr	r1, [pc, #276]	@ (8009814 <_strtod_l+0xadc>)
 80096fe:	4a4a      	ldr	r2, [pc, #296]	@ (8009828 <_strtod_l+0xaf0>)
 8009700:	4019      	ands	r1, r3
 8009702:	4291      	cmp	r1, r2
 8009704:	4682      	mov	sl, r0
 8009706:	d942      	bls.n	800978e <_strtod_l+0xa56>
 8009708:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800970a:	4b43      	ldr	r3, [pc, #268]	@ (8009818 <_strtod_l+0xae0>)
 800970c:	429a      	cmp	r2, r3
 800970e:	d103      	bne.n	8009718 <_strtod_l+0x9e0>
 8009710:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009712:	3301      	adds	r3, #1
 8009714:	f43f ad2b 	beq.w	800916e <_strtod_l+0x436>
 8009718:	f04f 3aff 	mov.w	sl, #4294967295
 800971c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8009818 <_strtod_l+0xae0>
 8009720:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009722:	9805      	ldr	r0, [sp, #20]
 8009724:	f7fe fe7e 	bl	8008424 <_Bfree>
 8009728:	4649      	mov	r1, r9
 800972a:	9805      	ldr	r0, [sp, #20]
 800972c:	f7fe fe7a 	bl	8008424 <_Bfree>
 8009730:	4641      	mov	r1, r8
 8009732:	9805      	ldr	r0, [sp, #20]
 8009734:	f7fe fe76 	bl	8008424 <_Bfree>
 8009738:	4621      	mov	r1, r4
 800973a:	9805      	ldr	r0, [sp, #20]
 800973c:	f7fe fe72 	bl	8008424 <_Bfree>
 8009740:	e618      	b.n	8009374 <_strtod_l+0x63c>
 8009742:	f1ba 0f01 	cmp.w	sl, #1
 8009746:	d103      	bne.n	8009750 <_strtod_l+0xa18>
 8009748:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800974a:	2b00      	cmp	r3, #0
 800974c:	f43f ada5 	beq.w	800929a <_strtod_l+0x562>
 8009750:	2200      	movs	r2, #0
 8009752:	4b36      	ldr	r3, [pc, #216]	@ (800982c <_strtod_l+0xaf4>)
 8009754:	2600      	movs	r6, #0
 8009756:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800975a:	4f30      	ldr	r7, [pc, #192]	@ (800981c <_strtod_l+0xae4>)
 800975c:	e7b3      	b.n	80096c6 <_strtod_l+0x98e>
 800975e:	2600      	movs	r6, #0
 8009760:	4f2f      	ldr	r7, [pc, #188]	@ (8009820 <_strtod_l+0xae8>)
 8009762:	e7ac      	b.n	80096be <_strtod_l+0x986>
 8009764:	4630      	mov	r0, r6
 8009766:	4639      	mov	r1, r7
 8009768:	4b2d      	ldr	r3, [pc, #180]	@ (8009820 <_strtod_l+0xae8>)
 800976a:	2200      	movs	r2, #0
 800976c:	f7f6 feb4 	bl	80004d8 <__aeabi_dmul>
 8009770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009772:	4606      	mov	r6, r0
 8009774:	460f      	mov	r7, r1
 8009776:	2b00      	cmp	r3, #0
 8009778:	d0a1      	beq.n	80096be <_strtod_l+0x986>
 800977a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800977e:	e7a2      	b.n	80096c6 <_strtod_l+0x98e>
 8009780:	2200      	movs	r2, #0
 8009782:	4b26      	ldr	r3, [pc, #152]	@ (800981c <_strtod_l+0xae4>)
 8009784:	4616      	mov	r6, r2
 8009786:	461f      	mov	r7, r3
 8009788:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800978c:	e79b      	b.n	80096c6 <_strtod_l+0x98e>
 800978e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009792:	9b08      	ldr	r3, [sp, #32]
 8009794:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1c1      	bne.n	8009720 <_strtod_l+0x9e8>
 800979c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097a0:	0d1b      	lsrs	r3, r3, #20
 80097a2:	051b      	lsls	r3, r3, #20
 80097a4:	429d      	cmp	r5, r3
 80097a6:	d1bb      	bne.n	8009720 <_strtod_l+0x9e8>
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f7 fcb0 	bl	8001110 <__aeabi_d2lz>
 80097b0:	f7f6 fe64 	bl	800047c <__aeabi_l2d>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	4630      	mov	r0, r6
 80097ba:	4639      	mov	r1, r7
 80097bc:	f7f6 fcd4 	bl	8000168 <__aeabi_dsub>
 80097c0:	460b      	mov	r3, r1
 80097c2:	4602      	mov	r2, r0
 80097c4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80097c8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80097cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ce:	ea46 060a 	orr.w	r6, r6, sl
 80097d2:	431e      	orrs	r6, r3
 80097d4:	d069      	beq.n	80098aa <_strtod_l+0xb72>
 80097d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8009800 <_strtod_l+0xac8>)
 80097d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097dc:	f7f7 f8ee 	bl	80009bc <__aeabi_dcmplt>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	f47f accf 	bne.w	8009184 <_strtod_l+0x44c>
 80097e6:	a308      	add	r3, pc, #32	@ (adr r3, 8009808 <_strtod_l+0xad0>)
 80097e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097f0:	f7f7 f902 	bl	80009f8 <__aeabi_dcmpgt>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	d093      	beq.n	8009720 <_strtod_l+0x9e8>
 80097f8:	e4c4      	b.n	8009184 <_strtod_l+0x44c>
 80097fa:	bf00      	nop
 80097fc:	f3af 8000 	nop.w
 8009800:	94a03595 	.word	0x94a03595
 8009804:	3fdfffff 	.word	0x3fdfffff
 8009808:	35afe535 	.word	0x35afe535
 800980c:	3fe00000 	.word	0x3fe00000
 8009810:	000fffff 	.word	0x000fffff
 8009814:	7ff00000 	.word	0x7ff00000
 8009818:	7fefffff 	.word	0x7fefffff
 800981c:	3ff00000 	.word	0x3ff00000
 8009820:	3fe00000 	.word	0x3fe00000
 8009824:	7fe00000 	.word	0x7fe00000
 8009828:	7c9fffff 	.word	0x7c9fffff
 800982c:	bff00000 	.word	0xbff00000
 8009830:	9b08      	ldr	r3, [sp, #32]
 8009832:	b323      	cbz	r3, 800987e <_strtod_l+0xb46>
 8009834:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009838:	d821      	bhi.n	800987e <_strtod_l+0xb46>
 800983a:	a327      	add	r3, pc, #156	@ (adr r3, 80098d8 <_strtod_l+0xba0>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	4630      	mov	r0, r6
 8009842:	4639      	mov	r1, r7
 8009844:	f7f7 f8c4 	bl	80009d0 <__aeabi_dcmple>
 8009848:	b1a0      	cbz	r0, 8009874 <_strtod_l+0xb3c>
 800984a:	4639      	mov	r1, r7
 800984c:	4630      	mov	r0, r6
 800984e:	f7f7 f91b 	bl	8000a88 <__aeabi_d2uiz>
 8009852:	2801      	cmp	r0, #1
 8009854:	bf38      	it	cc
 8009856:	2001      	movcc	r0, #1
 8009858:	f7f6 fdc4 	bl	80003e4 <__aeabi_ui2d>
 800985c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800985e:	4606      	mov	r6, r0
 8009860:	460f      	mov	r7, r1
 8009862:	b9fb      	cbnz	r3, 80098a4 <_strtod_l+0xb6c>
 8009864:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009868:	9014      	str	r0, [sp, #80]	@ 0x50
 800986a:	9315      	str	r3, [sp, #84]	@ 0x54
 800986c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009870:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009874:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009876:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800987a:	1b5b      	subs	r3, r3, r5
 800987c:	9311      	str	r3, [sp, #68]	@ 0x44
 800987e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009882:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009886:	f7ff f8ff 	bl	8008a88 <__ulp>
 800988a:	4602      	mov	r2, r0
 800988c:	460b      	mov	r3, r1
 800988e:	4650      	mov	r0, sl
 8009890:	4659      	mov	r1, fp
 8009892:	f7f6 fe21 	bl	80004d8 <__aeabi_dmul>
 8009896:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800989a:	f7f6 fc67 	bl	800016c <__adddf3>
 800989e:	4682      	mov	sl, r0
 80098a0:	468b      	mov	fp, r1
 80098a2:	e776      	b.n	8009792 <_strtod_l+0xa5a>
 80098a4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80098a8:	e7e0      	b.n	800986c <_strtod_l+0xb34>
 80098aa:	a30d      	add	r3, pc, #52	@ (adr r3, 80098e0 <_strtod_l+0xba8>)
 80098ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b0:	f7f7 f884 	bl	80009bc <__aeabi_dcmplt>
 80098b4:	e79e      	b.n	80097f4 <_strtod_l+0xabc>
 80098b6:	2300      	movs	r3, #0
 80098b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80098bc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80098be:	6013      	str	r3, [r2, #0]
 80098c0:	f7ff ba77 	b.w	8008db2 <_strtod_l+0x7a>
 80098c4:	2a65      	cmp	r2, #101	@ 0x65
 80098c6:	f43f ab6e 	beq.w	8008fa6 <_strtod_l+0x26e>
 80098ca:	2a45      	cmp	r2, #69	@ 0x45
 80098cc:	f43f ab6b 	beq.w	8008fa6 <_strtod_l+0x26e>
 80098d0:	2301      	movs	r3, #1
 80098d2:	f7ff bba6 	b.w	8009022 <_strtod_l+0x2ea>
 80098d6:	bf00      	nop
 80098d8:	ffc00000 	.word	0xffc00000
 80098dc:	41dfffff 	.word	0x41dfffff
 80098e0:	94a03595 	.word	0x94a03595
 80098e4:	3fcfffff 	.word	0x3fcfffff

080098e8 <_strtod_r>:
 80098e8:	4b01      	ldr	r3, [pc, #4]	@ (80098f0 <_strtod_r+0x8>)
 80098ea:	f7ff ba25 	b.w	8008d38 <_strtod_l>
 80098ee:	bf00      	nop
 80098f0:	20000068 	.word	0x20000068

080098f4 <_strtol_l.constprop.0>:
 80098f4:	2b24      	cmp	r3, #36	@ 0x24
 80098f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098fa:	4686      	mov	lr, r0
 80098fc:	4690      	mov	r8, r2
 80098fe:	d801      	bhi.n	8009904 <_strtol_l.constprop.0+0x10>
 8009900:	2b01      	cmp	r3, #1
 8009902:	d106      	bne.n	8009912 <_strtol_l.constprop.0+0x1e>
 8009904:	f7fd fdc0 	bl	8007488 <__errno>
 8009908:	2316      	movs	r3, #22
 800990a:	6003      	str	r3, [r0, #0]
 800990c:	2000      	movs	r0, #0
 800990e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009912:	460d      	mov	r5, r1
 8009914:	4833      	ldr	r0, [pc, #204]	@ (80099e4 <_strtol_l.constprop.0+0xf0>)
 8009916:	462a      	mov	r2, r5
 8009918:	f815 4b01 	ldrb.w	r4, [r5], #1
 800991c:	5d06      	ldrb	r6, [r0, r4]
 800991e:	f016 0608 	ands.w	r6, r6, #8
 8009922:	d1f8      	bne.n	8009916 <_strtol_l.constprop.0+0x22>
 8009924:	2c2d      	cmp	r4, #45	@ 0x2d
 8009926:	d12d      	bne.n	8009984 <_strtol_l.constprop.0+0x90>
 8009928:	2601      	movs	r6, #1
 800992a:	782c      	ldrb	r4, [r5, #0]
 800992c:	1c95      	adds	r5, r2, #2
 800992e:	f033 0210 	bics.w	r2, r3, #16
 8009932:	d109      	bne.n	8009948 <_strtol_l.constprop.0+0x54>
 8009934:	2c30      	cmp	r4, #48	@ 0x30
 8009936:	d12a      	bne.n	800998e <_strtol_l.constprop.0+0x9a>
 8009938:	782a      	ldrb	r2, [r5, #0]
 800993a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800993e:	2a58      	cmp	r2, #88	@ 0x58
 8009940:	d125      	bne.n	800998e <_strtol_l.constprop.0+0x9a>
 8009942:	2310      	movs	r3, #16
 8009944:	786c      	ldrb	r4, [r5, #1]
 8009946:	3502      	adds	r5, #2
 8009948:	2200      	movs	r2, #0
 800994a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800994e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009952:	fbbc f9f3 	udiv	r9, ip, r3
 8009956:	4610      	mov	r0, r2
 8009958:	fb03 ca19 	mls	sl, r3, r9, ip
 800995c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009960:	2f09      	cmp	r7, #9
 8009962:	d81b      	bhi.n	800999c <_strtol_l.constprop.0+0xa8>
 8009964:	463c      	mov	r4, r7
 8009966:	42a3      	cmp	r3, r4
 8009968:	dd27      	ble.n	80099ba <_strtol_l.constprop.0+0xc6>
 800996a:	1c57      	adds	r7, r2, #1
 800996c:	d007      	beq.n	800997e <_strtol_l.constprop.0+0x8a>
 800996e:	4581      	cmp	r9, r0
 8009970:	d320      	bcc.n	80099b4 <_strtol_l.constprop.0+0xc0>
 8009972:	d101      	bne.n	8009978 <_strtol_l.constprop.0+0x84>
 8009974:	45a2      	cmp	sl, r4
 8009976:	db1d      	blt.n	80099b4 <_strtol_l.constprop.0+0xc0>
 8009978:	2201      	movs	r2, #1
 800997a:	fb00 4003 	mla	r0, r0, r3, r4
 800997e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009982:	e7eb      	b.n	800995c <_strtol_l.constprop.0+0x68>
 8009984:	2c2b      	cmp	r4, #43	@ 0x2b
 8009986:	bf04      	itt	eq
 8009988:	782c      	ldrbeq	r4, [r5, #0]
 800998a:	1c95      	addeq	r5, r2, #2
 800998c:	e7cf      	b.n	800992e <_strtol_l.constprop.0+0x3a>
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1da      	bne.n	8009948 <_strtol_l.constprop.0+0x54>
 8009992:	2c30      	cmp	r4, #48	@ 0x30
 8009994:	bf0c      	ite	eq
 8009996:	2308      	moveq	r3, #8
 8009998:	230a      	movne	r3, #10
 800999a:	e7d5      	b.n	8009948 <_strtol_l.constprop.0+0x54>
 800999c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80099a0:	2f19      	cmp	r7, #25
 80099a2:	d801      	bhi.n	80099a8 <_strtol_l.constprop.0+0xb4>
 80099a4:	3c37      	subs	r4, #55	@ 0x37
 80099a6:	e7de      	b.n	8009966 <_strtol_l.constprop.0+0x72>
 80099a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80099ac:	2f19      	cmp	r7, #25
 80099ae:	d804      	bhi.n	80099ba <_strtol_l.constprop.0+0xc6>
 80099b0:	3c57      	subs	r4, #87	@ 0x57
 80099b2:	e7d8      	b.n	8009966 <_strtol_l.constprop.0+0x72>
 80099b4:	f04f 32ff 	mov.w	r2, #4294967295
 80099b8:	e7e1      	b.n	800997e <_strtol_l.constprop.0+0x8a>
 80099ba:	1c53      	adds	r3, r2, #1
 80099bc:	d108      	bne.n	80099d0 <_strtol_l.constprop.0+0xdc>
 80099be:	2322      	movs	r3, #34	@ 0x22
 80099c0:	4660      	mov	r0, ip
 80099c2:	f8ce 3000 	str.w	r3, [lr]
 80099c6:	f1b8 0f00 	cmp.w	r8, #0
 80099ca:	d0a0      	beq.n	800990e <_strtol_l.constprop.0+0x1a>
 80099cc:	1e69      	subs	r1, r5, #1
 80099ce:	e006      	b.n	80099de <_strtol_l.constprop.0+0xea>
 80099d0:	b106      	cbz	r6, 80099d4 <_strtol_l.constprop.0+0xe0>
 80099d2:	4240      	negs	r0, r0
 80099d4:	f1b8 0f00 	cmp.w	r8, #0
 80099d8:	d099      	beq.n	800990e <_strtol_l.constprop.0+0x1a>
 80099da:	2a00      	cmp	r2, #0
 80099dc:	d1f6      	bne.n	80099cc <_strtol_l.constprop.0+0xd8>
 80099de:	f8c8 1000 	str.w	r1, [r8]
 80099e2:	e794      	b.n	800990e <_strtol_l.constprop.0+0x1a>
 80099e4:	0800bd39 	.word	0x0800bd39

080099e8 <_strtol_r>:
 80099e8:	f7ff bf84 	b.w	80098f4 <_strtol_l.constprop.0>

080099ec <__ssputs_r>:
 80099ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099f0:	461f      	mov	r7, r3
 80099f2:	688e      	ldr	r6, [r1, #8]
 80099f4:	4682      	mov	sl, r0
 80099f6:	42be      	cmp	r6, r7
 80099f8:	460c      	mov	r4, r1
 80099fa:	4690      	mov	r8, r2
 80099fc:	680b      	ldr	r3, [r1, #0]
 80099fe:	d82d      	bhi.n	8009a5c <__ssputs_r+0x70>
 8009a00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a08:	d026      	beq.n	8009a58 <__ssputs_r+0x6c>
 8009a0a:	6965      	ldr	r5, [r4, #20]
 8009a0c:	6909      	ldr	r1, [r1, #16]
 8009a0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a12:	eba3 0901 	sub.w	r9, r3, r1
 8009a16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a1a:	1c7b      	adds	r3, r7, #1
 8009a1c:	444b      	add	r3, r9
 8009a1e:	106d      	asrs	r5, r5, #1
 8009a20:	429d      	cmp	r5, r3
 8009a22:	bf38      	it	cc
 8009a24:	461d      	movcc	r5, r3
 8009a26:	0553      	lsls	r3, r2, #21
 8009a28:	d527      	bpl.n	8009a7a <__ssputs_r+0x8e>
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	f7fe fc2e 	bl	800828c <_malloc_r>
 8009a30:	4606      	mov	r6, r0
 8009a32:	b360      	cbz	r0, 8009a8e <__ssputs_r+0xa2>
 8009a34:	464a      	mov	r2, r9
 8009a36:	6921      	ldr	r1, [r4, #16]
 8009a38:	f000 fa14 	bl	8009e64 <memcpy>
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	6126      	str	r6, [r4, #16]
 8009a4a:	444e      	add	r6, r9
 8009a4c:	6026      	str	r6, [r4, #0]
 8009a4e:	463e      	mov	r6, r7
 8009a50:	6165      	str	r5, [r4, #20]
 8009a52:	eba5 0509 	sub.w	r5, r5, r9
 8009a56:	60a5      	str	r5, [r4, #8]
 8009a58:	42be      	cmp	r6, r7
 8009a5a:	d900      	bls.n	8009a5e <__ssputs_r+0x72>
 8009a5c:	463e      	mov	r6, r7
 8009a5e:	4632      	mov	r2, r6
 8009a60:	4641      	mov	r1, r8
 8009a62:	6820      	ldr	r0, [r4, #0]
 8009a64:	f000 f9c2 	bl	8009dec <memmove>
 8009a68:	2000      	movs	r0, #0
 8009a6a:	68a3      	ldr	r3, [r4, #8]
 8009a6c:	1b9b      	subs	r3, r3, r6
 8009a6e:	60a3      	str	r3, [r4, #8]
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	4433      	add	r3, r6
 8009a74:	6023      	str	r3, [r4, #0]
 8009a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a7a:	462a      	mov	r2, r5
 8009a7c:	f000 fd83 	bl	800a586 <_realloc_r>
 8009a80:	4606      	mov	r6, r0
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d1e0      	bne.n	8009a48 <__ssputs_r+0x5c>
 8009a86:	4650      	mov	r0, sl
 8009a88:	6921      	ldr	r1, [r4, #16]
 8009a8a:	f7fe fb8d 	bl	80081a8 <_free_r>
 8009a8e:	230c      	movs	r3, #12
 8009a90:	f8ca 3000 	str.w	r3, [sl]
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	e7e9      	b.n	8009a76 <__ssputs_r+0x8a>
	...

08009aa4 <_svfiprintf_r>:
 8009aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa8:	4698      	mov	r8, r3
 8009aaa:	898b      	ldrh	r3, [r1, #12]
 8009aac:	4607      	mov	r7, r0
 8009aae:	061b      	lsls	r3, r3, #24
 8009ab0:	460d      	mov	r5, r1
 8009ab2:	4614      	mov	r4, r2
 8009ab4:	b09d      	sub	sp, #116	@ 0x74
 8009ab6:	d510      	bpl.n	8009ada <_svfiprintf_r+0x36>
 8009ab8:	690b      	ldr	r3, [r1, #16]
 8009aba:	b973      	cbnz	r3, 8009ada <_svfiprintf_r+0x36>
 8009abc:	2140      	movs	r1, #64	@ 0x40
 8009abe:	f7fe fbe5 	bl	800828c <_malloc_r>
 8009ac2:	6028      	str	r0, [r5, #0]
 8009ac4:	6128      	str	r0, [r5, #16]
 8009ac6:	b930      	cbnz	r0, 8009ad6 <_svfiprintf_r+0x32>
 8009ac8:	230c      	movs	r3, #12
 8009aca:	603b      	str	r3, [r7, #0]
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad0:	b01d      	add	sp, #116	@ 0x74
 8009ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad6:	2340      	movs	r3, #64	@ 0x40
 8009ad8:	616b      	str	r3, [r5, #20]
 8009ada:	2300      	movs	r3, #0
 8009adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ade:	2320      	movs	r3, #32
 8009ae0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ae4:	2330      	movs	r3, #48	@ 0x30
 8009ae6:	f04f 0901 	mov.w	r9, #1
 8009aea:	f8cd 800c 	str.w	r8, [sp, #12]
 8009aee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009c88 <_svfiprintf_r+0x1e4>
 8009af2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009af6:	4623      	mov	r3, r4
 8009af8:	469a      	mov	sl, r3
 8009afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009afe:	b10a      	cbz	r2, 8009b04 <_svfiprintf_r+0x60>
 8009b00:	2a25      	cmp	r2, #37	@ 0x25
 8009b02:	d1f9      	bne.n	8009af8 <_svfiprintf_r+0x54>
 8009b04:	ebba 0b04 	subs.w	fp, sl, r4
 8009b08:	d00b      	beq.n	8009b22 <_svfiprintf_r+0x7e>
 8009b0a:	465b      	mov	r3, fp
 8009b0c:	4622      	mov	r2, r4
 8009b0e:	4629      	mov	r1, r5
 8009b10:	4638      	mov	r0, r7
 8009b12:	f7ff ff6b 	bl	80099ec <__ssputs_r>
 8009b16:	3001      	adds	r0, #1
 8009b18:	f000 80a7 	beq.w	8009c6a <_svfiprintf_r+0x1c6>
 8009b1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b1e:	445a      	add	r2, fp
 8009b20:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b22:	f89a 3000 	ldrb.w	r3, [sl]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f000 809f 	beq.w	8009c6a <_svfiprintf_r+0x1c6>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b36:	f10a 0a01 	add.w	sl, sl, #1
 8009b3a:	9304      	str	r3, [sp, #16]
 8009b3c:	9307      	str	r3, [sp, #28]
 8009b3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b42:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b44:	4654      	mov	r4, sl
 8009b46:	2205      	movs	r2, #5
 8009b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4c:	484e      	ldr	r0, [pc, #312]	@ (8009c88 <_svfiprintf_r+0x1e4>)
 8009b4e:	f7fd fcc8 	bl	80074e2 <memchr>
 8009b52:	9a04      	ldr	r2, [sp, #16]
 8009b54:	b9d8      	cbnz	r0, 8009b8e <_svfiprintf_r+0xea>
 8009b56:	06d0      	lsls	r0, r2, #27
 8009b58:	bf44      	itt	mi
 8009b5a:	2320      	movmi	r3, #32
 8009b5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b60:	0711      	lsls	r1, r2, #28
 8009b62:	bf44      	itt	mi
 8009b64:	232b      	movmi	r3, #43	@ 0x2b
 8009b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b70:	d015      	beq.n	8009b9e <_svfiprintf_r+0xfa>
 8009b72:	4654      	mov	r4, sl
 8009b74:	2000      	movs	r0, #0
 8009b76:	f04f 0c0a 	mov.w	ip, #10
 8009b7a:	9a07      	ldr	r2, [sp, #28]
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b82:	3b30      	subs	r3, #48	@ 0x30
 8009b84:	2b09      	cmp	r3, #9
 8009b86:	d94b      	bls.n	8009c20 <_svfiprintf_r+0x17c>
 8009b88:	b1b0      	cbz	r0, 8009bb8 <_svfiprintf_r+0x114>
 8009b8a:	9207      	str	r2, [sp, #28]
 8009b8c:	e014      	b.n	8009bb8 <_svfiprintf_r+0x114>
 8009b8e:	eba0 0308 	sub.w	r3, r0, r8
 8009b92:	fa09 f303 	lsl.w	r3, r9, r3
 8009b96:	4313      	orrs	r3, r2
 8009b98:	46a2      	mov	sl, r4
 8009b9a:	9304      	str	r3, [sp, #16]
 8009b9c:	e7d2      	b.n	8009b44 <_svfiprintf_r+0xa0>
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	1d19      	adds	r1, r3, #4
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	9103      	str	r1, [sp, #12]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	bfbb      	ittet	lt
 8009baa:	425b      	neglt	r3, r3
 8009bac:	f042 0202 	orrlt.w	r2, r2, #2
 8009bb0:	9307      	strge	r3, [sp, #28]
 8009bb2:	9307      	strlt	r3, [sp, #28]
 8009bb4:	bfb8      	it	lt
 8009bb6:	9204      	strlt	r2, [sp, #16]
 8009bb8:	7823      	ldrb	r3, [r4, #0]
 8009bba:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bbc:	d10a      	bne.n	8009bd4 <_svfiprintf_r+0x130>
 8009bbe:	7863      	ldrb	r3, [r4, #1]
 8009bc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bc2:	d132      	bne.n	8009c2a <_svfiprintf_r+0x186>
 8009bc4:	9b03      	ldr	r3, [sp, #12]
 8009bc6:	3402      	adds	r4, #2
 8009bc8:	1d1a      	adds	r2, r3, #4
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	9203      	str	r2, [sp, #12]
 8009bce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bd2:	9305      	str	r3, [sp, #20]
 8009bd4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009c8c <_svfiprintf_r+0x1e8>
 8009bd8:	2203      	movs	r2, #3
 8009bda:	4650      	mov	r0, sl
 8009bdc:	7821      	ldrb	r1, [r4, #0]
 8009bde:	f7fd fc80 	bl	80074e2 <memchr>
 8009be2:	b138      	cbz	r0, 8009bf4 <_svfiprintf_r+0x150>
 8009be4:	2240      	movs	r2, #64	@ 0x40
 8009be6:	9b04      	ldr	r3, [sp, #16]
 8009be8:	eba0 000a 	sub.w	r0, r0, sl
 8009bec:	4082      	lsls	r2, r0
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	3401      	adds	r4, #1
 8009bf2:	9304      	str	r3, [sp, #16]
 8009bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bf8:	2206      	movs	r2, #6
 8009bfa:	4825      	ldr	r0, [pc, #148]	@ (8009c90 <_svfiprintf_r+0x1ec>)
 8009bfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c00:	f7fd fc6f 	bl	80074e2 <memchr>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d036      	beq.n	8009c76 <_svfiprintf_r+0x1d2>
 8009c08:	4b22      	ldr	r3, [pc, #136]	@ (8009c94 <_svfiprintf_r+0x1f0>)
 8009c0a:	bb1b      	cbnz	r3, 8009c54 <_svfiprintf_r+0x1b0>
 8009c0c:	9b03      	ldr	r3, [sp, #12]
 8009c0e:	3307      	adds	r3, #7
 8009c10:	f023 0307 	bic.w	r3, r3, #7
 8009c14:	3308      	adds	r3, #8
 8009c16:	9303      	str	r3, [sp, #12]
 8009c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c1a:	4433      	add	r3, r6
 8009c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c1e:	e76a      	b.n	8009af6 <_svfiprintf_r+0x52>
 8009c20:	460c      	mov	r4, r1
 8009c22:	2001      	movs	r0, #1
 8009c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c28:	e7a8      	b.n	8009b7c <_svfiprintf_r+0xd8>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	f04f 0c0a 	mov.w	ip, #10
 8009c30:	4619      	mov	r1, r3
 8009c32:	3401      	adds	r4, #1
 8009c34:	9305      	str	r3, [sp, #20]
 8009c36:	4620      	mov	r0, r4
 8009c38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c3c:	3a30      	subs	r2, #48	@ 0x30
 8009c3e:	2a09      	cmp	r2, #9
 8009c40:	d903      	bls.n	8009c4a <_svfiprintf_r+0x1a6>
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d0c6      	beq.n	8009bd4 <_svfiprintf_r+0x130>
 8009c46:	9105      	str	r1, [sp, #20]
 8009c48:	e7c4      	b.n	8009bd4 <_svfiprintf_r+0x130>
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c52:	e7f0      	b.n	8009c36 <_svfiprintf_r+0x192>
 8009c54:	ab03      	add	r3, sp, #12
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	462a      	mov	r2, r5
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8009c98 <_svfiprintf_r+0x1f4>)
 8009c5e:	a904      	add	r1, sp, #16
 8009c60:	f7fc fc98 	bl	8006594 <_printf_float>
 8009c64:	1c42      	adds	r2, r0, #1
 8009c66:	4606      	mov	r6, r0
 8009c68:	d1d6      	bne.n	8009c18 <_svfiprintf_r+0x174>
 8009c6a:	89ab      	ldrh	r3, [r5, #12]
 8009c6c:	065b      	lsls	r3, r3, #25
 8009c6e:	f53f af2d 	bmi.w	8009acc <_svfiprintf_r+0x28>
 8009c72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c74:	e72c      	b.n	8009ad0 <_svfiprintf_r+0x2c>
 8009c76:	ab03      	add	r3, sp, #12
 8009c78:	9300      	str	r3, [sp, #0]
 8009c7a:	462a      	mov	r2, r5
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	4b06      	ldr	r3, [pc, #24]	@ (8009c98 <_svfiprintf_r+0x1f4>)
 8009c80:	a904      	add	r1, sp, #16
 8009c82:	f7fc ff25 	bl	8006ad0 <_printf_i>
 8009c86:	e7ed      	b.n	8009c64 <_svfiprintf_r+0x1c0>
 8009c88:	0800be39 	.word	0x0800be39
 8009c8c:	0800be3f 	.word	0x0800be3f
 8009c90:	0800be43 	.word	0x0800be43
 8009c94:	08006595 	.word	0x08006595
 8009c98:	080099ed 	.word	0x080099ed

08009c9c <__sflush_r>:
 8009c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ca2:	0716      	lsls	r6, r2, #28
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	d454      	bmi.n	8009d54 <__sflush_r+0xb8>
 8009caa:	684b      	ldr	r3, [r1, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dc02      	bgt.n	8009cb6 <__sflush_r+0x1a>
 8009cb0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	dd48      	ble.n	8009d48 <__sflush_r+0xac>
 8009cb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cb8:	2e00      	cmp	r6, #0
 8009cba:	d045      	beq.n	8009d48 <__sflush_r+0xac>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cc2:	682f      	ldr	r7, [r5, #0]
 8009cc4:	6a21      	ldr	r1, [r4, #32]
 8009cc6:	602b      	str	r3, [r5, #0]
 8009cc8:	d030      	beq.n	8009d2c <__sflush_r+0x90>
 8009cca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ccc:	89a3      	ldrh	r3, [r4, #12]
 8009cce:	0759      	lsls	r1, r3, #29
 8009cd0:	d505      	bpl.n	8009cde <__sflush_r+0x42>
 8009cd2:	6863      	ldr	r3, [r4, #4]
 8009cd4:	1ad2      	subs	r2, r2, r3
 8009cd6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cd8:	b10b      	cbz	r3, 8009cde <__sflush_r+0x42>
 8009cda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cdc:	1ad2      	subs	r2, r2, r3
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ce4:	6a21      	ldr	r1, [r4, #32]
 8009ce6:	47b0      	blx	r6
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	d106      	bne.n	8009cfc <__sflush_r+0x60>
 8009cee:	6829      	ldr	r1, [r5, #0]
 8009cf0:	291d      	cmp	r1, #29
 8009cf2:	d82b      	bhi.n	8009d4c <__sflush_r+0xb0>
 8009cf4:	4a28      	ldr	r2, [pc, #160]	@ (8009d98 <__sflush_r+0xfc>)
 8009cf6:	410a      	asrs	r2, r1
 8009cf8:	07d6      	lsls	r6, r2, #31
 8009cfa:	d427      	bmi.n	8009d4c <__sflush_r+0xb0>
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	6062      	str	r2, [r4, #4]
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	04d9      	lsls	r1, r3, #19
 8009d04:	6022      	str	r2, [r4, #0]
 8009d06:	d504      	bpl.n	8009d12 <__sflush_r+0x76>
 8009d08:	1c42      	adds	r2, r0, #1
 8009d0a:	d101      	bne.n	8009d10 <__sflush_r+0x74>
 8009d0c:	682b      	ldr	r3, [r5, #0]
 8009d0e:	b903      	cbnz	r3, 8009d12 <__sflush_r+0x76>
 8009d10:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d12:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d14:	602f      	str	r7, [r5, #0]
 8009d16:	b1b9      	cbz	r1, 8009d48 <__sflush_r+0xac>
 8009d18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d1c:	4299      	cmp	r1, r3
 8009d1e:	d002      	beq.n	8009d26 <__sflush_r+0x8a>
 8009d20:	4628      	mov	r0, r5
 8009d22:	f7fe fa41 	bl	80081a8 <_free_r>
 8009d26:	2300      	movs	r3, #0
 8009d28:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d2a:	e00d      	b.n	8009d48 <__sflush_r+0xac>
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	4628      	mov	r0, r5
 8009d30:	47b0      	blx	r6
 8009d32:	4602      	mov	r2, r0
 8009d34:	1c50      	adds	r0, r2, #1
 8009d36:	d1c9      	bne.n	8009ccc <__sflush_r+0x30>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d0c6      	beq.n	8009ccc <__sflush_r+0x30>
 8009d3e:	2b1d      	cmp	r3, #29
 8009d40:	d001      	beq.n	8009d46 <__sflush_r+0xaa>
 8009d42:	2b16      	cmp	r3, #22
 8009d44:	d11d      	bne.n	8009d82 <__sflush_r+0xe6>
 8009d46:	602f      	str	r7, [r5, #0]
 8009d48:	2000      	movs	r0, #0
 8009d4a:	e021      	b.n	8009d90 <__sflush_r+0xf4>
 8009d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d50:	b21b      	sxth	r3, r3
 8009d52:	e01a      	b.n	8009d8a <__sflush_r+0xee>
 8009d54:	690f      	ldr	r7, [r1, #16]
 8009d56:	2f00      	cmp	r7, #0
 8009d58:	d0f6      	beq.n	8009d48 <__sflush_r+0xac>
 8009d5a:	0793      	lsls	r3, r2, #30
 8009d5c:	bf18      	it	ne
 8009d5e:	2300      	movne	r3, #0
 8009d60:	680e      	ldr	r6, [r1, #0]
 8009d62:	bf08      	it	eq
 8009d64:	694b      	ldreq	r3, [r1, #20]
 8009d66:	1bf6      	subs	r6, r6, r7
 8009d68:	600f      	str	r7, [r1, #0]
 8009d6a:	608b      	str	r3, [r1, #8]
 8009d6c:	2e00      	cmp	r6, #0
 8009d6e:	ddeb      	ble.n	8009d48 <__sflush_r+0xac>
 8009d70:	4633      	mov	r3, r6
 8009d72:	463a      	mov	r2, r7
 8009d74:	4628      	mov	r0, r5
 8009d76:	6a21      	ldr	r1, [r4, #32]
 8009d78:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009d7c:	47e0      	blx	ip
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	dc07      	bgt.n	8009d92 <__sflush_r+0xf6>
 8009d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8e:	81a3      	strh	r3, [r4, #12]
 8009d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d92:	4407      	add	r7, r0
 8009d94:	1a36      	subs	r6, r6, r0
 8009d96:	e7e9      	b.n	8009d6c <__sflush_r+0xd0>
 8009d98:	dfbffffe 	.word	0xdfbffffe

08009d9c <_fflush_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	690b      	ldr	r3, [r1, #16]
 8009da0:	4605      	mov	r5, r0
 8009da2:	460c      	mov	r4, r1
 8009da4:	b913      	cbnz	r3, 8009dac <_fflush_r+0x10>
 8009da6:	2500      	movs	r5, #0
 8009da8:	4628      	mov	r0, r5
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	b118      	cbz	r0, 8009db6 <_fflush_r+0x1a>
 8009dae:	6a03      	ldr	r3, [r0, #32]
 8009db0:	b90b      	cbnz	r3, 8009db6 <_fflush_r+0x1a>
 8009db2:	f7fd fa49 	bl	8007248 <__sinit>
 8009db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0f3      	beq.n	8009da6 <_fflush_r+0xa>
 8009dbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009dc0:	07d0      	lsls	r0, r2, #31
 8009dc2:	d404      	bmi.n	8009dce <_fflush_r+0x32>
 8009dc4:	0599      	lsls	r1, r3, #22
 8009dc6:	d402      	bmi.n	8009dce <_fflush_r+0x32>
 8009dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dca:	f7fd fb88 	bl	80074de <__retarget_lock_acquire_recursive>
 8009dce:	4628      	mov	r0, r5
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	f7ff ff63 	bl	8009c9c <__sflush_r>
 8009dd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dd8:	4605      	mov	r5, r0
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d4e4      	bmi.n	8009da8 <_fflush_r+0xc>
 8009dde:	89a3      	ldrh	r3, [r4, #12]
 8009de0:	059b      	lsls	r3, r3, #22
 8009de2:	d4e1      	bmi.n	8009da8 <_fflush_r+0xc>
 8009de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009de6:	f7fd fb7b 	bl	80074e0 <__retarget_lock_release_recursive>
 8009dea:	e7dd      	b.n	8009da8 <_fflush_r+0xc>

08009dec <memmove>:
 8009dec:	4288      	cmp	r0, r1
 8009dee:	b510      	push	{r4, lr}
 8009df0:	eb01 0402 	add.w	r4, r1, r2
 8009df4:	d902      	bls.n	8009dfc <memmove+0x10>
 8009df6:	4284      	cmp	r4, r0
 8009df8:	4623      	mov	r3, r4
 8009dfa:	d807      	bhi.n	8009e0c <memmove+0x20>
 8009dfc:	1e43      	subs	r3, r0, #1
 8009dfe:	42a1      	cmp	r1, r4
 8009e00:	d008      	beq.n	8009e14 <memmove+0x28>
 8009e02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e0a:	e7f8      	b.n	8009dfe <memmove+0x12>
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	4402      	add	r2, r0
 8009e10:	428a      	cmp	r2, r1
 8009e12:	d100      	bne.n	8009e16 <memmove+0x2a>
 8009e14:	bd10      	pop	{r4, pc}
 8009e16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e1e:	e7f7      	b.n	8009e10 <memmove+0x24>

08009e20 <strncmp>:
 8009e20:	b510      	push	{r4, lr}
 8009e22:	b16a      	cbz	r2, 8009e40 <strncmp+0x20>
 8009e24:	3901      	subs	r1, #1
 8009e26:	1884      	adds	r4, r0, r2
 8009e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d103      	bne.n	8009e3c <strncmp+0x1c>
 8009e34:	42a0      	cmp	r0, r4
 8009e36:	d001      	beq.n	8009e3c <strncmp+0x1c>
 8009e38:	2a00      	cmp	r2, #0
 8009e3a:	d1f5      	bne.n	8009e28 <strncmp+0x8>
 8009e3c:	1ad0      	subs	r0, r2, r3
 8009e3e:	bd10      	pop	{r4, pc}
 8009e40:	4610      	mov	r0, r2
 8009e42:	e7fc      	b.n	8009e3e <strncmp+0x1e>

08009e44 <_sbrk_r>:
 8009e44:	b538      	push	{r3, r4, r5, lr}
 8009e46:	2300      	movs	r3, #0
 8009e48:	4d05      	ldr	r5, [pc, #20]	@ (8009e60 <_sbrk_r+0x1c>)
 8009e4a:	4604      	mov	r4, r0
 8009e4c:	4608      	mov	r0, r1
 8009e4e:	602b      	str	r3, [r5, #0]
 8009e50:	f7f8 f87c 	bl	8001f4c <_sbrk>
 8009e54:	1c43      	adds	r3, r0, #1
 8009e56:	d102      	bne.n	8009e5e <_sbrk_r+0x1a>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	b103      	cbz	r3, 8009e5e <_sbrk_r+0x1a>
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
 8009e60:	20000528 	.word	0x20000528

08009e64 <memcpy>:
 8009e64:	440a      	add	r2, r1
 8009e66:	4291      	cmp	r1, r2
 8009e68:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e6c:	d100      	bne.n	8009e70 <memcpy+0xc>
 8009e6e:	4770      	bx	lr
 8009e70:	b510      	push	{r4, lr}
 8009e72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e76:	4291      	cmp	r1, r2
 8009e78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e7c:	d1f9      	bne.n	8009e72 <memcpy+0xe>
 8009e7e:	bd10      	pop	{r4, pc}

08009e80 <nan>:
 8009e80:	2000      	movs	r0, #0
 8009e82:	4901      	ldr	r1, [pc, #4]	@ (8009e88 <nan+0x8>)
 8009e84:	4770      	bx	lr
 8009e86:	bf00      	nop
 8009e88:	7ff80000 	.word	0x7ff80000

08009e8c <__assert_func>:
 8009e8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e8e:	4614      	mov	r4, r2
 8009e90:	461a      	mov	r2, r3
 8009e92:	4b09      	ldr	r3, [pc, #36]	@ (8009eb8 <__assert_func+0x2c>)
 8009e94:	4605      	mov	r5, r0
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68d8      	ldr	r0, [r3, #12]
 8009e9a:	b954      	cbnz	r4, 8009eb2 <__assert_func+0x26>
 8009e9c:	4b07      	ldr	r3, [pc, #28]	@ (8009ebc <__assert_func+0x30>)
 8009e9e:	461c      	mov	r4, r3
 8009ea0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ea4:	9100      	str	r1, [sp, #0]
 8009ea6:	462b      	mov	r3, r5
 8009ea8:	4905      	ldr	r1, [pc, #20]	@ (8009ec0 <__assert_func+0x34>)
 8009eaa:	f000 fba7 	bl	800a5fc <fiprintf>
 8009eae:	f000 fbb7 	bl	800a620 <abort>
 8009eb2:	4b04      	ldr	r3, [pc, #16]	@ (8009ec4 <__assert_func+0x38>)
 8009eb4:	e7f4      	b.n	8009ea0 <__assert_func+0x14>
 8009eb6:	bf00      	nop
 8009eb8:	20000018 	.word	0x20000018
 8009ebc:	0800be8d 	.word	0x0800be8d
 8009ec0:	0800be5f 	.word	0x0800be5f
 8009ec4:	0800be52 	.word	0x0800be52

08009ec8 <_calloc_r>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	fba1 5402 	umull	r5, r4, r1, r2
 8009ece:	b93c      	cbnz	r4, 8009ee0 <_calloc_r+0x18>
 8009ed0:	4629      	mov	r1, r5
 8009ed2:	f7fe f9db 	bl	800828c <_malloc_r>
 8009ed6:	4606      	mov	r6, r0
 8009ed8:	b928      	cbnz	r0, 8009ee6 <_calloc_r+0x1e>
 8009eda:	2600      	movs	r6, #0
 8009edc:	4630      	mov	r0, r6
 8009ede:	bd70      	pop	{r4, r5, r6, pc}
 8009ee0:	220c      	movs	r2, #12
 8009ee2:	6002      	str	r2, [r0, #0]
 8009ee4:	e7f9      	b.n	8009eda <_calloc_r+0x12>
 8009ee6:	462a      	mov	r2, r5
 8009ee8:	4621      	mov	r1, r4
 8009eea:	f7fd fa7a 	bl	80073e2 <memset>
 8009eee:	e7f5      	b.n	8009edc <_calloc_r+0x14>

08009ef0 <rshift>:
 8009ef0:	6903      	ldr	r3, [r0, #16]
 8009ef2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009efa:	f100 0414 	add.w	r4, r0, #20
 8009efe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f02:	dd46      	ble.n	8009f92 <rshift+0xa2>
 8009f04:	f011 011f 	ands.w	r1, r1, #31
 8009f08:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f0c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f10:	d10c      	bne.n	8009f2c <rshift+0x3c>
 8009f12:	4629      	mov	r1, r5
 8009f14:	f100 0710 	add.w	r7, r0, #16
 8009f18:	42b1      	cmp	r1, r6
 8009f1a:	d335      	bcc.n	8009f88 <rshift+0x98>
 8009f1c:	1a9b      	subs	r3, r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	1eea      	subs	r2, r5, #3
 8009f22:	4296      	cmp	r6, r2
 8009f24:	bf38      	it	cc
 8009f26:	2300      	movcc	r3, #0
 8009f28:	4423      	add	r3, r4
 8009f2a:	e015      	b.n	8009f58 <rshift+0x68>
 8009f2c:	46a1      	mov	r9, r4
 8009f2e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f32:	f1c1 0820 	rsb	r8, r1, #32
 8009f36:	40cf      	lsrs	r7, r1
 8009f38:	f105 0e04 	add.w	lr, r5, #4
 8009f3c:	4576      	cmp	r6, lr
 8009f3e:	46f4      	mov	ip, lr
 8009f40:	d816      	bhi.n	8009f70 <rshift+0x80>
 8009f42:	1a9a      	subs	r2, r3, r2
 8009f44:	0092      	lsls	r2, r2, #2
 8009f46:	3a04      	subs	r2, #4
 8009f48:	3501      	adds	r5, #1
 8009f4a:	42ae      	cmp	r6, r5
 8009f4c:	bf38      	it	cc
 8009f4e:	2200      	movcc	r2, #0
 8009f50:	18a3      	adds	r3, r4, r2
 8009f52:	50a7      	str	r7, [r4, r2]
 8009f54:	b107      	cbz	r7, 8009f58 <rshift+0x68>
 8009f56:	3304      	adds	r3, #4
 8009f58:	42a3      	cmp	r3, r4
 8009f5a:	eba3 0204 	sub.w	r2, r3, r4
 8009f5e:	bf08      	it	eq
 8009f60:	2300      	moveq	r3, #0
 8009f62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009f66:	6102      	str	r2, [r0, #16]
 8009f68:	bf08      	it	eq
 8009f6a:	6143      	streq	r3, [r0, #20]
 8009f6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f70:	f8dc c000 	ldr.w	ip, [ip]
 8009f74:	fa0c fc08 	lsl.w	ip, ip, r8
 8009f78:	ea4c 0707 	orr.w	r7, ip, r7
 8009f7c:	f849 7b04 	str.w	r7, [r9], #4
 8009f80:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f84:	40cf      	lsrs	r7, r1
 8009f86:	e7d9      	b.n	8009f3c <rshift+0x4c>
 8009f88:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f8c:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f90:	e7c2      	b.n	8009f18 <rshift+0x28>
 8009f92:	4623      	mov	r3, r4
 8009f94:	e7e0      	b.n	8009f58 <rshift+0x68>

08009f96 <__hexdig_fun>:
 8009f96:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009f9a:	2b09      	cmp	r3, #9
 8009f9c:	d802      	bhi.n	8009fa4 <__hexdig_fun+0xe>
 8009f9e:	3820      	subs	r0, #32
 8009fa0:	b2c0      	uxtb	r0, r0
 8009fa2:	4770      	bx	lr
 8009fa4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009fa8:	2b05      	cmp	r3, #5
 8009faa:	d801      	bhi.n	8009fb0 <__hexdig_fun+0x1a>
 8009fac:	3847      	subs	r0, #71	@ 0x47
 8009fae:	e7f7      	b.n	8009fa0 <__hexdig_fun+0xa>
 8009fb0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009fb4:	2b05      	cmp	r3, #5
 8009fb6:	d801      	bhi.n	8009fbc <__hexdig_fun+0x26>
 8009fb8:	3827      	subs	r0, #39	@ 0x27
 8009fba:	e7f1      	b.n	8009fa0 <__hexdig_fun+0xa>
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	4770      	bx	lr

08009fc0 <__gethex>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	468a      	mov	sl, r1
 8009fc6:	4690      	mov	r8, r2
 8009fc8:	b085      	sub	sp, #20
 8009fca:	9302      	str	r3, [sp, #8]
 8009fcc:	680b      	ldr	r3, [r1, #0]
 8009fce:	9001      	str	r0, [sp, #4]
 8009fd0:	1c9c      	adds	r4, r3, #2
 8009fd2:	46a1      	mov	r9, r4
 8009fd4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009fd8:	2830      	cmp	r0, #48	@ 0x30
 8009fda:	d0fa      	beq.n	8009fd2 <__gethex+0x12>
 8009fdc:	eba9 0303 	sub.w	r3, r9, r3
 8009fe0:	f1a3 0b02 	sub.w	fp, r3, #2
 8009fe4:	f7ff ffd7 	bl	8009f96 <__hexdig_fun>
 8009fe8:	4605      	mov	r5, r0
 8009fea:	2800      	cmp	r0, #0
 8009fec:	d168      	bne.n	800a0c0 <__gethex+0x100>
 8009fee:	2201      	movs	r2, #1
 8009ff0:	4648      	mov	r0, r9
 8009ff2:	499f      	ldr	r1, [pc, #636]	@ (800a270 <__gethex+0x2b0>)
 8009ff4:	f7ff ff14 	bl	8009e20 <strncmp>
 8009ff8:	4607      	mov	r7, r0
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d167      	bne.n	800a0ce <__gethex+0x10e>
 8009ffe:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a002:	4626      	mov	r6, r4
 800a004:	f7ff ffc7 	bl	8009f96 <__hexdig_fun>
 800a008:	2800      	cmp	r0, #0
 800a00a:	d062      	beq.n	800a0d2 <__gethex+0x112>
 800a00c:	4623      	mov	r3, r4
 800a00e:	7818      	ldrb	r0, [r3, #0]
 800a010:	4699      	mov	r9, r3
 800a012:	2830      	cmp	r0, #48	@ 0x30
 800a014:	f103 0301 	add.w	r3, r3, #1
 800a018:	d0f9      	beq.n	800a00e <__gethex+0x4e>
 800a01a:	f7ff ffbc 	bl	8009f96 <__hexdig_fun>
 800a01e:	fab0 f580 	clz	r5, r0
 800a022:	f04f 0b01 	mov.w	fp, #1
 800a026:	096d      	lsrs	r5, r5, #5
 800a028:	464a      	mov	r2, r9
 800a02a:	4616      	mov	r6, r2
 800a02c:	7830      	ldrb	r0, [r6, #0]
 800a02e:	3201      	adds	r2, #1
 800a030:	f7ff ffb1 	bl	8009f96 <__hexdig_fun>
 800a034:	2800      	cmp	r0, #0
 800a036:	d1f8      	bne.n	800a02a <__gethex+0x6a>
 800a038:	2201      	movs	r2, #1
 800a03a:	4630      	mov	r0, r6
 800a03c:	498c      	ldr	r1, [pc, #560]	@ (800a270 <__gethex+0x2b0>)
 800a03e:	f7ff feef 	bl	8009e20 <strncmp>
 800a042:	2800      	cmp	r0, #0
 800a044:	d13f      	bne.n	800a0c6 <__gethex+0x106>
 800a046:	b944      	cbnz	r4, 800a05a <__gethex+0x9a>
 800a048:	1c74      	adds	r4, r6, #1
 800a04a:	4622      	mov	r2, r4
 800a04c:	4616      	mov	r6, r2
 800a04e:	7830      	ldrb	r0, [r6, #0]
 800a050:	3201      	adds	r2, #1
 800a052:	f7ff ffa0 	bl	8009f96 <__hexdig_fun>
 800a056:	2800      	cmp	r0, #0
 800a058:	d1f8      	bne.n	800a04c <__gethex+0x8c>
 800a05a:	1ba4      	subs	r4, r4, r6
 800a05c:	00a7      	lsls	r7, r4, #2
 800a05e:	7833      	ldrb	r3, [r6, #0]
 800a060:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a064:	2b50      	cmp	r3, #80	@ 0x50
 800a066:	d13e      	bne.n	800a0e6 <__gethex+0x126>
 800a068:	7873      	ldrb	r3, [r6, #1]
 800a06a:	2b2b      	cmp	r3, #43	@ 0x2b
 800a06c:	d033      	beq.n	800a0d6 <__gethex+0x116>
 800a06e:	2b2d      	cmp	r3, #45	@ 0x2d
 800a070:	d034      	beq.n	800a0dc <__gethex+0x11c>
 800a072:	2400      	movs	r4, #0
 800a074:	1c71      	adds	r1, r6, #1
 800a076:	7808      	ldrb	r0, [r1, #0]
 800a078:	f7ff ff8d 	bl	8009f96 <__hexdig_fun>
 800a07c:	1e43      	subs	r3, r0, #1
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	2b18      	cmp	r3, #24
 800a082:	d830      	bhi.n	800a0e6 <__gethex+0x126>
 800a084:	f1a0 0210 	sub.w	r2, r0, #16
 800a088:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a08c:	f7ff ff83 	bl	8009f96 <__hexdig_fun>
 800a090:	f100 3cff 	add.w	ip, r0, #4294967295
 800a094:	fa5f fc8c 	uxtb.w	ip, ip
 800a098:	f1bc 0f18 	cmp.w	ip, #24
 800a09c:	f04f 030a 	mov.w	r3, #10
 800a0a0:	d91e      	bls.n	800a0e0 <__gethex+0x120>
 800a0a2:	b104      	cbz	r4, 800a0a6 <__gethex+0xe6>
 800a0a4:	4252      	negs	r2, r2
 800a0a6:	4417      	add	r7, r2
 800a0a8:	f8ca 1000 	str.w	r1, [sl]
 800a0ac:	b1ed      	cbz	r5, 800a0ea <__gethex+0x12a>
 800a0ae:	f1bb 0f00 	cmp.w	fp, #0
 800a0b2:	bf0c      	ite	eq
 800a0b4:	2506      	moveq	r5, #6
 800a0b6:	2500      	movne	r5, #0
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	b005      	add	sp, #20
 800a0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c0:	2500      	movs	r5, #0
 800a0c2:	462c      	mov	r4, r5
 800a0c4:	e7b0      	b.n	800a028 <__gethex+0x68>
 800a0c6:	2c00      	cmp	r4, #0
 800a0c8:	d1c7      	bne.n	800a05a <__gethex+0x9a>
 800a0ca:	4627      	mov	r7, r4
 800a0cc:	e7c7      	b.n	800a05e <__gethex+0x9e>
 800a0ce:	464e      	mov	r6, r9
 800a0d0:	462f      	mov	r7, r5
 800a0d2:	2501      	movs	r5, #1
 800a0d4:	e7c3      	b.n	800a05e <__gethex+0x9e>
 800a0d6:	2400      	movs	r4, #0
 800a0d8:	1cb1      	adds	r1, r6, #2
 800a0da:	e7cc      	b.n	800a076 <__gethex+0xb6>
 800a0dc:	2401      	movs	r4, #1
 800a0de:	e7fb      	b.n	800a0d8 <__gethex+0x118>
 800a0e0:	fb03 0002 	mla	r0, r3, r2, r0
 800a0e4:	e7ce      	b.n	800a084 <__gethex+0xc4>
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	e7de      	b.n	800a0a8 <__gethex+0xe8>
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	eba6 0309 	sub.w	r3, r6, r9
 800a0f0:	3b01      	subs	r3, #1
 800a0f2:	2b07      	cmp	r3, #7
 800a0f4:	dc0a      	bgt.n	800a10c <__gethex+0x14c>
 800a0f6:	9801      	ldr	r0, [sp, #4]
 800a0f8:	f7fe f954 	bl	80083a4 <_Balloc>
 800a0fc:	4604      	mov	r4, r0
 800a0fe:	b940      	cbnz	r0, 800a112 <__gethex+0x152>
 800a100:	4602      	mov	r2, r0
 800a102:	21e4      	movs	r1, #228	@ 0xe4
 800a104:	4b5b      	ldr	r3, [pc, #364]	@ (800a274 <__gethex+0x2b4>)
 800a106:	485c      	ldr	r0, [pc, #368]	@ (800a278 <__gethex+0x2b8>)
 800a108:	f7ff fec0 	bl	8009e8c <__assert_func>
 800a10c:	3101      	adds	r1, #1
 800a10e:	105b      	asrs	r3, r3, #1
 800a110:	e7ef      	b.n	800a0f2 <__gethex+0x132>
 800a112:	2300      	movs	r3, #0
 800a114:	f100 0a14 	add.w	sl, r0, #20
 800a118:	4655      	mov	r5, sl
 800a11a:	469b      	mov	fp, r3
 800a11c:	45b1      	cmp	r9, r6
 800a11e:	d337      	bcc.n	800a190 <__gethex+0x1d0>
 800a120:	f845 bb04 	str.w	fp, [r5], #4
 800a124:	eba5 050a 	sub.w	r5, r5, sl
 800a128:	10ad      	asrs	r5, r5, #2
 800a12a:	6125      	str	r5, [r4, #16]
 800a12c:	4658      	mov	r0, fp
 800a12e:	f7fe fa2b 	bl	8008588 <__hi0bits>
 800a132:	016d      	lsls	r5, r5, #5
 800a134:	f8d8 6000 	ldr.w	r6, [r8]
 800a138:	1a2d      	subs	r5, r5, r0
 800a13a:	42b5      	cmp	r5, r6
 800a13c:	dd54      	ble.n	800a1e8 <__gethex+0x228>
 800a13e:	1bad      	subs	r5, r5, r6
 800a140:	4629      	mov	r1, r5
 800a142:	4620      	mov	r0, r4
 800a144:	f7fe fdb3 	bl	8008cae <__any_on>
 800a148:	4681      	mov	r9, r0
 800a14a:	b178      	cbz	r0, 800a16c <__gethex+0x1ac>
 800a14c:	f04f 0901 	mov.w	r9, #1
 800a150:	1e6b      	subs	r3, r5, #1
 800a152:	1159      	asrs	r1, r3, #5
 800a154:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a158:	f003 021f 	and.w	r2, r3, #31
 800a15c:	fa09 f202 	lsl.w	r2, r9, r2
 800a160:	420a      	tst	r2, r1
 800a162:	d003      	beq.n	800a16c <__gethex+0x1ac>
 800a164:	454b      	cmp	r3, r9
 800a166:	dc36      	bgt.n	800a1d6 <__gethex+0x216>
 800a168:	f04f 0902 	mov.w	r9, #2
 800a16c:	4629      	mov	r1, r5
 800a16e:	4620      	mov	r0, r4
 800a170:	f7ff febe 	bl	8009ef0 <rshift>
 800a174:	442f      	add	r7, r5
 800a176:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a17a:	42bb      	cmp	r3, r7
 800a17c:	da42      	bge.n	800a204 <__gethex+0x244>
 800a17e:	4621      	mov	r1, r4
 800a180:	9801      	ldr	r0, [sp, #4]
 800a182:	f7fe f94f 	bl	8008424 <_Bfree>
 800a186:	2300      	movs	r3, #0
 800a188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a18a:	25a3      	movs	r5, #163	@ 0xa3
 800a18c:	6013      	str	r3, [r2, #0]
 800a18e:	e793      	b.n	800a0b8 <__gethex+0xf8>
 800a190:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a194:	2a2e      	cmp	r2, #46	@ 0x2e
 800a196:	d012      	beq.n	800a1be <__gethex+0x1fe>
 800a198:	2b20      	cmp	r3, #32
 800a19a:	d104      	bne.n	800a1a6 <__gethex+0x1e6>
 800a19c:	f845 bb04 	str.w	fp, [r5], #4
 800a1a0:	f04f 0b00 	mov.w	fp, #0
 800a1a4:	465b      	mov	r3, fp
 800a1a6:	7830      	ldrb	r0, [r6, #0]
 800a1a8:	9303      	str	r3, [sp, #12]
 800a1aa:	f7ff fef4 	bl	8009f96 <__hexdig_fun>
 800a1ae:	9b03      	ldr	r3, [sp, #12]
 800a1b0:	f000 000f 	and.w	r0, r0, #15
 800a1b4:	4098      	lsls	r0, r3
 800a1b6:	ea4b 0b00 	orr.w	fp, fp, r0
 800a1ba:	3304      	adds	r3, #4
 800a1bc:	e7ae      	b.n	800a11c <__gethex+0x15c>
 800a1be:	45b1      	cmp	r9, r6
 800a1c0:	d8ea      	bhi.n	800a198 <__gethex+0x1d8>
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	492a      	ldr	r1, [pc, #168]	@ (800a270 <__gethex+0x2b0>)
 800a1c8:	9303      	str	r3, [sp, #12]
 800a1ca:	f7ff fe29 	bl	8009e20 <strncmp>
 800a1ce:	9b03      	ldr	r3, [sp, #12]
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d1e1      	bne.n	800a198 <__gethex+0x1d8>
 800a1d4:	e7a2      	b.n	800a11c <__gethex+0x15c>
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	1ea9      	subs	r1, r5, #2
 800a1da:	f7fe fd68 	bl	8008cae <__any_on>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d0c2      	beq.n	800a168 <__gethex+0x1a8>
 800a1e2:	f04f 0903 	mov.w	r9, #3
 800a1e6:	e7c1      	b.n	800a16c <__gethex+0x1ac>
 800a1e8:	da09      	bge.n	800a1fe <__gethex+0x23e>
 800a1ea:	1b75      	subs	r5, r6, r5
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	462a      	mov	r2, r5
 800a1f0:	9801      	ldr	r0, [sp, #4]
 800a1f2:	f7fe fb2d 	bl	8008850 <__lshift>
 800a1f6:	4604      	mov	r4, r0
 800a1f8:	1b7f      	subs	r7, r7, r5
 800a1fa:	f100 0a14 	add.w	sl, r0, #20
 800a1fe:	f04f 0900 	mov.w	r9, #0
 800a202:	e7b8      	b.n	800a176 <__gethex+0x1b6>
 800a204:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a208:	42bd      	cmp	r5, r7
 800a20a:	dd6f      	ble.n	800a2ec <__gethex+0x32c>
 800a20c:	1bed      	subs	r5, r5, r7
 800a20e:	42ae      	cmp	r6, r5
 800a210:	dc34      	bgt.n	800a27c <__gethex+0x2bc>
 800a212:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a216:	2b02      	cmp	r3, #2
 800a218:	d022      	beq.n	800a260 <__gethex+0x2a0>
 800a21a:	2b03      	cmp	r3, #3
 800a21c:	d024      	beq.n	800a268 <__gethex+0x2a8>
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d115      	bne.n	800a24e <__gethex+0x28e>
 800a222:	42ae      	cmp	r6, r5
 800a224:	d113      	bne.n	800a24e <__gethex+0x28e>
 800a226:	2e01      	cmp	r6, #1
 800a228:	d10b      	bne.n	800a242 <__gethex+0x282>
 800a22a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a22e:	9a02      	ldr	r2, [sp, #8]
 800a230:	2562      	movs	r5, #98	@ 0x62
 800a232:	6013      	str	r3, [r2, #0]
 800a234:	2301      	movs	r3, #1
 800a236:	6123      	str	r3, [r4, #16]
 800a238:	f8ca 3000 	str.w	r3, [sl]
 800a23c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a23e:	601c      	str	r4, [r3, #0]
 800a240:	e73a      	b.n	800a0b8 <__gethex+0xf8>
 800a242:	4620      	mov	r0, r4
 800a244:	1e71      	subs	r1, r6, #1
 800a246:	f7fe fd32 	bl	8008cae <__any_on>
 800a24a:	2800      	cmp	r0, #0
 800a24c:	d1ed      	bne.n	800a22a <__gethex+0x26a>
 800a24e:	4621      	mov	r1, r4
 800a250:	9801      	ldr	r0, [sp, #4]
 800a252:	f7fe f8e7 	bl	8008424 <_Bfree>
 800a256:	2300      	movs	r3, #0
 800a258:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a25a:	2550      	movs	r5, #80	@ 0x50
 800a25c:	6013      	str	r3, [r2, #0]
 800a25e:	e72b      	b.n	800a0b8 <__gethex+0xf8>
 800a260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1f3      	bne.n	800a24e <__gethex+0x28e>
 800a266:	e7e0      	b.n	800a22a <__gethex+0x26a>
 800a268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d1dd      	bne.n	800a22a <__gethex+0x26a>
 800a26e:	e7ee      	b.n	800a24e <__gethex+0x28e>
 800a270:	0800bce0 	.word	0x0800bce0
 800a274:	0800bb77 	.word	0x0800bb77
 800a278:	0800be8e 	.word	0x0800be8e
 800a27c:	1e6f      	subs	r7, r5, #1
 800a27e:	f1b9 0f00 	cmp.w	r9, #0
 800a282:	d130      	bne.n	800a2e6 <__gethex+0x326>
 800a284:	b127      	cbz	r7, 800a290 <__gethex+0x2d0>
 800a286:	4639      	mov	r1, r7
 800a288:	4620      	mov	r0, r4
 800a28a:	f7fe fd10 	bl	8008cae <__any_on>
 800a28e:	4681      	mov	r9, r0
 800a290:	2301      	movs	r3, #1
 800a292:	4629      	mov	r1, r5
 800a294:	1b76      	subs	r6, r6, r5
 800a296:	2502      	movs	r5, #2
 800a298:	117a      	asrs	r2, r7, #5
 800a29a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a29e:	f007 071f 	and.w	r7, r7, #31
 800a2a2:	40bb      	lsls	r3, r7
 800a2a4:	4213      	tst	r3, r2
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	bf18      	it	ne
 800a2aa:	f049 0902 	orrne.w	r9, r9, #2
 800a2ae:	f7ff fe1f 	bl	8009ef0 <rshift>
 800a2b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a2b6:	f1b9 0f00 	cmp.w	r9, #0
 800a2ba:	d047      	beq.n	800a34c <__gethex+0x38c>
 800a2bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	d015      	beq.n	800a2f0 <__gethex+0x330>
 800a2c4:	2b03      	cmp	r3, #3
 800a2c6:	d017      	beq.n	800a2f8 <__gethex+0x338>
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d109      	bne.n	800a2e0 <__gethex+0x320>
 800a2cc:	f019 0f02 	tst.w	r9, #2
 800a2d0:	d006      	beq.n	800a2e0 <__gethex+0x320>
 800a2d2:	f8da 3000 	ldr.w	r3, [sl]
 800a2d6:	ea49 0903 	orr.w	r9, r9, r3
 800a2da:	f019 0f01 	tst.w	r9, #1
 800a2de:	d10e      	bne.n	800a2fe <__gethex+0x33e>
 800a2e0:	f045 0510 	orr.w	r5, r5, #16
 800a2e4:	e032      	b.n	800a34c <__gethex+0x38c>
 800a2e6:	f04f 0901 	mov.w	r9, #1
 800a2ea:	e7d1      	b.n	800a290 <__gethex+0x2d0>
 800a2ec:	2501      	movs	r5, #1
 800a2ee:	e7e2      	b.n	800a2b6 <__gethex+0x2f6>
 800a2f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2f2:	f1c3 0301 	rsb	r3, r3, #1
 800a2f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a2f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d0f0      	beq.n	800a2e0 <__gethex+0x320>
 800a2fe:	f04f 0c00 	mov.w	ip, #0
 800a302:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a306:	f104 0314 	add.w	r3, r4, #20
 800a30a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a30e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a312:	4618      	mov	r0, r3
 800a314:	f853 2b04 	ldr.w	r2, [r3], #4
 800a318:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a31c:	d01b      	beq.n	800a356 <__gethex+0x396>
 800a31e:	3201      	adds	r2, #1
 800a320:	6002      	str	r2, [r0, #0]
 800a322:	2d02      	cmp	r5, #2
 800a324:	f104 0314 	add.w	r3, r4, #20
 800a328:	d13c      	bne.n	800a3a4 <__gethex+0x3e4>
 800a32a:	f8d8 2000 	ldr.w	r2, [r8]
 800a32e:	3a01      	subs	r2, #1
 800a330:	42b2      	cmp	r2, r6
 800a332:	d109      	bne.n	800a348 <__gethex+0x388>
 800a334:	2201      	movs	r2, #1
 800a336:	1171      	asrs	r1, r6, #5
 800a338:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a33c:	f006 061f 	and.w	r6, r6, #31
 800a340:	fa02 f606 	lsl.w	r6, r2, r6
 800a344:	421e      	tst	r6, r3
 800a346:	d13a      	bne.n	800a3be <__gethex+0x3fe>
 800a348:	f045 0520 	orr.w	r5, r5, #32
 800a34c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a34e:	601c      	str	r4, [r3, #0]
 800a350:	9b02      	ldr	r3, [sp, #8]
 800a352:	601f      	str	r7, [r3, #0]
 800a354:	e6b0      	b.n	800a0b8 <__gethex+0xf8>
 800a356:	4299      	cmp	r1, r3
 800a358:	f843 cc04 	str.w	ip, [r3, #-4]
 800a35c:	d8d9      	bhi.n	800a312 <__gethex+0x352>
 800a35e:	68a3      	ldr	r3, [r4, #8]
 800a360:	459b      	cmp	fp, r3
 800a362:	db17      	blt.n	800a394 <__gethex+0x3d4>
 800a364:	6861      	ldr	r1, [r4, #4]
 800a366:	9801      	ldr	r0, [sp, #4]
 800a368:	3101      	adds	r1, #1
 800a36a:	f7fe f81b 	bl	80083a4 <_Balloc>
 800a36e:	4681      	mov	r9, r0
 800a370:	b918      	cbnz	r0, 800a37a <__gethex+0x3ba>
 800a372:	4602      	mov	r2, r0
 800a374:	2184      	movs	r1, #132	@ 0x84
 800a376:	4b19      	ldr	r3, [pc, #100]	@ (800a3dc <__gethex+0x41c>)
 800a378:	e6c5      	b.n	800a106 <__gethex+0x146>
 800a37a:	6922      	ldr	r2, [r4, #16]
 800a37c:	f104 010c 	add.w	r1, r4, #12
 800a380:	3202      	adds	r2, #2
 800a382:	0092      	lsls	r2, r2, #2
 800a384:	300c      	adds	r0, #12
 800a386:	f7ff fd6d 	bl	8009e64 <memcpy>
 800a38a:	4621      	mov	r1, r4
 800a38c:	9801      	ldr	r0, [sp, #4]
 800a38e:	f7fe f849 	bl	8008424 <_Bfree>
 800a392:	464c      	mov	r4, r9
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	1c5a      	adds	r2, r3, #1
 800a398:	6122      	str	r2, [r4, #16]
 800a39a:	2201      	movs	r2, #1
 800a39c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3a0:	615a      	str	r2, [r3, #20]
 800a3a2:	e7be      	b.n	800a322 <__gethex+0x362>
 800a3a4:	6922      	ldr	r2, [r4, #16]
 800a3a6:	455a      	cmp	r2, fp
 800a3a8:	dd0b      	ble.n	800a3c2 <__gethex+0x402>
 800a3aa:	2101      	movs	r1, #1
 800a3ac:	4620      	mov	r0, r4
 800a3ae:	f7ff fd9f 	bl	8009ef0 <rshift>
 800a3b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a3b6:	3701      	adds	r7, #1
 800a3b8:	42bb      	cmp	r3, r7
 800a3ba:	f6ff aee0 	blt.w	800a17e <__gethex+0x1be>
 800a3be:	2501      	movs	r5, #1
 800a3c0:	e7c2      	b.n	800a348 <__gethex+0x388>
 800a3c2:	f016 061f 	ands.w	r6, r6, #31
 800a3c6:	d0fa      	beq.n	800a3be <__gethex+0x3fe>
 800a3c8:	4453      	add	r3, sl
 800a3ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a3ce:	f7fe f8db 	bl	8008588 <__hi0bits>
 800a3d2:	f1c6 0620 	rsb	r6, r6, #32
 800a3d6:	42b0      	cmp	r0, r6
 800a3d8:	dbe7      	blt.n	800a3aa <__gethex+0x3ea>
 800a3da:	e7f0      	b.n	800a3be <__gethex+0x3fe>
 800a3dc:	0800bb77 	.word	0x0800bb77

0800a3e0 <L_shift>:
 800a3e0:	f1c2 0208 	rsb	r2, r2, #8
 800a3e4:	0092      	lsls	r2, r2, #2
 800a3e6:	b570      	push	{r4, r5, r6, lr}
 800a3e8:	f1c2 0620 	rsb	r6, r2, #32
 800a3ec:	6843      	ldr	r3, [r0, #4]
 800a3ee:	6804      	ldr	r4, [r0, #0]
 800a3f0:	fa03 f506 	lsl.w	r5, r3, r6
 800a3f4:	432c      	orrs	r4, r5
 800a3f6:	40d3      	lsrs	r3, r2
 800a3f8:	6004      	str	r4, [r0, #0]
 800a3fa:	f840 3f04 	str.w	r3, [r0, #4]!
 800a3fe:	4288      	cmp	r0, r1
 800a400:	d3f4      	bcc.n	800a3ec <L_shift+0xc>
 800a402:	bd70      	pop	{r4, r5, r6, pc}

0800a404 <__match>:
 800a404:	b530      	push	{r4, r5, lr}
 800a406:	6803      	ldr	r3, [r0, #0]
 800a408:	3301      	adds	r3, #1
 800a40a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a40e:	b914      	cbnz	r4, 800a416 <__match+0x12>
 800a410:	6003      	str	r3, [r0, #0]
 800a412:	2001      	movs	r0, #1
 800a414:	bd30      	pop	{r4, r5, pc}
 800a416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a41a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a41e:	2d19      	cmp	r5, #25
 800a420:	bf98      	it	ls
 800a422:	3220      	addls	r2, #32
 800a424:	42a2      	cmp	r2, r4
 800a426:	d0f0      	beq.n	800a40a <__match+0x6>
 800a428:	2000      	movs	r0, #0
 800a42a:	e7f3      	b.n	800a414 <__match+0x10>

0800a42c <__hexnan>:
 800a42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a430:	2500      	movs	r5, #0
 800a432:	680b      	ldr	r3, [r1, #0]
 800a434:	4682      	mov	sl, r0
 800a436:	115e      	asrs	r6, r3, #5
 800a438:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a43c:	f013 031f 	ands.w	r3, r3, #31
 800a440:	bf18      	it	ne
 800a442:	3604      	addne	r6, #4
 800a444:	1f37      	subs	r7, r6, #4
 800a446:	4690      	mov	r8, r2
 800a448:	46b9      	mov	r9, r7
 800a44a:	463c      	mov	r4, r7
 800a44c:	46ab      	mov	fp, r5
 800a44e:	b087      	sub	sp, #28
 800a450:	6801      	ldr	r1, [r0, #0]
 800a452:	9301      	str	r3, [sp, #4]
 800a454:	f846 5c04 	str.w	r5, [r6, #-4]
 800a458:	9502      	str	r5, [sp, #8]
 800a45a:	784a      	ldrb	r2, [r1, #1]
 800a45c:	1c4b      	adds	r3, r1, #1
 800a45e:	9303      	str	r3, [sp, #12]
 800a460:	b342      	cbz	r2, 800a4b4 <__hexnan+0x88>
 800a462:	4610      	mov	r0, r2
 800a464:	9105      	str	r1, [sp, #20]
 800a466:	9204      	str	r2, [sp, #16]
 800a468:	f7ff fd95 	bl	8009f96 <__hexdig_fun>
 800a46c:	2800      	cmp	r0, #0
 800a46e:	d151      	bne.n	800a514 <__hexnan+0xe8>
 800a470:	9a04      	ldr	r2, [sp, #16]
 800a472:	9905      	ldr	r1, [sp, #20]
 800a474:	2a20      	cmp	r2, #32
 800a476:	d818      	bhi.n	800a4aa <__hexnan+0x7e>
 800a478:	9b02      	ldr	r3, [sp, #8]
 800a47a:	459b      	cmp	fp, r3
 800a47c:	dd13      	ble.n	800a4a6 <__hexnan+0x7a>
 800a47e:	454c      	cmp	r4, r9
 800a480:	d206      	bcs.n	800a490 <__hexnan+0x64>
 800a482:	2d07      	cmp	r5, #7
 800a484:	dc04      	bgt.n	800a490 <__hexnan+0x64>
 800a486:	462a      	mov	r2, r5
 800a488:	4649      	mov	r1, r9
 800a48a:	4620      	mov	r0, r4
 800a48c:	f7ff ffa8 	bl	800a3e0 <L_shift>
 800a490:	4544      	cmp	r4, r8
 800a492:	d952      	bls.n	800a53a <__hexnan+0x10e>
 800a494:	2300      	movs	r3, #0
 800a496:	f1a4 0904 	sub.w	r9, r4, #4
 800a49a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a49e:	461d      	mov	r5, r3
 800a4a0:	464c      	mov	r4, r9
 800a4a2:	f8cd b008 	str.w	fp, [sp, #8]
 800a4a6:	9903      	ldr	r1, [sp, #12]
 800a4a8:	e7d7      	b.n	800a45a <__hexnan+0x2e>
 800a4aa:	2a29      	cmp	r2, #41	@ 0x29
 800a4ac:	d157      	bne.n	800a55e <__hexnan+0x132>
 800a4ae:	3102      	adds	r1, #2
 800a4b0:	f8ca 1000 	str.w	r1, [sl]
 800a4b4:	f1bb 0f00 	cmp.w	fp, #0
 800a4b8:	d051      	beq.n	800a55e <__hexnan+0x132>
 800a4ba:	454c      	cmp	r4, r9
 800a4bc:	d206      	bcs.n	800a4cc <__hexnan+0xa0>
 800a4be:	2d07      	cmp	r5, #7
 800a4c0:	dc04      	bgt.n	800a4cc <__hexnan+0xa0>
 800a4c2:	462a      	mov	r2, r5
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7ff ff8a 	bl	800a3e0 <L_shift>
 800a4cc:	4544      	cmp	r4, r8
 800a4ce:	d936      	bls.n	800a53e <__hexnan+0x112>
 800a4d0:	4623      	mov	r3, r4
 800a4d2:	f1a8 0204 	sub.w	r2, r8, #4
 800a4d6:	f853 1b04 	ldr.w	r1, [r3], #4
 800a4da:	429f      	cmp	r7, r3
 800a4dc:	f842 1f04 	str.w	r1, [r2, #4]!
 800a4e0:	d2f9      	bcs.n	800a4d6 <__hexnan+0xaa>
 800a4e2:	1b3b      	subs	r3, r7, r4
 800a4e4:	f023 0303 	bic.w	r3, r3, #3
 800a4e8:	3304      	adds	r3, #4
 800a4ea:	3401      	adds	r4, #1
 800a4ec:	3e03      	subs	r6, #3
 800a4ee:	42b4      	cmp	r4, r6
 800a4f0:	bf88      	it	hi
 800a4f2:	2304      	movhi	r3, #4
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	4443      	add	r3, r8
 800a4f8:	f843 2b04 	str.w	r2, [r3], #4
 800a4fc:	429f      	cmp	r7, r3
 800a4fe:	d2fb      	bcs.n	800a4f8 <__hexnan+0xcc>
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	b91b      	cbnz	r3, 800a50c <__hexnan+0xe0>
 800a504:	4547      	cmp	r7, r8
 800a506:	d128      	bne.n	800a55a <__hexnan+0x12e>
 800a508:	2301      	movs	r3, #1
 800a50a:	603b      	str	r3, [r7, #0]
 800a50c:	2005      	movs	r0, #5
 800a50e:	b007      	add	sp, #28
 800a510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a514:	3501      	adds	r5, #1
 800a516:	2d08      	cmp	r5, #8
 800a518:	f10b 0b01 	add.w	fp, fp, #1
 800a51c:	dd06      	ble.n	800a52c <__hexnan+0x100>
 800a51e:	4544      	cmp	r4, r8
 800a520:	d9c1      	bls.n	800a4a6 <__hexnan+0x7a>
 800a522:	2300      	movs	r3, #0
 800a524:	2501      	movs	r5, #1
 800a526:	f844 3c04 	str.w	r3, [r4, #-4]
 800a52a:	3c04      	subs	r4, #4
 800a52c:	6822      	ldr	r2, [r4, #0]
 800a52e:	f000 000f 	and.w	r0, r0, #15
 800a532:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a536:	6020      	str	r0, [r4, #0]
 800a538:	e7b5      	b.n	800a4a6 <__hexnan+0x7a>
 800a53a:	2508      	movs	r5, #8
 800a53c:	e7b3      	b.n	800a4a6 <__hexnan+0x7a>
 800a53e:	9b01      	ldr	r3, [sp, #4]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d0dd      	beq.n	800a500 <__hexnan+0xd4>
 800a544:	f04f 32ff 	mov.w	r2, #4294967295
 800a548:	f1c3 0320 	rsb	r3, r3, #32
 800a54c:	40da      	lsrs	r2, r3
 800a54e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a552:	4013      	ands	r3, r2
 800a554:	f846 3c04 	str.w	r3, [r6, #-4]
 800a558:	e7d2      	b.n	800a500 <__hexnan+0xd4>
 800a55a:	3f04      	subs	r7, #4
 800a55c:	e7d0      	b.n	800a500 <__hexnan+0xd4>
 800a55e:	2004      	movs	r0, #4
 800a560:	e7d5      	b.n	800a50e <__hexnan+0xe2>

0800a562 <__ascii_mbtowc>:
 800a562:	b082      	sub	sp, #8
 800a564:	b901      	cbnz	r1, 800a568 <__ascii_mbtowc+0x6>
 800a566:	a901      	add	r1, sp, #4
 800a568:	b142      	cbz	r2, 800a57c <__ascii_mbtowc+0x1a>
 800a56a:	b14b      	cbz	r3, 800a580 <__ascii_mbtowc+0x1e>
 800a56c:	7813      	ldrb	r3, [r2, #0]
 800a56e:	600b      	str	r3, [r1, #0]
 800a570:	7812      	ldrb	r2, [r2, #0]
 800a572:	1e10      	subs	r0, r2, #0
 800a574:	bf18      	it	ne
 800a576:	2001      	movne	r0, #1
 800a578:	b002      	add	sp, #8
 800a57a:	4770      	bx	lr
 800a57c:	4610      	mov	r0, r2
 800a57e:	e7fb      	b.n	800a578 <__ascii_mbtowc+0x16>
 800a580:	f06f 0001 	mvn.w	r0, #1
 800a584:	e7f8      	b.n	800a578 <__ascii_mbtowc+0x16>

0800a586 <_realloc_r>:
 800a586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a58a:	4680      	mov	r8, r0
 800a58c:	4615      	mov	r5, r2
 800a58e:	460c      	mov	r4, r1
 800a590:	b921      	cbnz	r1, 800a59c <_realloc_r+0x16>
 800a592:	4611      	mov	r1, r2
 800a594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a598:	f7fd be78 	b.w	800828c <_malloc_r>
 800a59c:	b92a      	cbnz	r2, 800a5aa <_realloc_r+0x24>
 800a59e:	f7fd fe03 	bl	80081a8 <_free_r>
 800a5a2:	2400      	movs	r4, #0
 800a5a4:	4620      	mov	r0, r4
 800a5a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5aa:	f000 f840 	bl	800a62e <_malloc_usable_size_r>
 800a5ae:	4285      	cmp	r5, r0
 800a5b0:	4606      	mov	r6, r0
 800a5b2:	d802      	bhi.n	800a5ba <_realloc_r+0x34>
 800a5b4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a5b8:	d8f4      	bhi.n	800a5a4 <_realloc_r+0x1e>
 800a5ba:	4629      	mov	r1, r5
 800a5bc:	4640      	mov	r0, r8
 800a5be:	f7fd fe65 	bl	800828c <_malloc_r>
 800a5c2:	4607      	mov	r7, r0
 800a5c4:	2800      	cmp	r0, #0
 800a5c6:	d0ec      	beq.n	800a5a2 <_realloc_r+0x1c>
 800a5c8:	42b5      	cmp	r5, r6
 800a5ca:	462a      	mov	r2, r5
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	bf28      	it	cs
 800a5d0:	4632      	movcs	r2, r6
 800a5d2:	f7ff fc47 	bl	8009e64 <memcpy>
 800a5d6:	4621      	mov	r1, r4
 800a5d8:	4640      	mov	r0, r8
 800a5da:	f7fd fde5 	bl	80081a8 <_free_r>
 800a5de:	463c      	mov	r4, r7
 800a5e0:	e7e0      	b.n	800a5a4 <_realloc_r+0x1e>

0800a5e2 <__ascii_wctomb>:
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	4608      	mov	r0, r1
 800a5e6:	b141      	cbz	r1, 800a5fa <__ascii_wctomb+0x18>
 800a5e8:	2aff      	cmp	r2, #255	@ 0xff
 800a5ea:	d904      	bls.n	800a5f6 <__ascii_wctomb+0x14>
 800a5ec:	228a      	movs	r2, #138	@ 0x8a
 800a5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a5f2:	601a      	str	r2, [r3, #0]
 800a5f4:	4770      	bx	lr
 800a5f6:	2001      	movs	r0, #1
 800a5f8:	700a      	strb	r2, [r1, #0]
 800a5fa:	4770      	bx	lr

0800a5fc <fiprintf>:
 800a5fc:	b40e      	push	{r1, r2, r3}
 800a5fe:	b503      	push	{r0, r1, lr}
 800a600:	4601      	mov	r1, r0
 800a602:	ab03      	add	r3, sp, #12
 800a604:	4805      	ldr	r0, [pc, #20]	@ (800a61c <fiprintf+0x20>)
 800a606:	f853 2b04 	ldr.w	r2, [r3], #4
 800a60a:	6800      	ldr	r0, [r0, #0]
 800a60c:	9301      	str	r3, [sp, #4]
 800a60e:	f000 f83d 	bl	800a68c <_vfiprintf_r>
 800a612:	b002      	add	sp, #8
 800a614:	f85d eb04 	ldr.w	lr, [sp], #4
 800a618:	b003      	add	sp, #12
 800a61a:	4770      	bx	lr
 800a61c:	20000018 	.word	0x20000018

0800a620 <abort>:
 800a620:	2006      	movs	r0, #6
 800a622:	b508      	push	{r3, lr}
 800a624:	f000 fa06 	bl	800aa34 <raise>
 800a628:	2001      	movs	r0, #1
 800a62a:	f7f7 fc1a 	bl	8001e62 <_exit>

0800a62e <_malloc_usable_size_r>:
 800a62e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a632:	1f18      	subs	r0, r3, #4
 800a634:	2b00      	cmp	r3, #0
 800a636:	bfbc      	itt	lt
 800a638:	580b      	ldrlt	r3, [r1, r0]
 800a63a:	18c0      	addlt	r0, r0, r3
 800a63c:	4770      	bx	lr

0800a63e <__sfputc_r>:
 800a63e:	6893      	ldr	r3, [r2, #8]
 800a640:	b410      	push	{r4}
 800a642:	3b01      	subs	r3, #1
 800a644:	2b00      	cmp	r3, #0
 800a646:	6093      	str	r3, [r2, #8]
 800a648:	da07      	bge.n	800a65a <__sfputc_r+0x1c>
 800a64a:	6994      	ldr	r4, [r2, #24]
 800a64c:	42a3      	cmp	r3, r4
 800a64e:	db01      	blt.n	800a654 <__sfputc_r+0x16>
 800a650:	290a      	cmp	r1, #10
 800a652:	d102      	bne.n	800a65a <__sfputc_r+0x1c>
 800a654:	bc10      	pop	{r4}
 800a656:	f000 b931 	b.w	800a8bc <__swbuf_r>
 800a65a:	6813      	ldr	r3, [r2, #0]
 800a65c:	1c58      	adds	r0, r3, #1
 800a65e:	6010      	str	r0, [r2, #0]
 800a660:	7019      	strb	r1, [r3, #0]
 800a662:	4608      	mov	r0, r1
 800a664:	bc10      	pop	{r4}
 800a666:	4770      	bx	lr

0800a668 <__sfputs_r>:
 800a668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66a:	4606      	mov	r6, r0
 800a66c:	460f      	mov	r7, r1
 800a66e:	4614      	mov	r4, r2
 800a670:	18d5      	adds	r5, r2, r3
 800a672:	42ac      	cmp	r4, r5
 800a674:	d101      	bne.n	800a67a <__sfputs_r+0x12>
 800a676:	2000      	movs	r0, #0
 800a678:	e007      	b.n	800a68a <__sfputs_r+0x22>
 800a67a:	463a      	mov	r2, r7
 800a67c:	4630      	mov	r0, r6
 800a67e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a682:	f7ff ffdc 	bl	800a63e <__sfputc_r>
 800a686:	1c43      	adds	r3, r0, #1
 800a688:	d1f3      	bne.n	800a672 <__sfputs_r+0xa>
 800a68a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a68c <_vfiprintf_r>:
 800a68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a690:	460d      	mov	r5, r1
 800a692:	4614      	mov	r4, r2
 800a694:	4698      	mov	r8, r3
 800a696:	4606      	mov	r6, r0
 800a698:	b09d      	sub	sp, #116	@ 0x74
 800a69a:	b118      	cbz	r0, 800a6a4 <_vfiprintf_r+0x18>
 800a69c:	6a03      	ldr	r3, [r0, #32]
 800a69e:	b90b      	cbnz	r3, 800a6a4 <_vfiprintf_r+0x18>
 800a6a0:	f7fc fdd2 	bl	8007248 <__sinit>
 800a6a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6a6:	07d9      	lsls	r1, r3, #31
 800a6a8:	d405      	bmi.n	800a6b6 <_vfiprintf_r+0x2a>
 800a6aa:	89ab      	ldrh	r3, [r5, #12]
 800a6ac:	059a      	lsls	r2, r3, #22
 800a6ae:	d402      	bmi.n	800a6b6 <_vfiprintf_r+0x2a>
 800a6b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6b2:	f7fc ff14 	bl	80074de <__retarget_lock_acquire_recursive>
 800a6b6:	89ab      	ldrh	r3, [r5, #12]
 800a6b8:	071b      	lsls	r3, r3, #28
 800a6ba:	d501      	bpl.n	800a6c0 <_vfiprintf_r+0x34>
 800a6bc:	692b      	ldr	r3, [r5, #16]
 800a6be:	b99b      	cbnz	r3, 800a6e8 <_vfiprintf_r+0x5c>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f000 f938 	bl	800a938 <__swsetup_r>
 800a6c8:	b170      	cbz	r0, 800a6e8 <_vfiprintf_r+0x5c>
 800a6ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6cc:	07dc      	lsls	r4, r3, #31
 800a6ce:	d504      	bpl.n	800a6da <_vfiprintf_r+0x4e>
 800a6d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d4:	b01d      	add	sp, #116	@ 0x74
 800a6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6da:	89ab      	ldrh	r3, [r5, #12]
 800a6dc:	0598      	lsls	r0, r3, #22
 800a6de:	d4f7      	bmi.n	800a6d0 <_vfiprintf_r+0x44>
 800a6e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6e2:	f7fc fefd 	bl	80074e0 <__retarget_lock_release_recursive>
 800a6e6:	e7f3      	b.n	800a6d0 <_vfiprintf_r+0x44>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ec:	2320      	movs	r3, #32
 800a6ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6f2:	2330      	movs	r3, #48	@ 0x30
 800a6f4:	f04f 0901 	mov.w	r9, #1
 800a6f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a8a8 <_vfiprintf_r+0x21c>
 800a700:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a704:	4623      	mov	r3, r4
 800a706:	469a      	mov	sl, r3
 800a708:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a70c:	b10a      	cbz	r2, 800a712 <_vfiprintf_r+0x86>
 800a70e:	2a25      	cmp	r2, #37	@ 0x25
 800a710:	d1f9      	bne.n	800a706 <_vfiprintf_r+0x7a>
 800a712:	ebba 0b04 	subs.w	fp, sl, r4
 800a716:	d00b      	beq.n	800a730 <_vfiprintf_r+0xa4>
 800a718:	465b      	mov	r3, fp
 800a71a:	4622      	mov	r2, r4
 800a71c:	4629      	mov	r1, r5
 800a71e:	4630      	mov	r0, r6
 800a720:	f7ff ffa2 	bl	800a668 <__sfputs_r>
 800a724:	3001      	adds	r0, #1
 800a726:	f000 80a7 	beq.w	800a878 <_vfiprintf_r+0x1ec>
 800a72a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a72c:	445a      	add	r2, fp
 800a72e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a730:	f89a 3000 	ldrb.w	r3, [sl]
 800a734:	2b00      	cmp	r3, #0
 800a736:	f000 809f 	beq.w	800a878 <_vfiprintf_r+0x1ec>
 800a73a:	2300      	movs	r3, #0
 800a73c:	f04f 32ff 	mov.w	r2, #4294967295
 800a740:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a744:	f10a 0a01 	add.w	sl, sl, #1
 800a748:	9304      	str	r3, [sp, #16]
 800a74a:	9307      	str	r3, [sp, #28]
 800a74c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a750:	931a      	str	r3, [sp, #104]	@ 0x68
 800a752:	4654      	mov	r4, sl
 800a754:	2205      	movs	r2, #5
 800a756:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a75a:	4853      	ldr	r0, [pc, #332]	@ (800a8a8 <_vfiprintf_r+0x21c>)
 800a75c:	f7fc fec1 	bl	80074e2 <memchr>
 800a760:	9a04      	ldr	r2, [sp, #16]
 800a762:	b9d8      	cbnz	r0, 800a79c <_vfiprintf_r+0x110>
 800a764:	06d1      	lsls	r1, r2, #27
 800a766:	bf44      	itt	mi
 800a768:	2320      	movmi	r3, #32
 800a76a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a76e:	0713      	lsls	r3, r2, #28
 800a770:	bf44      	itt	mi
 800a772:	232b      	movmi	r3, #43	@ 0x2b
 800a774:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a778:	f89a 3000 	ldrb.w	r3, [sl]
 800a77c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a77e:	d015      	beq.n	800a7ac <_vfiprintf_r+0x120>
 800a780:	4654      	mov	r4, sl
 800a782:	2000      	movs	r0, #0
 800a784:	f04f 0c0a 	mov.w	ip, #10
 800a788:	9a07      	ldr	r2, [sp, #28]
 800a78a:	4621      	mov	r1, r4
 800a78c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a790:	3b30      	subs	r3, #48	@ 0x30
 800a792:	2b09      	cmp	r3, #9
 800a794:	d94b      	bls.n	800a82e <_vfiprintf_r+0x1a2>
 800a796:	b1b0      	cbz	r0, 800a7c6 <_vfiprintf_r+0x13a>
 800a798:	9207      	str	r2, [sp, #28]
 800a79a:	e014      	b.n	800a7c6 <_vfiprintf_r+0x13a>
 800a79c:	eba0 0308 	sub.w	r3, r0, r8
 800a7a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	46a2      	mov	sl, r4
 800a7a8:	9304      	str	r3, [sp, #16]
 800a7aa:	e7d2      	b.n	800a752 <_vfiprintf_r+0xc6>
 800a7ac:	9b03      	ldr	r3, [sp, #12]
 800a7ae:	1d19      	adds	r1, r3, #4
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	9103      	str	r1, [sp, #12]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	bfbb      	ittet	lt
 800a7b8:	425b      	neglt	r3, r3
 800a7ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a7be:	9307      	strge	r3, [sp, #28]
 800a7c0:	9307      	strlt	r3, [sp, #28]
 800a7c2:	bfb8      	it	lt
 800a7c4:	9204      	strlt	r2, [sp, #16]
 800a7c6:	7823      	ldrb	r3, [r4, #0]
 800a7c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7ca:	d10a      	bne.n	800a7e2 <_vfiprintf_r+0x156>
 800a7cc:	7863      	ldrb	r3, [r4, #1]
 800a7ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7d0:	d132      	bne.n	800a838 <_vfiprintf_r+0x1ac>
 800a7d2:	9b03      	ldr	r3, [sp, #12]
 800a7d4:	3402      	adds	r4, #2
 800a7d6:	1d1a      	adds	r2, r3, #4
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	9203      	str	r2, [sp, #12]
 800a7dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7e0:	9305      	str	r3, [sp, #20]
 800a7e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a8ac <_vfiprintf_r+0x220>
 800a7e6:	2203      	movs	r2, #3
 800a7e8:	4650      	mov	r0, sl
 800a7ea:	7821      	ldrb	r1, [r4, #0]
 800a7ec:	f7fc fe79 	bl	80074e2 <memchr>
 800a7f0:	b138      	cbz	r0, 800a802 <_vfiprintf_r+0x176>
 800a7f2:	2240      	movs	r2, #64	@ 0x40
 800a7f4:	9b04      	ldr	r3, [sp, #16]
 800a7f6:	eba0 000a 	sub.w	r0, r0, sl
 800a7fa:	4082      	lsls	r2, r0
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	3401      	adds	r4, #1
 800a800:	9304      	str	r3, [sp, #16]
 800a802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a806:	2206      	movs	r2, #6
 800a808:	4829      	ldr	r0, [pc, #164]	@ (800a8b0 <_vfiprintf_r+0x224>)
 800a80a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a80e:	f7fc fe68 	bl	80074e2 <memchr>
 800a812:	2800      	cmp	r0, #0
 800a814:	d03f      	beq.n	800a896 <_vfiprintf_r+0x20a>
 800a816:	4b27      	ldr	r3, [pc, #156]	@ (800a8b4 <_vfiprintf_r+0x228>)
 800a818:	bb1b      	cbnz	r3, 800a862 <_vfiprintf_r+0x1d6>
 800a81a:	9b03      	ldr	r3, [sp, #12]
 800a81c:	3307      	adds	r3, #7
 800a81e:	f023 0307 	bic.w	r3, r3, #7
 800a822:	3308      	adds	r3, #8
 800a824:	9303      	str	r3, [sp, #12]
 800a826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a828:	443b      	add	r3, r7
 800a82a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a82c:	e76a      	b.n	800a704 <_vfiprintf_r+0x78>
 800a82e:	460c      	mov	r4, r1
 800a830:	2001      	movs	r0, #1
 800a832:	fb0c 3202 	mla	r2, ip, r2, r3
 800a836:	e7a8      	b.n	800a78a <_vfiprintf_r+0xfe>
 800a838:	2300      	movs	r3, #0
 800a83a:	f04f 0c0a 	mov.w	ip, #10
 800a83e:	4619      	mov	r1, r3
 800a840:	3401      	adds	r4, #1
 800a842:	9305      	str	r3, [sp, #20]
 800a844:	4620      	mov	r0, r4
 800a846:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a84a:	3a30      	subs	r2, #48	@ 0x30
 800a84c:	2a09      	cmp	r2, #9
 800a84e:	d903      	bls.n	800a858 <_vfiprintf_r+0x1cc>
 800a850:	2b00      	cmp	r3, #0
 800a852:	d0c6      	beq.n	800a7e2 <_vfiprintf_r+0x156>
 800a854:	9105      	str	r1, [sp, #20]
 800a856:	e7c4      	b.n	800a7e2 <_vfiprintf_r+0x156>
 800a858:	4604      	mov	r4, r0
 800a85a:	2301      	movs	r3, #1
 800a85c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a860:	e7f0      	b.n	800a844 <_vfiprintf_r+0x1b8>
 800a862:	ab03      	add	r3, sp, #12
 800a864:	9300      	str	r3, [sp, #0]
 800a866:	462a      	mov	r2, r5
 800a868:	4630      	mov	r0, r6
 800a86a:	4b13      	ldr	r3, [pc, #76]	@ (800a8b8 <_vfiprintf_r+0x22c>)
 800a86c:	a904      	add	r1, sp, #16
 800a86e:	f7fb fe91 	bl	8006594 <_printf_float>
 800a872:	4607      	mov	r7, r0
 800a874:	1c78      	adds	r0, r7, #1
 800a876:	d1d6      	bne.n	800a826 <_vfiprintf_r+0x19a>
 800a878:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a87a:	07d9      	lsls	r1, r3, #31
 800a87c:	d405      	bmi.n	800a88a <_vfiprintf_r+0x1fe>
 800a87e:	89ab      	ldrh	r3, [r5, #12]
 800a880:	059a      	lsls	r2, r3, #22
 800a882:	d402      	bmi.n	800a88a <_vfiprintf_r+0x1fe>
 800a884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a886:	f7fc fe2b 	bl	80074e0 <__retarget_lock_release_recursive>
 800a88a:	89ab      	ldrh	r3, [r5, #12]
 800a88c:	065b      	lsls	r3, r3, #25
 800a88e:	f53f af1f 	bmi.w	800a6d0 <_vfiprintf_r+0x44>
 800a892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a894:	e71e      	b.n	800a6d4 <_vfiprintf_r+0x48>
 800a896:	ab03      	add	r3, sp, #12
 800a898:	9300      	str	r3, [sp, #0]
 800a89a:	462a      	mov	r2, r5
 800a89c:	4630      	mov	r0, r6
 800a89e:	4b06      	ldr	r3, [pc, #24]	@ (800a8b8 <_vfiprintf_r+0x22c>)
 800a8a0:	a904      	add	r1, sp, #16
 800a8a2:	f7fc f915 	bl	8006ad0 <_printf_i>
 800a8a6:	e7e4      	b.n	800a872 <_vfiprintf_r+0x1e6>
 800a8a8:	0800be39 	.word	0x0800be39
 800a8ac:	0800be3f 	.word	0x0800be3f
 800a8b0:	0800be43 	.word	0x0800be43
 800a8b4:	08006595 	.word	0x08006595
 800a8b8:	0800a669 	.word	0x0800a669

0800a8bc <__swbuf_r>:
 800a8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8be:	460e      	mov	r6, r1
 800a8c0:	4614      	mov	r4, r2
 800a8c2:	4605      	mov	r5, r0
 800a8c4:	b118      	cbz	r0, 800a8ce <__swbuf_r+0x12>
 800a8c6:	6a03      	ldr	r3, [r0, #32]
 800a8c8:	b90b      	cbnz	r3, 800a8ce <__swbuf_r+0x12>
 800a8ca:	f7fc fcbd 	bl	8007248 <__sinit>
 800a8ce:	69a3      	ldr	r3, [r4, #24]
 800a8d0:	60a3      	str	r3, [r4, #8]
 800a8d2:	89a3      	ldrh	r3, [r4, #12]
 800a8d4:	071a      	lsls	r2, r3, #28
 800a8d6:	d501      	bpl.n	800a8dc <__swbuf_r+0x20>
 800a8d8:	6923      	ldr	r3, [r4, #16]
 800a8da:	b943      	cbnz	r3, 800a8ee <__swbuf_r+0x32>
 800a8dc:	4621      	mov	r1, r4
 800a8de:	4628      	mov	r0, r5
 800a8e0:	f000 f82a 	bl	800a938 <__swsetup_r>
 800a8e4:	b118      	cbz	r0, 800a8ee <__swbuf_r+0x32>
 800a8e6:	f04f 37ff 	mov.w	r7, #4294967295
 800a8ea:	4638      	mov	r0, r7
 800a8ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	6922      	ldr	r2, [r4, #16]
 800a8f2:	b2f6      	uxtb	r6, r6
 800a8f4:	1a98      	subs	r0, r3, r2
 800a8f6:	6963      	ldr	r3, [r4, #20]
 800a8f8:	4637      	mov	r7, r6
 800a8fa:	4283      	cmp	r3, r0
 800a8fc:	dc05      	bgt.n	800a90a <__swbuf_r+0x4e>
 800a8fe:	4621      	mov	r1, r4
 800a900:	4628      	mov	r0, r5
 800a902:	f7ff fa4b 	bl	8009d9c <_fflush_r>
 800a906:	2800      	cmp	r0, #0
 800a908:	d1ed      	bne.n	800a8e6 <__swbuf_r+0x2a>
 800a90a:	68a3      	ldr	r3, [r4, #8]
 800a90c:	3b01      	subs	r3, #1
 800a90e:	60a3      	str	r3, [r4, #8]
 800a910:	6823      	ldr	r3, [r4, #0]
 800a912:	1c5a      	adds	r2, r3, #1
 800a914:	6022      	str	r2, [r4, #0]
 800a916:	701e      	strb	r6, [r3, #0]
 800a918:	6962      	ldr	r2, [r4, #20]
 800a91a:	1c43      	adds	r3, r0, #1
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d004      	beq.n	800a92a <__swbuf_r+0x6e>
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	07db      	lsls	r3, r3, #31
 800a924:	d5e1      	bpl.n	800a8ea <__swbuf_r+0x2e>
 800a926:	2e0a      	cmp	r6, #10
 800a928:	d1df      	bne.n	800a8ea <__swbuf_r+0x2e>
 800a92a:	4621      	mov	r1, r4
 800a92c:	4628      	mov	r0, r5
 800a92e:	f7ff fa35 	bl	8009d9c <_fflush_r>
 800a932:	2800      	cmp	r0, #0
 800a934:	d0d9      	beq.n	800a8ea <__swbuf_r+0x2e>
 800a936:	e7d6      	b.n	800a8e6 <__swbuf_r+0x2a>

0800a938 <__swsetup_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4b29      	ldr	r3, [pc, #164]	@ (800a9e0 <__swsetup_r+0xa8>)
 800a93c:	4605      	mov	r5, r0
 800a93e:	6818      	ldr	r0, [r3, #0]
 800a940:	460c      	mov	r4, r1
 800a942:	b118      	cbz	r0, 800a94c <__swsetup_r+0x14>
 800a944:	6a03      	ldr	r3, [r0, #32]
 800a946:	b90b      	cbnz	r3, 800a94c <__swsetup_r+0x14>
 800a948:	f7fc fc7e 	bl	8007248 <__sinit>
 800a94c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a950:	0719      	lsls	r1, r3, #28
 800a952:	d422      	bmi.n	800a99a <__swsetup_r+0x62>
 800a954:	06da      	lsls	r2, r3, #27
 800a956:	d407      	bmi.n	800a968 <__swsetup_r+0x30>
 800a958:	2209      	movs	r2, #9
 800a95a:	602a      	str	r2, [r5, #0]
 800a95c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a960:	f04f 30ff 	mov.w	r0, #4294967295
 800a964:	81a3      	strh	r3, [r4, #12]
 800a966:	e033      	b.n	800a9d0 <__swsetup_r+0x98>
 800a968:	0758      	lsls	r0, r3, #29
 800a96a:	d512      	bpl.n	800a992 <__swsetup_r+0x5a>
 800a96c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a96e:	b141      	cbz	r1, 800a982 <__swsetup_r+0x4a>
 800a970:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a974:	4299      	cmp	r1, r3
 800a976:	d002      	beq.n	800a97e <__swsetup_r+0x46>
 800a978:	4628      	mov	r0, r5
 800a97a:	f7fd fc15 	bl	80081a8 <_free_r>
 800a97e:	2300      	movs	r3, #0
 800a980:	6363      	str	r3, [r4, #52]	@ 0x34
 800a982:	89a3      	ldrh	r3, [r4, #12]
 800a984:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a988:	81a3      	strh	r3, [r4, #12]
 800a98a:	2300      	movs	r3, #0
 800a98c:	6063      	str	r3, [r4, #4]
 800a98e:	6923      	ldr	r3, [r4, #16]
 800a990:	6023      	str	r3, [r4, #0]
 800a992:	89a3      	ldrh	r3, [r4, #12]
 800a994:	f043 0308 	orr.w	r3, r3, #8
 800a998:	81a3      	strh	r3, [r4, #12]
 800a99a:	6923      	ldr	r3, [r4, #16]
 800a99c:	b94b      	cbnz	r3, 800a9b2 <__swsetup_r+0x7a>
 800a99e:	89a3      	ldrh	r3, [r4, #12]
 800a9a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a9a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9a8:	d003      	beq.n	800a9b2 <__swsetup_r+0x7a>
 800a9aa:	4621      	mov	r1, r4
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	f000 f882 	bl	800aab6 <__smakebuf_r>
 800a9b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9b6:	f013 0201 	ands.w	r2, r3, #1
 800a9ba:	d00a      	beq.n	800a9d2 <__swsetup_r+0x9a>
 800a9bc:	2200      	movs	r2, #0
 800a9be:	60a2      	str	r2, [r4, #8]
 800a9c0:	6962      	ldr	r2, [r4, #20]
 800a9c2:	4252      	negs	r2, r2
 800a9c4:	61a2      	str	r2, [r4, #24]
 800a9c6:	6922      	ldr	r2, [r4, #16]
 800a9c8:	b942      	cbnz	r2, 800a9dc <__swsetup_r+0xa4>
 800a9ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a9ce:	d1c5      	bne.n	800a95c <__swsetup_r+0x24>
 800a9d0:	bd38      	pop	{r3, r4, r5, pc}
 800a9d2:	0799      	lsls	r1, r3, #30
 800a9d4:	bf58      	it	pl
 800a9d6:	6962      	ldrpl	r2, [r4, #20]
 800a9d8:	60a2      	str	r2, [r4, #8]
 800a9da:	e7f4      	b.n	800a9c6 <__swsetup_r+0x8e>
 800a9dc:	2000      	movs	r0, #0
 800a9de:	e7f7      	b.n	800a9d0 <__swsetup_r+0x98>
 800a9e0:	20000018 	.word	0x20000018

0800a9e4 <_raise_r>:
 800a9e4:	291f      	cmp	r1, #31
 800a9e6:	b538      	push	{r3, r4, r5, lr}
 800a9e8:	4605      	mov	r5, r0
 800a9ea:	460c      	mov	r4, r1
 800a9ec:	d904      	bls.n	800a9f8 <_raise_r+0x14>
 800a9ee:	2316      	movs	r3, #22
 800a9f0:	6003      	str	r3, [r0, #0]
 800a9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}
 800a9f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a9fa:	b112      	cbz	r2, 800aa02 <_raise_r+0x1e>
 800a9fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa00:	b94b      	cbnz	r3, 800aa16 <_raise_r+0x32>
 800aa02:	4628      	mov	r0, r5
 800aa04:	f000 f830 	bl	800aa68 <_getpid_r>
 800aa08:	4622      	mov	r2, r4
 800aa0a:	4601      	mov	r1, r0
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa12:	f000 b817 	b.w	800aa44 <_kill_r>
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d00a      	beq.n	800aa30 <_raise_r+0x4c>
 800aa1a:	1c59      	adds	r1, r3, #1
 800aa1c:	d103      	bne.n	800aa26 <_raise_r+0x42>
 800aa1e:	2316      	movs	r3, #22
 800aa20:	6003      	str	r3, [r0, #0]
 800aa22:	2001      	movs	r0, #1
 800aa24:	e7e7      	b.n	800a9f6 <_raise_r+0x12>
 800aa26:	2100      	movs	r1, #0
 800aa28:	4620      	mov	r0, r4
 800aa2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aa2e:	4798      	blx	r3
 800aa30:	2000      	movs	r0, #0
 800aa32:	e7e0      	b.n	800a9f6 <_raise_r+0x12>

0800aa34 <raise>:
 800aa34:	4b02      	ldr	r3, [pc, #8]	@ (800aa40 <raise+0xc>)
 800aa36:	4601      	mov	r1, r0
 800aa38:	6818      	ldr	r0, [r3, #0]
 800aa3a:	f7ff bfd3 	b.w	800a9e4 <_raise_r>
 800aa3e:	bf00      	nop
 800aa40:	20000018 	.word	0x20000018

0800aa44 <_kill_r>:
 800aa44:	b538      	push	{r3, r4, r5, lr}
 800aa46:	2300      	movs	r3, #0
 800aa48:	4d06      	ldr	r5, [pc, #24]	@ (800aa64 <_kill_r+0x20>)
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	4608      	mov	r0, r1
 800aa4e:	4611      	mov	r1, r2
 800aa50:	602b      	str	r3, [r5, #0]
 800aa52:	f7f7 f9f6 	bl	8001e42 <_kill>
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	d102      	bne.n	800aa60 <_kill_r+0x1c>
 800aa5a:	682b      	ldr	r3, [r5, #0]
 800aa5c:	b103      	cbz	r3, 800aa60 <_kill_r+0x1c>
 800aa5e:	6023      	str	r3, [r4, #0]
 800aa60:	bd38      	pop	{r3, r4, r5, pc}
 800aa62:	bf00      	nop
 800aa64:	20000528 	.word	0x20000528

0800aa68 <_getpid_r>:
 800aa68:	f7f7 b9e4 	b.w	8001e34 <_getpid>

0800aa6c <__swhatbuf_r>:
 800aa6c:	b570      	push	{r4, r5, r6, lr}
 800aa6e:	460c      	mov	r4, r1
 800aa70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa74:	4615      	mov	r5, r2
 800aa76:	2900      	cmp	r1, #0
 800aa78:	461e      	mov	r6, r3
 800aa7a:	b096      	sub	sp, #88	@ 0x58
 800aa7c:	da0c      	bge.n	800aa98 <__swhatbuf_r+0x2c>
 800aa7e:	89a3      	ldrh	r3, [r4, #12]
 800aa80:	2100      	movs	r1, #0
 800aa82:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aa86:	bf14      	ite	ne
 800aa88:	2340      	movne	r3, #64	@ 0x40
 800aa8a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aa8e:	2000      	movs	r0, #0
 800aa90:	6031      	str	r1, [r6, #0]
 800aa92:	602b      	str	r3, [r5, #0]
 800aa94:	b016      	add	sp, #88	@ 0x58
 800aa96:	bd70      	pop	{r4, r5, r6, pc}
 800aa98:	466a      	mov	r2, sp
 800aa9a:	f000 f849 	bl	800ab30 <_fstat_r>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	dbed      	blt.n	800aa7e <__swhatbuf_r+0x12>
 800aaa2:	9901      	ldr	r1, [sp, #4]
 800aaa4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aaa8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aaac:	4259      	negs	r1, r3
 800aaae:	4159      	adcs	r1, r3
 800aab0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aab4:	e7eb      	b.n	800aa8e <__swhatbuf_r+0x22>

0800aab6 <__smakebuf_r>:
 800aab6:	898b      	ldrh	r3, [r1, #12]
 800aab8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaba:	079d      	lsls	r5, r3, #30
 800aabc:	4606      	mov	r6, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	d507      	bpl.n	800aad2 <__smakebuf_r+0x1c>
 800aac2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aac6:	6023      	str	r3, [r4, #0]
 800aac8:	6123      	str	r3, [r4, #16]
 800aaca:	2301      	movs	r3, #1
 800aacc:	6163      	str	r3, [r4, #20]
 800aace:	b003      	add	sp, #12
 800aad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aad2:	466a      	mov	r2, sp
 800aad4:	ab01      	add	r3, sp, #4
 800aad6:	f7ff ffc9 	bl	800aa6c <__swhatbuf_r>
 800aada:	9f00      	ldr	r7, [sp, #0]
 800aadc:	4605      	mov	r5, r0
 800aade:	4639      	mov	r1, r7
 800aae0:	4630      	mov	r0, r6
 800aae2:	f7fd fbd3 	bl	800828c <_malloc_r>
 800aae6:	b948      	cbnz	r0, 800aafc <__smakebuf_r+0x46>
 800aae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaec:	059a      	lsls	r2, r3, #22
 800aaee:	d4ee      	bmi.n	800aace <__smakebuf_r+0x18>
 800aaf0:	f023 0303 	bic.w	r3, r3, #3
 800aaf4:	f043 0302 	orr.w	r3, r3, #2
 800aaf8:	81a3      	strh	r3, [r4, #12]
 800aafa:	e7e2      	b.n	800aac2 <__smakebuf_r+0xc>
 800aafc:	89a3      	ldrh	r3, [r4, #12]
 800aafe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab06:	81a3      	strh	r3, [r4, #12]
 800ab08:	9b01      	ldr	r3, [sp, #4]
 800ab0a:	6020      	str	r0, [r4, #0]
 800ab0c:	b15b      	cbz	r3, 800ab26 <__smakebuf_r+0x70>
 800ab0e:	4630      	mov	r0, r6
 800ab10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab14:	f000 f81e 	bl	800ab54 <_isatty_r>
 800ab18:	b128      	cbz	r0, 800ab26 <__smakebuf_r+0x70>
 800ab1a:	89a3      	ldrh	r3, [r4, #12]
 800ab1c:	f023 0303 	bic.w	r3, r3, #3
 800ab20:	f043 0301 	orr.w	r3, r3, #1
 800ab24:	81a3      	strh	r3, [r4, #12]
 800ab26:	89a3      	ldrh	r3, [r4, #12]
 800ab28:	431d      	orrs	r5, r3
 800ab2a:	81a5      	strh	r5, [r4, #12]
 800ab2c:	e7cf      	b.n	800aace <__smakebuf_r+0x18>
	...

0800ab30 <_fstat_r>:
 800ab30:	b538      	push	{r3, r4, r5, lr}
 800ab32:	2300      	movs	r3, #0
 800ab34:	4d06      	ldr	r5, [pc, #24]	@ (800ab50 <_fstat_r+0x20>)
 800ab36:	4604      	mov	r4, r0
 800ab38:	4608      	mov	r0, r1
 800ab3a:	4611      	mov	r1, r2
 800ab3c:	602b      	str	r3, [r5, #0]
 800ab3e:	f7f7 f9df 	bl	8001f00 <_fstat>
 800ab42:	1c43      	adds	r3, r0, #1
 800ab44:	d102      	bne.n	800ab4c <_fstat_r+0x1c>
 800ab46:	682b      	ldr	r3, [r5, #0]
 800ab48:	b103      	cbz	r3, 800ab4c <_fstat_r+0x1c>
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	bd38      	pop	{r3, r4, r5, pc}
 800ab4e:	bf00      	nop
 800ab50:	20000528 	.word	0x20000528

0800ab54 <_isatty_r>:
 800ab54:	b538      	push	{r3, r4, r5, lr}
 800ab56:	2300      	movs	r3, #0
 800ab58:	4d05      	ldr	r5, [pc, #20]	@ (800ab70 <_isatty_r+0x1c>)
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	4608      	mov	r0, r1
 800ab5e:	602b      	str	r3, [r5, #0]
 800ab60:	f7f7 f9dd 	bl	8001f1e <_isatty>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	d102      	bne.n	800ab6e <_isatty_r+0x1a>
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	b103      	cbz	r3, 800ab6e <_isatty_r+0x1a>
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	bd38      	pop	{r3, r4, r5, pc}
 800ab70:	20000528 	.word	0x20000528

0800ab74 <pow>:
 800ab74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab78:	4614      	mov	r4, r2
 800ab7a:	461d      	mov	r5, r3
 800ab7c:	4680      	mov	r8, r0
 800ab7e:	4689      	mov	r9, r1
 800ab80:	f000 f866 	bl	800ac50 <__ieee754_pow>
 800ab84:	4622      	mov	r2, r4
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	462b      	mov	r3, r5
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	4629      	mov	r1, r5
 800ab90:	f7f5 ff3c 	bl	8000a0c <__aeabi_dcmpun>
 800ab94:	bbc8      	cbnz	r0, 800ac0a <pow+0x96>
 800ab96:	2200      	movs	r2, #0
 800ab98:	2300      	movs	r3, #0
 800ab9a:	4640      	mov	r0, r8
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	f7f5 ff03 	bl	80009a8 <__aeabi_dcmpeq>
 800aba2:	b1b8      	cbz	r0, 800abd4 <pow+0x60>
 800aba4:	2200      	movs	r2, #0
 800aba6:	2300      	movs	r3, #0
 800aba8:	4620      	mov	r0, r4
 800abaa:	4629      	mov	r1, r5
 800abac:	f7f5 fefc 	bl	80009a8 <__aeabi_dcmpeq>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d141      	bne.n	800ac38 <pow+0xc4>
 800abb4:	4620      	mov	r0, r4
 800abb6:	4629      	mov	r1, r5
 800abb8:	f000 f844 	bl	800ac44 <finite>
 800abbc:	b328      	cbz	r0, 800ac0a <pow+0x96>
 800abbe:	2200      	movs	r2, #0
 800abc0:	2300      	movs	r3, #0
 800abc2:	4620      	mov	r0, r4
 800abc4:	4629      	mov	r1, r5
 800abc6:	f7f5 fef9 	bl	80009bc <__aeabi_dcmplt>
 800abca:	b1f0      	cbz	r0, 800ac0a <pow+0x96>
 800abcc:	f7fc fc5c 	bl	8007488 <__errno>
 800abd0:	2322      	movs	r3, #34	@ 0x22
 800abd2:	e019      	b.n	800ac08 <pow+0x94>
 800abd4:	4630      	mov	r0, r6
 800abd6:	4639      	mov	r1, r7
 800abd8:	f000 f834 	bl	800ac44 <finite>
 800abdc:	b9c8      	cbnz	r0, 800ac12 <pow+0x9e>
 800abde:	4640      	mov	r0, r8
 800abe0:	4649      	mov	r1, r9
 800abe2:	f000 f82f 	bl	800ac44 <finite>
 800abe6:	b1a0      	cbz	r0, 800ac12 <pow+0x9e>
 800abe8:	4620      	mov	r0, r4
 800abea:	4629      	mov	r1, r5
 800abec:	f000 f82a 	bl	800ac44 <finite>
 800abf0:	b178      	cbz	r0, 800ac12 <pow+0x9e>
 800abf2:	4632      	mov	r2, r6
 800abf4:	463b      	mov	r3, r7
 800abf6:	4630      	mov	r0, r6
 800abf8:	4639      	mov	r1, r7
 800abfa:	f7f5 ff07 	bl	8000a0c <__aeabi_dcmpun>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d0e4      	beq.n	800abcc <pow+0x58>
 800ac02:	f7fc fc41 	bl	8007488 <__errno>
 800ac06:	2321      	movs	r3, #33	@ 0x21
 800ac08:	6003      	str	r3, [r0, #0]
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	4639      	mov	r1, r7
 800ac0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac12:	2200      	movs	r2, #0
 800ac14:	2300      	movs	r3, #0
 800ac16:	4630      	mov	r0, r6
 800ac18:	4639      	mov	r1, r7
 800ac1a:	f7f5 fec5 	bl	80009a8 <__aeabi_dcmpeq>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	d0f3      	beq.n	800ac0a <pow+0x96>
 800ac22:	4640      	mov	r0, r8
 800ac24:	4649      	mov	r1, r9
 800ac26:	f000 f80d 	bl	800ac44 <finite>
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	d0ed      	beq.n	800ac0a <pow+0x96>
 800ac2e:	4620      	mov	r0, r4
 800ac30:	4629      	mov	r1, r5
 800ac32:	f000 f807 	bl	800ac44 <finite>
 800ac36:	e7c8      	b.n	800abca <pow+0x56>
 800ac38:	2600      	movs	r6, #0
 800ac3a:	4f01      	ldr	r7, [pc, #4]	@ (800ac40 <pow+0xcc>)
 800ac3c:	e7e5      	b.n	800ac0a <pow+0x96>
 800ac3e:	bf00      	nop
 800ac40:	3ff00000 	.word	0x3ff00000

0800ac44 <finite>:
 800ac44:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800ac48:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ac4c:	0fc0      	lsrs	r0, r0, #31
 800ac4e:	4770      	bx	lr

0800ac50 <__ieee754_pow>:
 800ac50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac54:	b091      	sub	sp, #68	@ 0x44
 800ac56:	e9cd 2300 	strd	r2, r3, [sp]
 800ac5a:	468b      	mov	fp, r1
 800ac5c:	e9dd 1800 	ldrd	r1, r8, [sp]
 800ac60:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800ac64:	4682      	mov	sl, r0
 800ac66:	ea57 0001 	orrs.w	r0, r7, r1
 800ac6a:	d112      	bne.n	800ac92 <__ieee754_pow+0x42>
 800ac6c:	4653      	mov	r3, sl
 800ac6e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800ac72:	18db      	adds	r3, r3, r3
 800ac74:	4152      	adcs	r2, r2
 800ac76:	4298      	cmp	r0, r3
 800ac78:	4b91      	ldr	r3, [pc, #580]	@ (800aec0 <__ieee754_pow+0x270>)
 800ac7a:	4193      	sbcs	r3, r2
 800ac7c:	f080 84ce 	bcs.w	800b61c <__ieee754_pow+0x9cc>
 800ac80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac84:	4650      	mov	r0, sl
 800ac86:	4659      	mov	r1, fp
 800ac88:	f7f5 fa70 	bl	800016c <__adddf3>
 800ac8c:	b011      	add	sp, #68	@ 0x44
 800ac8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac92:	4b8c      	ldr	r3, [pc, #560]	@ (800aec4 <__ieee754_pow+0x274>)
 800ac94:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 800ac98:	429e      	cmp	r6, r3
 800ac9a:	465d      	mov	r5, fp
 800ac9c:	46d1      	mov	r9, sl
 800ac9e:	d807      	bhi.n	800acb0 <__ieee754_pow+0x60>
 800aca0:	d102      	bne.n	800aca8 <__ieee754_pow+0x58>
 800aca2:	f1ba 0f00 	cmp.w	sl, #0
 800aca6:	d1eb      	bne.n	800ac80 <__ieee754_pow+0x30>
 800aca8:	429f      	cmp	r7, r3
 800acaa:	d801      	bhi.n	800acb0 <__ieee754_pow+0x60>
 800acac:	d10f      	bne.n	800acce <__ieee754_pow+0x7e>
 800acae:	b171      	cbz	r1, 800acce <__ieee754_pow+0x7e>
 800acb0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800acb4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800acb8:	ea55 0509 	orrs.w	r5, r5, r9
 800acbc:	d1e0      	bne.n	800ac80 <__ieee754_pow+0x30>
 800acbe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800acc2:	18db      	adds	r3, r3, r3
 800acc4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800acc8:	4152      	adcs	r2, r2
 800acca:	429d      	cmp	r5, r3
 800accc:	e7d4      	b.n	800ac78 <__ieee754_pow+0x28>
 800acce:	2d00      	cmp	r5, #0
 800acd0:	4633      	mov	r3, r6
 800acd2:	da39      	bge.n	800ad48 <__ieee754_pow+0xf8>
 800acd4:	4a7c      	ldr	r2, [pc, #496]	@ (800aec8 <__ieee754_pow+0x278>)
 800acd6:	4297      	cmp	r7, r2
 800acd8:	d84e      	bhi.n	800ad78 <__ieee754_pow+0x128>
 800acda:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800acde:	4297      	cmp	r7, r2
 800ace0:	f240 84ab 	bls.w	800b63a <__ieee754_pow+0x9ea>
 800ace4:	153a      	asrs	r2, r7, #20
 800ace6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800acea:	2a14      	cmp	r2, #20
 800acec:	dd0f      	ble.n	800ad0e <__ieee754_pow+0xbe>
 800acee:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800acf2:	fa21 f402 	lsr.w	r4, r1, r2
 800acf6:	fa04 f202 	lsl.w	r2, r4, r2
 800acfa:	428a      	cmp	r2, r1
 800acfc:	f040 849d 	bne.w	800b63a <__ieee754_pow+0x9ea>
 800ad00:	f004 0401 	and.w	r4, r4, #1
 800ad04:	f1c4 0402 	rsb	r4, r4, #2
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	d15a      	bne.n	800adc2 <__ieee754_pow+0x172>
 800ad0c:	e00e      	b.n	800ad2c <__ieee754_pow+0xdc>
 800ad0e:	2900      	cmp	r1, #0
 800ad10:	d156      	bne.n	800adc0 <__ieee754_pow+0x170>
 800ad12:	f1c2 0214 	rsb	r2, r2, #20
 800ad16:	fa47 f402 	asr.w	r4, r7, r2
 800ad1a:	fa04 f202 	lsl.w	r2, r4, r2
 800ad1e:	42ba      	cmp	r2, r7
 800ad20:	f040 8488 	bne.w	800b634 <__ieee754_pow+0x9e4>
 800ad24:	f004 0401 	and.w	r4, r4, #1
 800ad28:	f1c4 0402 	rsb	r4, r4, #2
 800ad2c:	4a67      	ldr	r2, [pc, #412]	@ (800aecc <__ieee754_pow+0x27c>)
 800ad2e:	4297      	cmp	r7, r2
 800ad30:	d130      	bne.n	800ad94 <__ieee754_pow+0x144>
 800ad32:	f1b8 0f00 	cmp.w	r8, #0
 800ad36:	f280 8479 	bge.w	800b62c <__ieee754_pow+0x9dc>
 800ad3a:	4652      	mov	r2, sl
 800ad3c:	465b      	mov	r3, fp
 800ad3e:	2000      	movs	r0, #0
 800ad40:	4962      	ldr	r1, [pc, #392]	@ (800aecc <__ieee754_pow+0x27c>)
 800ad42:	f7f5 fcf3 	bl	800072c <__aeabi_ddiv>
 800ad46:	e7a1      	b.n	800ac8c <__ieee754_pow+0x3c>
 800ad48:	2400      	movs	r4, #0
 800ad4a:	2900      	cmp	r1, #0
 800ad4c:	d139      	bne.n	800adc2 <__ieee754_pow+0x172>
 800ad4e:	4a5d      	ldr	r2, [pc, #372]	@ (800aec4 <__ieee754_pow+0x274>)
 800ad50:	4297      	cmp	r7, r2
 800ad52:	d1eb      	bne.n	800ad2c <__ieee754_pow+0xdc>
 800ad54:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 800ad58:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800ad5c:	ea53 0309 	orrs.w	r3, r3, r9
 800ad60:	f000 845c 	beq.w	800b61c <__ieee754_pow+0x9cc>
 800ad64:	4b5a      	ldr	r3, [pc, #360]	@ (800aed0 <__ieee754_pow+0x280>)
 800ad66:	429e      	cmp	r6, r3
 800ad68:	d908      	bls.n	800ad7c <__ieee754_pow+0x12c>
 800ad6a:	f1b8 0f00 	cmp.w	r8, #0
 800ad6e:	f2c0 8459 	blt.w	800b624 <__ieee754_pow+0x9d4>
 800ad72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad76:	e789      	b.n	800ac8c <__ieee754_pow+0x3c>
 800ad78:	2402      	movs	r4, #2
 800ad7a:	e7e6      	b.n	800ad4a <__ieee754_pow+0xfa>
 800ad7c:	f1b8 0f00 	cmp.w	r8, #0
 800ad80:	f04f 0000 	mov.w	r0, #0
 800ad84:	f04f 0100 	mov.w	r1, #0
 800ad88:	da80      	bge.n	800ac8c <__ieee754_pow+0x3c>
 800ad8a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ad8e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ad92:	e77b      	b.n	800ac8c <__ieee754_pow+0x3c>
 800ad94:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800ad98:	d106      	bne.n	800ada8 <__ieee754_pow+0x158>
 800ad9a:	4652      	mov	r2, sl
 800ad9c:	465b      	mov	r3, fp
 800ad9e:	4650      	mov	r0, sl
 800ada0:	4659      	mov	r1, fp
 800ada2:	f7f5 fb99 	bl	80004d8 <__aeabi_dmul>
 800ada6:	e771      	b.n	800ac8c <__ieee754_pow+0x3c>
 800ada8:	4a4a      	ldr	r2, [pc, #296]	@ (800aed4 <__ieee754_pow+0x284>)
 800adaa:	4590      	cmp	r8, r2
 800adac:	d109      	bne.n	800adc2 <__ieee754_pow+0x172>
 800adae:	2d00      	cmp	r5, #0
 800adb0:	db07      	blt.n	800adc2 <__ieee754_pow+0x172>
 800adb2:	4650      	mov	r0, sl
 800adb4:	4659      	mov	r1, fp
 800adb6:	b011      	add	sp, #68	@ 0x44
 800adb8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adbc:	f000 bd12 	b.w	800b7e4 <__ieee754_sqrt>
 800adc0:	2400      	movs	r4, #0
 800adc2:	4650      	mov	r0, sl
 800adc4:	4659      	mov	r1, fp
 800adc6:	9302      	str	r3, [sp, #8]
 800adc8:	f000 fc6a 	bl	800b6a0 <fabs>
 800adcc:	9b02      	ldr	r3, [sp, #8]
 800adce:	f1b9 0f00 	cmp.w	r9, #0
 800add2:	d127      	bne.n	800ae24 <__ieee754_pow+0x1d4>
 800add4:	4a3d      	ldr	r2, [pc, #244]	@ (800aecc <__ieee754_pow+0x27c>)
 800add6:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800adda:	4594      	cmp	ip, r2
 800addc:	d000      	beq.n	800ade0 <__ieee754_pow+0x190>
 800adde:	bb0e      	cbnz	r6, 800ae24 <__ieee754_pow+0x1d4>
 800ade0:	f1b8 0f00 	cmp.w	r8, #0
 800ade4:	da05      	bge.n	800adf2 <__ieee754_pow+0x1a2>
 800ade6:	4602      	mov	r2, r0
 800ade8:	460b      	mov	r3, r1
 800adea:	2000      	movs	r0, #0
 800adec:	4937      	ldr	r1, [pc, #220]	@ (800aecc <__ieee754_pow+0x27c>)
 800adee:	f7f5 fc9d 	bl	800072c <__aeabi_ddiv>
 800adf2:	2d00      	cmp	r5, #0
 800adf4:	f6bf af4a 	bge.w	800ac8c <__ieee754_pow+0x3c>
 800adf8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800adfc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800ae00:	4326      	orrs	r6, r4
 800ae02:	d108      	bne.n	800ae16 <__ieee754_pow+0x1c6>
 800ae04:	4602      	mov	r2, r0
 800ae06:	460b      	mov	r3, r1
 800ae08:	4610      	mov	r0, r2
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	f7f5 f9ac 	bl	8000168 <__aeabi_dsub>
 800ae10:	4602      	mov	r2, r0
 800ae12:	460b      	mov	r3, r1
 800ae14:	e795      	b.n	800ad42 <__ieee754_pow+0xf2>
 800ae16:	2c01      	cmp	r4, #1
 800ae18:	f47f af38 	bne.w	800ac8c <__ieee754_pow+0x3c>
 800ae1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae20:	4619      	mov	r1, r3
 800ae22:	e733      	b.n	800ac8c <__ieee754_pow+0x3c>
 800ae24:	0fea      	lsrs	r2, r5, #31
 800ae26:	3a01      	subs	r2, #1
 800ae28:	ea52 0c04 	orrs.w	ip, r2, r4
 800ae2c:	d102      	bne.n	800ae34 <__ieee754_pow+0x1e4>
 800ae2e:	4652      	mov	r2, sl
 800ae30:	465b      	mov	r3, fp
 800ae32:	e7e9      	b.n	800ae08 <__ieee754_pow+0x1b8>
 800ae34:	f04f 0900 	mov.w	r9, #0
 800ae38:	3c01      	subs	r4, #1
 800ae3a:	4314      	orrs	r4, r2
 800ae3c:	bf14      	ite	ne
 800ae3e:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800aecc <__ieee754_pow+0x27c>
 800ae42:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800aed8 <__ieee754_pow+0x288>
 800ae46:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800ae4a:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800ae4e:	f240 8107 	bls.w	800b060 <__ieee754_pow+0x410>
 800ae52:	4b22      	ldr	r3, [pc, #136]	@ (800aedc <__ieee754_pow+0x28c>)
 800ae54:	429f      	cmp	r7, r3
 800ae56:	4b1e      	ldr	r3, [pc, #120]	@ (800aed0 <__ieee754_pow+0x280>)
 800ae58:	d913      	bls.n	800ae82 <__ieee754_pow+0x232>
 800ae5a:	429e      	cmp	r6, r3
 800ae5c:	d808      	bhi.n	800ae70 <__ieee754_pow+0x220>
 800ae5e:	f1b8 0f00 	cmp.w	r8, #0
 800ae62:	da08      	bge.n	800ae76 <__ieee754_pow+0x226>
 800ae64:	2000      	movs	r0, #0
 800ae66:	b011      	add	sp, #68	@ 0x44
 800ae68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	f000 bcb4 	b.w	800b7d8 <__math_oflow>
 800ae70:	f1b8 0f00 	cmp.w	r8, #0
 800ae74:	dcf6      	bgt.n	800ae64 <__ieee754_pow+0x214>
 800ae76:	2000      	movs	r0, #0
 800ae78:	b011      	add	sp, #68	@ 0x44
 800ae7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae7e:	f000 bca6 	b.w	800b7ce <__math_uflow>
 800ae82:	429e      	cmp	r6, r3
 800ae84:	d20c      	bcs.n	800aea0 <__ieee754_pow+0x250>
 800ae86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	f7f5 fd95 	bl	80009bc <__aeabi_dcmplt>
 800ae92:	3800      	subs	r0, #0
 800ae94:	bf18      	it	ne
 800ae96:	2001      	movne	r0, #1
 800ae98:	f1b8 0f00 	cmp.w	r8, #0
 800ae9c:	daec      	bge.n	800ae78 <__ieee754_pow+0x228>
 800ae9e:	e7e2      	b.n	800ae66 <__ieee754_pow+0x216>
 800aea0:	4b0a      	ldr	r3, [pc, #40]	@ (800aecc <__ieee754_pow+0x27c>)
 800aea2:	2200      	movs	r2, #0
 800aea4:	429e      	cmp	r6, r3
 800aea6:	d91b      	bls.n	800aee0 <__ieee754_pow+0x290>
 800aea8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeac:	2300      	movs	r3, #0
 800aeae:	f7f5 fd85 	bl	80009bc <__aeabi_dcmplt>
 800aeb2:	3800      	subs	r0, #0
 800aeb4:	bf18      	it	ne
 800aeb6:	2001      	movne	r0, #1
 800aeb8:	f1b8 0f00 	cmp.w	r8, #0
 800aebc:	dcd3      	bgt.n	800ae66 <__ieee754_pow+0x216>
 800aebe:	e7db      	b.n	800ae78 <__ieee754_pow+0x228>
 800aec0:	fff00000 	.word	0xfff00000
 800aec4:	7ff00000 	.word	0x7ff00000
 800aec8:	433fffff 	.word	0x433fffff
 800aecc:	3ff00000 	.word	0x3ff00000
 800aed0:	3fefffff 	.word	0x3fefffff
 800aed4:	3fe00000 	.word	0x3fe00000
 800aed8:	bff00000 	.word	0xbff00000
 800aedc:	43f00000 	.word	0x43f00000
 800aee0:	4b5b      	ldr	r3, [pc, #364]	@ (800b050 <__ieee754_pow+0x400>)
 800aee2:	f7f5 f941 	bl	8000168 <__aeabi_dsub>
 800aee6:	a352      	add	r3, pc, #328	@ (adr r3, 800b030 <__ieee754_pow+0x3e0>)
 800aee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeec:	4604      	mov	r4, r0
 800aeee:	460d      	mov	r5, r1
 800aef0:	f7f5 faf2 	bl	80004d8 <__aeabi_dmul>
 800aef4:	a350      	add	r3, pc, #320	@ (adr r3, 800b038 <__ieee754_pow+0x3e8>)
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	4606      	mov	r6, r0
 800aefc:	460f      	mov	r7, r1
 800aefe:	4620      	mov	r0, r4
 800af00:	4629      	mov	r1, r5
 800af02:	f7f5 fae9 	bl	80004d8 <__aeabi_dmul>
 800af06:	2200      	movs	r2, #0
 800af08:	4682      	mov	sl, r0
 800af0a:	468b      	mov	fp, r1
 800af0c:	4620      	mov	r0, r4
 800af0e:	4629      	mov	r1, r5
 800af10:	4b50      	ldr	r3, [pc, #320]	@ (800b054 <__ieee754_pow+0x404>)
 800af12:	f7f5 fae1 	bl	80004d8 <__aeabi_dmul>
 800af16:	4602      	mov	r2, r0
 800af18:	460b      	mov	r3, r1
 800af1a:	a149      	add	r1, pc, #292	@ (adr r1, 800b040 <__ieee754_pow+0x3f0>)
 800af1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af20:	f7f5 f922 	bl	8000168 <__aeabi_dsub>
 800af24:	4622      	mov	r2, r4
 800af26:	462b      	mov	r3, r5
 800af28:	f7f5 fad6 	bl	80004d8 <__aeabi_dmul>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	2000      	movs	r0, #0
 800af32:	4949      	ldr	r1, [pc, #292]	@ (800b058 <__ieee754_pow+0x408>)
 800af34:	f7f5 f918 	bl	8000168 <__aeabi_dsub>
 800af38:	4622      	mov	r2, r4
 800af3a:	4680      	mov	r8, r0
 800af3c:	4689      	mov	r9, r1
 800af3e:	462b      	mov	r3, r5
 800af40:	4620      	mov	r0, r4
 800af42:	4629      	mov	r1, r5
 800af44:	f7f5 fac8 	bl	80004d8 <__aeabi_dmul>
 800af48:	4602      	mov	r2, r0
 800af4a:	460b      	mov	r3, r1
 800af4c:	4640      	mov	r0, r8
 800af4e:	4649      	mov	r1, r9
 800af50:	f7f5 fac2 	bl	80004d8 <__aeabi_dmul>
 800af54:	a33c      	add	r3, pc, #240	@ (adr r3, 800b048 <__ieee754_pow+0x3f8>)
 800af56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5a:	f7f5 fabd 	bl	80004d8 <__aeabi_dmul>
 800af5e:	4602      	mov	r2, r0
 800af60:	460b      	mov	r3, r1
 800af62:	4650      	mov	r0, sl
 800af64:	4659      	mov	r1, fp
 800af66:	f7f5 f8ff 	bl	8000168 <__aeabi_dsub>
 800af6a:	2400      	movs	r4, #0
 800af6c:	4602      	mov	r2, r0
 800af6e:	460b      	mov	r3, r1
 800af70:	4680      	mov	r8, r0
 800af72:	4689      	mov	r9, r1
 800af74:	4630      	mov	r0, r6
 800af76:	4639      	mov	r1, r7
 800af78:	f7f5 f8f8 	bl	800016c <__adddf3>
 800af7c:	4632      	mov	r2, r6
 800af7e:	463b      	mov	r3, r7
 800af80:	4620      	mov	r0, r4
 800af82:	460d      	mov	r5, r1
 800af84:	f7f5 f8f0 	bl	8000168 <__aeabi_dsub>
 800af88:	4602      	mov	r2, r0
 800af8a:	460b      	mov	r3, r1
 800af8c:	4640      	mov	r0, r8
 800af8e:	4649      	mov	r1, r9
 800af90:	f7f5 f8ea 	bl	8000168 <__aeabi_dsub>
 800af94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af9c:	2300      	movs	r3, #0
 800af9e:	9304      	str	r3, [sp, #16]
 800afa0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800afa4:	4606      	mov	r6, r0
 800afa6:	460f      	mov	r7, r1
 800afa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afac:	4652      	mov	r2, sl
 800afae:	465b      	mov	r3, fp
 800afb0:	f7f5 f8da 	bl	8000168 <__aeabi_dsub>
 800afb4:	4622      	mov	r2, r4
 800afb6:	462b      	mov	r3, r5
 800afb8:	f7f5 fa8e 	bl	80004d8 <__aeabi_dmul>
 800afbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afc0:	4680      	mov	r8, r0
 800afc2:	4689      	mov	r9, r1
 800afc4:	4630      	mov	r0, r6
 800afc6:	4639      	mov	r1, r7
 800afc8:	f7f5 fa86 	bl	80004d8 <__aeabi_dmul>
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	4640      	mov	r0, r8
 800afd2:	4649      	mov	r1, r9
 800afd4:	f7f5 f8ca 	bl	800016c <__adddf3>
 800afd8:	4652      	mov	r2, sl
 800afda:	465b      	mov	r3, fp
 800afdc:	4606      	mov	r6, r0
 800afde:	460f      	mov	r7, r1
 800afe0:	4620      	mov	r0, r4
 800afe2:	4629      	mov	r1, r5
 800afe4:	f7f5 fa78 	bl	80004d8 <__aeabi_dmul>
 800afe8:	460b      	mov	r3, r1
 800afea:	4602      	mov	r2, r0
 800afec:	4680      	mov	r8, r0
 800afee:	4689      	mov	r9, r1
 800aff0:	4630      	mov	r0, r6
 800aff2:	4639      	mov	r1, r7
 800aff4:	f7f5 f8ba 	bl	800016c <__adddf3>
 800aff8:	4b18      	ldr	r3, [pc, #96]	@ (800b05c <__ieee754_pow+0x40c>)
 800affa:	4604      	mov	r4, r0
 800affc:	4299      	cmp	r1, r3
 800affe:	460d      	mov	r5, r1
 800b000:	468a      	mov	sl, r1
 800b002:	468b      	mov	fp, r1
 800b004:	f340 82e0 	ble.w	800b5c8 <__ieee754_pow+0x978>
 800b008:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b00c:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b010:	4303      	orrs	r3, r0
 800b012:	f000 81df 	beq.w	800b3d4 <__ieee754_pow+0x784>
 800b016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b01a:	2200      	movs	r2, #0
 800b01c:	2300      	movs	r3, #0
 800b01e:	f7f5 fccd 	bl	80009bc <__aeabi_dcmplt>
 800b022:	3800      	subs	r0, #0
 800b024:	bf18      	it	ne
 800b026:	2001      	movne	r0, #1
 800b028:	e71d      	b.n	800ae66 <__ieee754_pow+0x216>
 800b02a:	bf00      	nop
 800b02c:	f3af 8000 	nop.w
 800b030:	60000000 	.word	0x60000000
 800b034:	3ff71547 	.word	0x3ff71547
 800b038:	f85ddf44 	.word	0xf85ddf44
 800b03c:	3e54ae0b 	.word	0x3e54ae0b
 800b040:	55555555 	.word	0x55555555
 800b044:	3fd55555 	.word	0x3fd55555
 800b048:	652b82fe 	.word	0x652b82fe
 800b04c:	3ff71547 	.word	0x3ff71547
 800b050:	3ff00000 	.word	0x3ff00000
 800b054:	3fd00000 	.word	0x3fd00000
 800b058:	3fe00000 	.word	0x3fe00000
 800b05c:	408fffff 	.word	0x408fffff
 800b060:	4ad3      	ldr	r2, [pc, #844]	@ (800b3b0 <__ieee754_pow+0x760>)
 800b062:	402a      	ands	r2, r5
 800b064:	2a00      	cmp	r2, #0
 800b066:	f040 817a 	bne.w	800b35e <__ieee754_pow+0x70e>
 800b06a:	4bd2      	ldr	r3, [pc, #840]	@ (800b3b4 <__ieee754_pow+0x764>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	f7f5 fa33 	bl	80004d8 <__aeabi_dmul>
 800b072:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800b076:	460b      	mov	r3, r1
 800b078:	151a      	asrs	r2, r3, #20
 800b07a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b07e:	4422      	add	r2, r4
 800b080:	920a      	str	r2, [sp, #40]	@ 0x28
 800b082:	4acd      	ldr	r2, [pc, #820]	@ (800b3b8 <__ieee754_pow+0x768>)
 800b084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b088:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800b08c:	4293      	cmp	r3, r2
 800b08e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b092:	dd08      	ble.n	800b0a6 <__ieee754_pow+0x456>
 800b094:	4ac9      	ldr	r2, [pc, #804]	@ (800b3bc <__ieee754_pow+0x76c>)
 800b096:	4293      	cmp	r3, r2
 800b098:	f340 8163 	ble.w	800b362 <__ieee754_pow+0x712>
 800b09c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b09e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0a6:	2600      	movs	r6, #0
 800b0a8:	00f3      	lsls	r3, r6, #3
 800b0aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0ac:	4bc4      	ldr	r3, [pc, #784]	@ (800b3c0 <__ieee754_pow+0x770>)
 800b0ae:	4629      	mov	r1, r5
 800b0b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b0b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b0b8:	461a      	mov	r2, r3
 800b0ba:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b0be:	4623      	mov	r3, r4
 800b0c0:	4682      	mov	sl, r0
 800b0c2:	f7f5 f851 	bl	8000168 <__aeabi_dsub>
 800b0c6:	4652      	mov	r2, sl
 800b0c8:	462b      	mov	r3, r5
 800b0ca:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b0ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b0d2:	f7f5 f84b 	bl	800016c <__adddf3>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	460b      	mov	r3, r1
 800b0da:	2000      	movs	r0, #0
 800b0dc:	49b9      	ldr	r1, [pc, #740]	@ (800b3c4 <__ieee754_pow+0x774>)
 800b0de:	f7f5 fb25 	bl	800072c <__aeabi_ddiv>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0ee:	f7f5 f9f3 	bl	80004d8 <__aeabi_dmul>
 800b0f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b0f6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b0fa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b0fe:	2300      	movs	r3, #0
 800b100:	2200      	movs	r2, #0
 800b102:	46ab      	mov	fp, r5
 800b104:	106d      	asrs	r5, r5, #1
 800b106:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b10a:	9304      	str	r3, [sp, #16]
 800b10c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b110:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b114:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800b118:	4640      	mov	r0, r8
 800b11a:	4649      	mov	r1, r9
 800b11c:	4614      	mov	r4, r2
 800b11e:	461d      	mov	r5, r3
 800b120:	f7f5 f9da 	bl	80004d8 <__aeabi_dmul>
 800b124:	4602      	mov	r2, r0
 800b126:	460b      	mov	r3, r1
 800b128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b12c:	f7f5 f81c 	bl	8000168 <__aeabi_dsub>
 800b130:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b134:	4606      	mov	r6, r0
 800b136:	460f      	mov	r7, r1
 800b138:	4620      	mov	r0, r4
 800b13a:	4629      	mov	r1, r5
 800b13c:	f7f5 f814 	bl	8000168 <__aeabi_dsub>
 800b140:	4602      	mov	r2, r0
 800b142:	460b      	mov	r3, r1
 800b144:	4650      	mov	r0, sl
 800b146:	4659      	mov	r1, fp
 800b148:	f7f5 f80e 	bl	8000168 <__aeabi_dsub>
 800b14c:	4642      	mov	r2, r8
 800b14e:	464b      	mov	r3, r9
 800b150:	f7f5 f9c2 	bl	80004d8 <__aeabi_dmul>
 800b154:	4602      	mov	r2, r0
 800b156:	460b      	mov	r3, r1
 800b158:	4630      	mov	r0, r6
 800b15a:	4639      	mov	r1, r7
 800b15c:	f7f5 f804 	bl	8000168 <__aeabi_dsub>
 800b160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b164:	f7f5 f9b8 	bl	80004d8 <__aeabi_dmul>
 800b168:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b16c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b170:	4610      	mov	r0, r2
 800b172:	4619      	mov	r1, r3
 800b174:	f7f5 f9b0 	bl	80004d8 <__aeabi_dmul>
 800b178:	a37b      	add	r3, pc, #492	@ (adr r3, 800b368 <__ieee754_pow+0x718>)
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	4604      	mov	r4, r0
 800b180:	460d      	mov	r5, r1
 800b182:	f7f5 f9a9 	bl	80004d8 <__aeabi_dmul>
 800b186:	a37a      	add	r3, pc, #488	@ (adr r3, 800b370 <__ieee754_pow+0x720>)
 800b188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18c:	f7f4 ffee 	bl	800016c <__adddf3>
 800b190:	4622      	mov	r2, r4
 800b192:	462b      	mov	r3, r5
 800b194:	f7f5 f9a0 	bl	80004d8 <__aeabi_dmul>
 800b198:	a377      	add	r3, pc, #476	@ (adr r3, 800b378 <__ieee754_pow+0x728>)
 800b19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19e:	f7f4 ffe5 	bl	800016c <__adddf3>
 800b1a2:	4622      	mov	r2, r4
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	f7f5 f997 	bl	80004d8 <__aeabi_dmul>
 800b1aa:	a375      	add	r3, pc, #468	@ (adr r3, 800b380 <__ieee754_pow+0x730>)
 800b1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b0:	f7f4 ffdc 	bl	800016c <__adddf3>
 800b1b4:	4622      	mov	r2, r4
 800b1b6:	462b      	mov	r3, r5
 800b1b8:	f7f5 f98e 	bl	80004d8 <__aeabi_dmul>
 800b1bc:	a372      	add	r3, pc, #456	@ (adr r3, 800b388 <__ieee754_pow+0x738>)
 800b1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c2:	f7f4 ffd3 	bl	800016c <__adddf3>
 800b1c6:	4622      	mov	r2, r4
 800b1c8:	462b      	mov	r3, r5
 800b1ca:	f7f5 f985 	bl	80004d8 <__aeabi_dmul>
 800b1ce:	a370      	add	r3, pc, #448	@ (adr r3, 800b390 <__ieee754_pow+0x740>)
 800b1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d4:	f7f4 ffca 	bl	800016c <__adddf3>
 800b1d8:	4622      	mov	r2, r4
 800b1da:	4606      	mov	r6, r0
 800b1dc:	460f      	mov	r7, r1
 800b1de:	462b      	mov	r3, r5
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	4629      	mov	r1, r5
 800b1e4:	f7f5 f978 	bl	80004d8 <__aeabi_dmul>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	460b      	mov	r3, r1
 800b1ec:	4630      	mov	r0, r6
 800b1ee:	4639      	mov	r1, r7
 800b1f0:	f7f5 f972 	bl	80004d8 <__aeabi_dmul>
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	460d      	mov	r5, r1
 800b1f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1fc:	4642      	mov	r2, r8
 800b1fe:	464b      	mov	r3, r9
 800b200:	f7f4 ffb4 	bl	800016c <__adddf3>
 800b204:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b208:	f7f5 f966 	bl	80004d8 <__aeabi_dmul>
 800b20c:	4622      	mov	r2, r4
 800b20e:	462b      	mov	r3, r5
 800b210:	f7f4 ffac 	bl	800016c <__adddf3>
 800b214:	4642      	mov	r2, r8
 800b216:	4682      	mov	sl, r0
 800b218:	468b      	mov	fp, r1
 800b21a:	464b      	mov	r3, r9
 800b21c:	4640      	mov	r0, r8
 800b21e:	4649      	mov	r1, r9
 800b220:	f7f5 f95a 	bl	80004d8 <__aeabi_dmul>
 800b224:	2200      	movs	r2, #0
 800b226:	4b68      	ldr	r3, [pc, #416]	@ (800b3c8 <__ieee754_pow+0x778>)
 800b228:	4606      	mov	r6, r0
 800b22a:	460f      	mov	r7, r1
 800b22c:	f7f4 ff9e 	bl	800016c <__adddf3>
 800b230:	4652      	mov	r2, sl
 800b232:	465b      	mov	r3, fp
 800b234:	f7f4 ff9a 	bl	800016c <__adddf3>
 800b238:	2400      	movs	r4, #0
 800b23a:	460d      	mov	r5, r1
 800b23c:	4622      	mov	r2, r4
 800b23e:	460b      	mov	r3, r1
 800b240:	4640      	mov	r0, r8
 800b242:	4649      	mov	r1, r9
 800b244:	f7f5 f948 	bl	80004d8 <__aeabi_dmul>
 800b248:	2200      	movs	r2, #0
 800b24a:	4680      	mov	r8, r0
 800b24c:	4689      	mov	r9, r1
 800b24e:	4620      	mov	r0, r4
 800b250:	4629      	mov	r1, r5
 800b252:	4b5d      	ldr	r3, [pc, #372]	@ (800b3c8 <__ieee754_pow+0x778>)
 800b254:	f7f4 ff88 	bl	8000168 <__aeabi_dsub>
 800b258:	4632      	mov	r2, r6
 800b25a:	463b      	mov	r3, r7
 800b25c:	f7f4 ff84 	bl	8000168 <__aeabi_dsub>
 800b260:	4602      	mov	r2, r0
 800b262:	460b      	mov	r3, r1
 800b264:	4650      	mov	r0, sl
 800b266:	4659      	mov	r1, fp
 800b268:	f7f4 ff7e 	bl	8000168 <__aeabi_dsub>
 800b26c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b270:	f7f5 f932 	bl	80004d8 <__aeabi_dmul>
 800b274:	4622      	mov	r2, r4
 800b276:	4606      	mov	r6, r0
 800b278:	460f      	mov	r7, r1
 800b27a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b27e:	462b      	mov	r3, r5
 800b280:	f7f5 f92a 	bl	80004d8 <__aeabi_dmul>
 800b284:	4602      	mov	r2, r0
 800b286:	460b      	mov	r3, r1
 800b288:	4630      	mov	r0, r6
 800b28a:	4639      	mov	r1, r7
 800b28c:	f7f4 ff6e 	bl	800016c <__adddf3>
 800b290:	2400      	movs	r4, #0
 800b292:	4606      	mov	r6, r0
 800b294:	460f      	mov	r7, r1
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4640      	mov	r0, r8
 800b29c:	4649      	mov	r1, r9
 800b29e:	f7f4 ff65 	bl	800016c <__adddf3>
 800b2a2:	a33d      	add	r3, pc, #244	@ (adr r3, 800b398 <__ieee754_pow+0x748>)
 800b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	460d      	mov	r5, r1
 800b2ac:	f7f5 f914 	bl	80004d8 <__aeabi_dmul>
 800b2b0:	4642      	mov	r2, r8
 800b2b2:	464b      	mov	r3, r9
 800b2b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	f7f4 ff54 	bl	8000168 <__aeabi_dsub>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	4639      	mov	r1, r7
 800b2c8:	f7f4 ff4e 	bl	8000168 <__aeabi_dsub>
 800b2cc:	a334      	add	r3, pc, #208	@ (adr r3, 800b3a0 <__ieee754_pow+0x750>)
 800b2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d2:	f7f5 f901 	bl	80004d8 <__aeabi_dmul>
 800b2d6:	a334      	add	r3, pc, #208	@ (adr r3, 800b3a8 <__ieee754_pow+0x758>)
 800b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2dc:	4606      	mov	r6, r0
 800b2de:	460f      	mov	r7, r1
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	4629      	mov	r1, r5
 800b2e4:	f7f5 f8f8 	bl	80004d8 <__aeabi_dmul>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	4639      	mov	r1, r7
 800b2f0:	f7f4 ff3c 	bl	800016c <__adddf3>
 800b2f4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b2f6:	4b35      	ldr	r3, [pc, #212]	@ (800b3cc <__ieee754_pow+0x77c>)
 800b2f8:	2400      	movs	r4, #0
 800b2fa:	4413      	add	r3, r2
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	f7f4 ff34 	bl	800016c <__adddf3>
 800b304:	4682      	mov	sl, r0
 800b306:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b308:	468b      	mov	fp, r1
 800b30a:	f7f5 f87b 	bl	8000404 <__aeabi_i2d>
 800b30e:	4606      	mov	r6, r0
 800b310:	460f      	mov	r7, r1
 800b312:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b314:	4b2e      	ldr	r3, [pc, #184]	@ (800b3d0 <__ieee754_pow+0x780>)
 800b316:	4413      	add	r3, r2
 800b318:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b31c:	4652      	mov	r2, sl
 800b31e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b322:	465b      	mov	r3, fp
 800b324:	f7f4 ff22 	bl	800016c <__adddf3>
 800b328:	4642      	mov	r2, r8
 800b32a:	464b      	mov	r3, r9
 800b32c:	f7f4 ff1e 	bl	800016c <__adddf3>
 800b330:	4632      	mov	r2, r6
 800b332:	463b      	mov	r3, r7
 800b334:	f7f4 ff1a 	bl	800016c <__adddf3>
 800b338:	4632      	mov	r2, r6
 800b33a:	463b      	mov	r3, r7
 800b33c:	4620      	mov	r0, r4
 800b33e:	460d      	mov	r5, r1
 800b340:	f7f4 ff12 	bl	8000168 <__aeabi_dsub>
 800b344:	4642      	mov	r2, r8
 800b346:	464b      	mov	r3, r9
 800b348:	f7f4 ff0e 	bl	8000168 <__aeabi_dsub>
 800b34c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b350:	f7f4 ff0a 	bl	8000168 <__aeabi_dsub>
 800b354:	4602      	mov	r2, r0
 800b356:	460b      	mov	r3, r1
 800b358:	4650      	mov	r0, sl
 800b35a:	4659      	mov	r1, fp
 800b35c:	e618      	b.n	800af90 <__ieee754_pow+0x340>
 800b35e:	2400      	movs	r4, #0
 800b360:	e68a      	b.n	800b078 <__ieee754_pow+0x428>
 800b362:	2601      	movs	r6, #1
 800b364:	e6a0      	b.n	800b0a8 <__ieee754_pow+0x458>
 800b366:	bf00      	nop
 800b368:	4a454eef 	.word	0x4a454eef
 800b36c:	3fca7e28 	.word	0x3fca7e28
 800b370:	93c9db65 	.word	0x93c9db65
 800b374:	3fcd864a 	.word	0x3fcd864a
 800b378:	a91d4101 	.word	0xa91d4101
 800b37c:	3fd17460 	.word	0x3fd17460
 800b380:	518f264d 	.word	0x518f264d
 800b384:	3fd55555 	.word	0x3fd55555
 800b388:	db6fabff 	.word	0xdb6fabff
 800b38c:	3fdb6db6 	.word	0x3fdb6db6
 800b390:	33333303 	.word	0x33333303
 800b394:	3fe33333 	.word	0x3fe33333
 800b398:	e0000000 	.word	0xe0000000
 800b39c:	3feec709 	.word	0x3feec709
 800b3a0:	dc3a03fd 	.word	0xdc3a03fd
 800b3a4:	3feec709 	.word	0x3feec709
 800b3a8:	145b01f5 	.word	0x145b01f5
 800b3ac:	be3e2fe0 	.word	0xbe3e2fe0
 800b3b0:	7ff00000 	.word	0x7ff00000
 800b3b4:	43400000 	.word	0x43400000
 800b3b8:	0003988e 	.word	0x0003988e
 800b3bc:	000bb679 	.word	0x000bb679
 800b3c0:	0800bf10 	.word	0x0800bf10
 800b3c4:	3ff00000 	.word	0x3ff00000
 800b3c8:	40080000 	.word	0x40080000
 800b3cc:	0800bef0 	.word	0x0800bef0
 800b3d0:	0800bf00 	.word	0x0800bf00
 800b3d4:	a39a      	add	r3, pc, #616	@ (adr r3, 800b640 <__ieee754_pow+0x9f0>)
 800b3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3da:	4630      	mov	r0, r6
 800b3dc:	4639      	mov	r1, r7
 800b3de:	f7f4 fec5 	bl	800016c <__adddf3>
 800b3e2:	4642      	mov	r2, r8
 800b3e4:	e9cd 0100 	strd	r0, r1, [sp]
 800b3e8:	464b      	mov	r3, r9
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	f7f4 febb 	bl	8000168 <__aeabi_dsub>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	460b      	mov	r3, r1
 800b3f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3fa:	f7f5 fafd 	bl	80009f8 <__aeabi_dcmpgt>
 800b3fe:	2800      	cmp	r0, #0
 800b400:	f47f ae09 	bne.w	800b016 <__ieee754_pow+0x3c6>
 800b404:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b408:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800b40c:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800b410:	fa43 fa0a 	asr.w	sl, r3, sl
 800b414:	44da      	add	sl, fp
 800b416:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b41a:	489b      	ldr	r0, [pc, #620]	@ (800b688 <__ieee754_pow+0xa38>)
 800b41c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b420:	4108      	asrs	r0, r1
 800b422:	ea00 030a 	and.w	r3, r0, sl
 800b426:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b42a:	f1c1 0114 	rsb	r1, r1, #20
 800b42e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b432:	4640      	mov	r0, r8
 800b434:	fa4a fa01 	asr.w	sl, sl, r1
 800b438:	f1bb 0f00 	cmp.w	fp, #0
 800b43c:	4649      	mov	r1, r9
 800b43e:	f04f 0200 	mov.w	r2, #0
 800b442:	bfb8      	it	lt
 800b444:	f1ca 0a00 	rsblt	sl, sl, #0
 800b448:	f7f4 fe8e 	bl	8000168 <__aeabi_dsub>
 800b44c:	4680      	mov	r8, r0
 800b44e:	4689      	mov	r9, r1
 800b450:	2400      	movs	r4, #0
 800b452:	4632      	mov	r2, r6
 800b454:	463b      	mov	r3, r7
 800b456:	4640      	mov	r0, r8
 800b458:	4649      	mov	r1, r9
 800b45a:	f7f4 fe87 	bl	800016c <__adddf3>
 800b45e:	a37a      	add	r3, pc, #488	@ (adr r3, 800b648 <__ieee754_pow+0x9f8>)
 800b460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b464:	4620      	mov	r0, r4
 800b466:	460d      	mov	r5, r1
 800b468:	f7f5 f836 	bl	80004d8 <__aeabi_dmul>
 800b46c:	4642      	mov	r2, r8
 800b46e:	464b      	mov	r3, r9
 800b470:	e9cd 0100 	strd	r0, r1, [sp]
 800b474:	4620      	mov	r0, r4
 800b476:	4629      	mov	r1, r5
 800b478:	f7f4 fe76 	bl	8000168 <__aeabi_dsub>
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	4630      	mov	r0, r6
 800b482:	4639      	mov	r1, r7
 800b484:	f7f4 fe70 	bl	8000168 <__aeabi_dsub>
 800b488:	a371      	add	r3, pc, #452	@ (adr r3, 800b650 <__ieee754_pow+0xa00>)
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	f7f5 f823 	bl	80004d8 <__aeabi_dmul>
 800b492:	a371      	add	r3, pc, #452	@ (adr r3, 800b658 <__ieee754_pow+0xa08>)
 800b494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b498:	4680      	mov	r8, r0
 800b49a:	4689      	mov	r9, r1
 800b49c:	4620      	mov	r0, r4
 800b49e:	4629      	mov	r1, r5
 800b4a0:	f7f5 f81a 	bl	80004d8 <__aeabi_dmul>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	4640      	mov	r0, r8
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	f7f4 fe5e 	bl	800016c <__adddf3>
 800b4b0:	4604      	mov	r4, r0
 800b4b2:	460d      	mov	r5, r1
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4bc:	f7f4 fe56 	bl	800016c <__adddf3>
 800b4c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4c4:	4680      	mov	r8, r0
 800b4c6:	4689      	mov	r9, r1
 800b4c8:	f7f4 fe4e 	bl	8000168 <__aeabi_dsub>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	4629      	mov	r1, r5
 800b4d4:	f7f4 fe48 	bl	8000168 <__aeabi_dsub>
 800b4d8:	4642      	mov	r2, r8
 800b4da:	4606      	mov	r6, r0
 800b4dc:	460f      	mov	r7, r1
 800b4de:	464b      	mov	r3, r9
 800b4e0:	4640      	mov	r0, r8
 800b4e2:	4649      	mov	r1, r9
 800b4e4:	f7f4 fff8 	bl	80004d8 <__aeabi_dmul>
 800b4e8:	a35d      	add	r3, pc, #372	@ (adr r3, 800b660 <__ieee754_pow+0xa10>)
 800b4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ee:	4604      	mov	r4, r0
 800b4f0:	460d      	mov	r5, r1
 800b4f2:	f7f4 fff1 	bl	80004d8 <__aeabi_dmul>
 800b4f6:	a35c      	add	r3, pc, #368	@ (adr r3, 800b668 <__ieee754_pow+0xa18>)
 800b4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fc:	f7f4 fe34 	bl	8000168 <__aeabi_dsub>
 800b500:	4622      	mov	r2, r4
 800b502:	462b      	mov	r3, r5
 800b504:	f7f4 ffe8 	bl	80004d8 <__aeabi_dmul>
 800b508:	a359      	add	r3, pc, #356	@ (adr r3, 800b670 <__ieee754_pow+0xa20>)
 800b50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50e:	f7f4 fe2d 	bl	800016c <__adddf3>
 800b512:	4622      	mov	r2, r4
 800b514:	462b      	mov	r3, r5
 800b516:	f7f4 ffdf 	bl	80004d8 <__aeabi_dmul>
 800b51a:	a357      	add	r3, pc, #348	@ (adr r3, 800b678 <__ieee754_pow+0xa28>)
 800b51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b520:	f7f4 fe22 	bl	8000168 <__aeabi_dsub>
 800b524:	4622      	mov	r2, r4
 800b526:	462b      	mov	r3, r5
 800b528:	f7f4 ffd6 	bl	80004d8 <__aeabi_dmul>
 800b52c:	a354      	add	r3, pc, #336	@ (adr r3, 800b680 <__ieee754_pow+0xa30>)
 800b52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b532:	f7f4 fe1b 	bl	800016c <__adddf3>
 800b536:	4622      	mov	r2, r4
 800b538:	462b      	mov	r3, r5
 800b53a:	f7f4 ffcd 	bl	80004d8 <__aeabi_dmul>
 800b53e:	4602      	mov	r2, r0
 800b540:	460b      	mov	r3, r1
 800b542:	4640      	mov	r0, r8
 800b544:	4649      	mov	r1, r9
 800b546:	f7f4 fe0f 	bl	8000168 <__aeabi_dsub>
 800b54a:	4604      	mov	r4, r0
 800b54c:	460d      	mov	r5, r1
 800b54e:	4602      	mov	r2, r0
 800b550:	460b      	mov	r3, r1
 800b552:	4640      	mov	r0, r8
 800b554:	4649      	mov	r1, r9
 800b556:	f7f4 ffbf 	bl	80004d8 <__aeabi_dmul>
 800b55a:	2200      	movs	r2, #0
 800b55c:	e9cd 0100 	strd	r0, r1, [sp]
 800b560:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b564:	4620      	mov	r0, r4
 800b566:	4629      	mov	r1, r5
 800b568:	f7f4 fdfe 	bl	8000168 <__aeabi_dsub>
 800b56c:	4602      	mov	r2, r0
 800b56e:	460b      	mov	r3, r1
 800b570:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b574:	f7f5 f8da 	bl	800072c <__aeabi_ddiv>
 800b578:	4632      	mov	r2, r6
 800b57a:	4604      	mov	r4, r0
 800b57c:	460d      	mov	r5, r1
 800b57e:	463b      	mov	r3, r7
 800b580:	4640      	mov	r0, r8
 800b582:	4649      	mov	r1, r9
 800b584:	f7f4 ffa8 	bl	80004d8 <__aeabi_dmul>
 800b588:	4632      	mov	r2, r6
 800b58a:	463b      	mov	r3, r7
 800b58c:	f7f4 fdee 	bl	800016c <__adddf3>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	4620      	mov	r0, r4
 800b596:	4629      	mov	r1, r5
 800b598:	f7f4 fde6 	bl	8000168 <__aeabi_dsub>
 800b59c:	4642      	mov	r2, r8
 800b59e:	464b      	mov	r3, r9
 800b5a0:	f7f4 fde2 	bl	8000168 <__aeabi_dsub>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	4938      	ldr	r1, [pc, #224]	@ (800b68c <__ieee754_pow+0xa3c>)
 800b5ac:	f7f4 fddc 	bl	8000168 <__aeabi_dsub>
 800b5b0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800b5b4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800b5b8:	da2e      	bge.n	800b618 <__ieee754_pow+0x9c8>
 800b5ba:	4652      	mov	r2, sl
 800b5bc:	f000 f874 	bl	800b6a8 <scalbn>
 800b5c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5c4:	f7ff bbed 	b.w	800ada2 <__ieee754_pow+0x152>
 800b5c8:	4c31      	ldr	r4, [pc, #196]	@ (800b690 <__ieee754_pow+0xa40>)
 800b5ca:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b5ce:	42a3      	cmp	r3, r4
 800b5d0:	d91a      	bls.n	800b608 <__ieee754_pow+0x9b8>
 800b5d2:	4b30      	ldr	r3, [pc, #192]	@ (800b694 <__ieee754_pow+0xa44>)
 800b5d4:	440b      	add	r3, r1
 800b5d6:	4303      	orrs	r3, r0
 800b5d8:	d009      	beq.n	800b5ee <__ieee754_pow+0x99e>
 800b5da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	f7f5 f9eb 	bl	80009bc <__aeabi_dcmplt>
 800b5e6:	3800      	subs	r0, #0
 800b5e8:	bf18      	it	ne
 800b5ea:	2001      	movne	r0, #1
 800b5ec:	e444      	b.n	800ae78 <__ieee754_pow+0x228>
 800b5ee:	4642      	mov	r2, r8
 800b5f0:	464b      	mov	r3, r9
 800b5f2:	f7f4 fdb9 	bl	8000168 <__aeabi_dsub>
 800b5f6:	4632      	mov	r2, r6
 800b5f8:	463b      	mov	r3, r7
 800b5fa:	f7f5 f9f3 	bl	80009e4 <__aeabi_dcmpge>
 800b5fe:	2800      	cmp	r0, #0
 800b600:	d1eb      	bne.n	800b5da <__ieee754_pow+0x98a>
 800b602:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800b698 <__ieee754_pow+0xa48>
 800b606:	e6fd      	b.n	800b404 <__ieee754_pow+0x7b4>
 800b608:	469a      	mov	sl, r3
 800b60a:	4b24      	ldr	r3, [pc, #144]	@ (800b69c <__ieee754_pow+0xa4c>)
 800b60c:	459a      	cmp	sl, r3
 800b60e:	f63f aef9 	bhi.w	800b404 <__ieee754_pow+0x7b4>
 800b612:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b616:	e71b      	b.n	800b450 <__ieee754_pow+0x800>
 800b618:	4621      	mov	r1, r4
 800b61a:	e7d1      	b.n	800b5c0 <__ieee754_pow+0x970>
 800b61c:	2000      	movs	r0, #0
 800b61e:	491b      	ldr	r1, [pc, #108]	@ (800b68c <__ieee754_pow+0xa3c>)
 800b620:	f7ff bb34 	b.w	800ac8c <__ieee754_pow+0x3c>
 800b624:	2000      	movs	r0, #0
 800b626:	2100      	movs	r1, #0
 800b628:	f7ff bb30 	b.w	800ac8c <__ieee754_pow+0x3c>
 800b62c:	4650      	mov	r0, sl
 800b62e:	4659      	mov	r1, fp
 800b630:	f7ff bb2c 	b.w	800ac8c <__ieee754_pow+0x3c>
 800b634:	460c      	mov	r4, r1
 800b636:	f7ff bb79 	b.w	800ad2c <__ieee754_pow+0xdc>
 800b63a:	2400      	movs	r4, #0
 800b63c:	f7ff bb64 	b.w	800ad08 <__ieee754_pow+0xb8>
 800b640:	652b82fe 	.word	0x652b82fe
 800b644:	3c971547 	.word	0x3c971547
 800b648:	00000000 	.word	0x00000000
 800b64c:	3fe62e43 	.word	0x3fe62e43
 800b650:	fefa39ef 	.word	0xfefa39ef
 800b654:	3fe62e42 	.word	0x3fe62e42
 800b658:	0ca86c39 	.word	0x0ca86c39
 800b65c:	be205c61 	.word	0xbe205c61
 800b660:	72bea4d0 	.word	0x72bea4d0
 800b664:	3e663769 	.word	0x3e663769
 800b668:	c5d26bf1 	.word	0xc5d26bf1
 800b66c:	3ebbbd41 	.word	0x3ebbbd41
 800b670:	af25de2c 	.word	0xaf25de2c
 800b674:	3f11566a 	.word	0x3f11566a
 800b678:	16bebd93 	.word	0x16bebd93
 800b67c:	3f66c16c 	.word	0x3f66c16c
 800b680:	5555553e 	.word	0x5555553e
 800b684:	3fc55555 	.word	0x3fc55555
 800b688:	fff00000 	.word	0xfff00000
 800b68c:	3ff00000 	.word	0x3ff00000
 800b690:	4090cbff 	.word	0x4090cbff
 800b694:	3f6f3400 	.word	0x3f6f3400
 800b698:	4090cc00 	.word	0x4090cc00
 800b69c:	3fe00000 	.word	0x3fe00000

0800b6a0 <fabs>:
 800b6a0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	4770      	bx	lr

0800b6a8 <scalbn>:
 800b6a8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800b6ac:	4616      	mov	r6, r2
 800b6ae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b6b2:	4683      	mov	fp, r0
 800b6b4:	468c      	mov	ip, r1
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	b982      	cbnz	r2, 800b6dc <scalbn+0x34>
 800b6ba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b6be:	4303      	orrs	r3, r0
 800b6c0:	d039      	beq.n	800b736 <scalbn+0x8e>
 800b6c2:	4b2f      	ldr	r3, [pc, #188]	@ (800b780 <scalbn+0xd8>)
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	f7f4 ff07 	bl	80004d8 <__aeabi_dmul>
 800b6ca:	4b2e      	ldr	r3, [pc, #184]	@ (800b784 <scalbn+0xdc>)
 800b6cc:	4683      	mov	fp, r0
 800b6ce:	429e      	cmp	r6, r3
 800b6d0:	468c      	mov	ip, r1
 800b6d2:	da0d      	bge.n	800b6f0 <scalbn+0x48>
 800b6d4:	a326      	add	r3, pc, #152	@ (adr r3, 800b770 <scalbn+0xc8>)
 800b6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6da:	e01b      	b.n	800b714 <scalbn+0x6c>
 800b6dc:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800b6e0:	42ba      	cmp	r2, r7
 800b6e2:	d109      	bne.n	800b6f8 <scalbn+0x50>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	f7f4 fd41 	bl	800016c <__adddf3>
 800b6ea:	4683      	mov	fp, r0
 800b6ec:	468c      	mov	ip, r1
 800b6ee:	e022      	b.n	800b736 <scalbn+0x8e>
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b6f6:	3a36      	subs	r2, #54	@ 0x36
 800b6f8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b6fc:	428e      	cmp	r6, r1
 800b6fe:	dd0c      	ble.n	800b71a <scalbn+0x72>
 800b700:	a31d      	add	r3, pc, #116	@ (adr r3, 800b778 <scalbn+0xd0>)
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	461c      	mov	r4, r3
 800b708:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800b70c:	f361 74df 	bfi	r4, r1, #31, #1
 800b710:	4621      	mov	r1, r4
 800b712:	481d      	ldr	r0, [pc, #116]	@ (800b788 <scalbn+0xe0>)
 800b714:	f7f4 fee0 	bl	80004d8 <__aeabi_dmul>
 800b718:	e7e7      	b.n	800b6ea <scalbn+0x42>
 800b71a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b71e:	4432      	add	r2, r6
 800b720:	428a      	cmp	r2, r1
 800b722:	dced      	bgt.n	800b700 <scalbn+0x58>
 800b724:	2a00      	cmp	r2, #0
 800b726:	dd0a      	ble.n	800b73e <scalbn+0x96>
 800b728:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b72c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b730:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b734:	46ac      	mov	ip, r5
 800b736:	4658      	mov	r0, fp
 800b738:	4661      	mov	r1, ip
 800b73a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800b73e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b742:	da09      	bge.n	800b758 <scalbn+0xb0>
 800b744:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800b748:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800b74c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800b750:	480e      	ldr	r0, [pc, #56]	@ (800b78c <scalbn+0xe4>)
 800b752:	f041 011f 	orr.w	r1, r1, #31
 800b756:	e7bd      	b.n	800b6d4 <scalbn+0x2c>
 800b758:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b75c:	3236      	adds	r2, #54	@ 0x36
 800b75e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b762:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b766:	4658      	mov	r0, fp
 800b768:	4629      	mov	r1, r5
 800b76a:	2200      	movs	r2, #0
 800b76c:	4b08      	ldr	r3, [pc, #32]	@ (800b790 <scalbn+0xe8>)
 800b76e:	e7d1      	b.n	800b714 <scalbn+0x6c>
 800b770:	c2f8f359 	.word	0xc2f8f359
 800b774:	01a56e1f 	.word	0x01a56e1f
 800b778:	8800759c 	.word	0x8800759c
 800b77c:	7e37e43c 	.word	0x7e37e43c
 800b780:	43500000 	.word	0x43500000
 800b784:	ffff3cb0 	.word	0xffff3cb0
 800b788:	8800759c 	.word	0x8800759c
 800b78c:	c2f8f359 	.word	0xc2f8f359
 800b790:	3c900000 	.word	0x3c900000

0800b794 <with_errno>:
 800b794:	b570      	push	{r4, r5, r6, lr}
 800b796:	4604      	mov	r4, r0
 800b798:	460d      	mov	r5, r1
 800b79a:	4616      	mov	r6, r2
 800b79c:	f7fb fe74 	bl	8007488 <__errno>
 800b7a0:	4629      	mov	r1, r5
 800b7a2:	6006      	str	r6, [r0, #0]
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	bd70      	pop	{r4, r5, r6, pc}

0800b7a8 <xflow>:
 800b7a8:	b513      	push	{r0, r1, r4, lr}
 800b7aa:	4604      	mov	r4, r0
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	4610      	mov	r0, r2
 800b7b0:	b10c      	cbz	r4, 800b7b6 <xflow+0xe>
 800b7b2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b7b6:	e9cd 2300 	strd	r2, r3, [sp]
 800b7ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7be:	f7f4 fe8b 	bl	80004d8 <__aeabi_dmul>
 800b7c2:	2222      	movs	r2, #34	@ 0x22
 800b7c4:	b002      	add	sp, #8
 800b7c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7ca:	f7ff bfe3 	b.w	800b794 <with_errno>

0800b7ce <__math_uflow>:
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b7d4:	f7ff bfe8 	b.w	800b7a8 <xflow>

0800b7d8 <__math_oflow>:
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800b7de:	f7ff bfe3 	b.w	800b7a8 <xflow>
	...

0800b7e4 <__ieee754_sqrt>:
 800b7e4:	4a67      	ldr	r2, [pc, #412]	@ (800b984 <__ieee754_sqrt+0x1a0>)
 800b7e6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ea:	438a      	bics	r2, r1
 800b7ec:	4606      	mov	r6, r0
 800b7ee:	460f      	mov	r7, r1
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	d10e      	bne.n	800b814 <__ieee754_sqrt+0x30>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	f7f4 fe6e 	bl	80004d8 <__aeabi_dmul>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	4630      	mov	r0, r6
 800b802:	4639      	mov	r1, r7
 800b804:	f7f4 fcb2 	bl	800016c <__adddf3>
 800b808:	4606      	mov	r6, r0
 800b80a:	460f      	mov	r7, r1
 800b80c:	4630      	mov	r0, r6
 800b80e:	4639      	mov	r1, r7
 800b810:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b814:	2900      	cmp	r1, #0
 800b816:	dc0c      	bgt.n	800b832 <__ieee754_sqrt+0x4e>
 800b818:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800b81c:	4302      	orrs	r2, r0
 800b81e:	d0f5      	beq.n	800b80c <__ieee754_sqrt+0x28>
 800b820:	b189      	cbz	r1, 800b846 <__ieee754_sqrt+0x62>
 800b822:	4602      	mov	r2, r0
 800b824:	f7f4 fca0 	bl	8000168 <__aeabi_dsub>
 800b828:	4602      	mov	r2, r0
 800b82a:	460b      	mov	r3, r1
 800b82c:	f7f4 ff7e 	bl	800072c <__aeabi_ddiv>
 800b830:	e7ea      	b.n	800b808 <__ieee754_sqrt+0x24>
 800b832:	150a      	asrs	r2, r1, #20
 800b834:	d115      	bne.n	800b862 <__ieee754_sqrt+0x7e>
 800b836:	2100      	movs	r1, #0
 800b838:	e009      	b.n	800b84e <__ieee754_sqrt+0x6a>
 800b83a:	0ae3      	lsrs	r3, r4, #11
 800b83c:	3a15      	subs	r2, #21
 800b83e:	0564      	lsls	r4, r4, #21
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0fa      	beq.n	800b83a <__ieee754_sqrt+0x56>
 800b844:	e7f7      	b.n	800b836 <__ieee754_sqrt+0x52>
 800b846:	460a      	mov	r2, r1
 800b848:	e7fa      	b.n	800b840 <__ieee754_sqrt+0x5c>
 800b84a:	005b      	lsls	r3, r3, #1
 800b84c:	3101      	adds	r1, #1
 800b84e:	02d8      	lsls	r0, r3, #11
 800b850:	d5fb      	bpl.n	800b84a <__ieee754_sqrt+0x66>
 800b852:	1e48      	subs	r0, r1, #1
 800b854:	1a12      	subs	r2, r2, r0
 800b856:	f1c1 0020 	rsb	r0, r1, #32
 800b85a:	fa24 f000 	lsr.w	r0, r4, r0
 800b85e:	4303      	orrs	r3, r0
 800b860:	408c      	lsls	r4, r1
 800b862:	2600      	movs	r6, #0
 800b864:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b868:	2116      	movs	r1, #22
 800b86a:	07d2      	lsls	r2, r2, #31
 800b86c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b870:	4632      	mov	r2, r6
 800b872:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b87a:	bf5c      	itt	pl
 800b87c:	005b      	lslpl	r3, r3, #1
 800b87e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800b882:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b886:	bf58      	it	pl
 800b888:	0064      	lslpl	r4, r4, #1
 800b88a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800b88e:	107f      	asrs	r7, r7, #1
 800b890:	0064      	lsls	r4, r4, #1
 800b892:	1815      	adds	r5, r2, r0
 800b894:	429d      	cmp	r5, r3
 800b896:	bfde      	ittt	le
 800b898:	182a      	addle	r2, r5, r0
 800b89a:	1b5b      	suble	r3, r3, r5
 800b89c:	1836      	addle	r6, r6, r0
 800b89e:	0fe5      	lsrs	r5, r4, #31
 800b8a0:	3901      	subs	r1, #1
 800b8a2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b8a6:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800b8aa:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b8ae:	d1f0      	bne.n	800b892 <__ieee754_sqrt+0xae>
 800b8b0:	460d      	mov	r5, r1
 800b8b2:	f04f 0a20 	mov.w	sl, #32
 800b8b6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	eb01 0c00 	add.w	ip, r1, r0
 800b8c0:	db02      	blt.n	800b8c8 <__ieee754_sqrt+0xe4>
 800b8c2:	d113      	bne.n	800b8ec <__ieee754_sqrt+0x108>
 800b8c4:	45a4      	cmp	ip, r4
 800b8c6:	d811      	bhi.n	800b8ec <__ieee754_sqrt+0x108>
 800b8c8:	f1bc 0f00 	cmp.w	ip, #0
 800b8cc:	eb0c 0100 	add.w	r1, ip, r0
 800b8d0:	da42      	bge.n	800b958 <__ieee754_sqrt+0x174>
 800b8d2:	2900      	cmp	r1, #0
 800b8d4:	db40      	blt.n	800b958 <__ieee754_sqrt+0x174>
 800b8d6:	f102 0e01 	add.w	lr, r2, #1
 800b8da:	1a9b      	subs	r3, r3, r2
 800b8dc:	4672      	mov	r2, lr
 800b8de:	45a4      	cmp	ip, r4
 800b8e0:	bf88      	it	hi
 800b8e2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b8e6:	eba4 040c 	sub.w	r4, r4, ip
 800b8ea:	4405      	add	r5, r0
 800b8ec:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800b8f0:	f1ba 0a01 	subs.w	sl, sl, #1
 800b8f4:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800b8f8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800b8fc:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b900:	d1db      	bne.n	800b8ba <__ieee754_sqrt+0xd6>
 800b902:	431c      	orrs	r4, r3
 800b904:	d01a      	beq.n	800b93c <__ieee754_sqrt+0x158>
 800b906:	4c20      	ldr	r4, [pc, #128]	@ (800b988 <__ieee754_sqrt+0x1a4>)
 800b908:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800b98c <__ieee754_sqrt+0x1a8>
 800b90c:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b910:	e9db 2300 	ldrd	r2, r3, [fp]
 800b914:	f7f4 fc28 	bl	8000168 <__aeabi_dsub>
 800b918:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b91c:	4602      	mov	r2, r0
 800b91e:	460b      	mov	r3, r1
 800b920:	4640      	mov	r0, r8
 800b922:	4649      	mov	r1, r9
 800b924:	f7f5 f854 	bl	80009d0 <__aeabi_dcmple>
 800b928:	b140      	cbz	r0, 800b93c <__ieee754_sqrt+0x158>
 800b92a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b92e:	e9db 2300 	ldrd	r2, r3, [fp]
 800b932:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b936:	d111      	bne.n	800b95c <__ieee754_sqrt+0x178>
 800b938:	4655      	mov	r5, sl
 800b93a:	3601      	adds	r6, #1
 800b93c:	1072      	asrs	r2, r6, #1
 800b93e:	086b      	lsrs	r3, r5, #1
 800b940:	07f1      	lsls	r1, r6, #31
 800b942:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b946:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b94a:	bf48      	it	mi
 800b94c:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b950:	4618      	mov	r0, r3
 800b952:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800b956:	e757      	b.n	800b808 <__ieee754_sqrt+0x24>
 800b958:	4696      	mov	lr, r2
 800b95a:	e7be      	b.n	800b8da <__ieee754_sqrt+0xf6>
 800b95c:	f7f4 fc06 	bl	800016c <__adddf3>
 800b960:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b964:	4602      	mov	r2, r0
 800b966:	460b      	mov	r3, r1
 800b968:	4640      	mov	r0, r8
 800b96a:	4649      	mov	r1, r9
 800b96c:	f7f5 f826 	bl	80009bc <__aeabi_dcmplt>
 800b970:	b120      	cbz	r0, 800b97c <__ieee754_sqrt+0x198>
 800b972:	1ca8      	adds	r0, r5, #2
 800b974:	bf08      	it	eq
 800b976:	3601      	addeq	r6, #1
 800b978:	3502      	adds	r5, #2
 800b97a:	e7df      	b.n	800b93c <__ieee754_sqrt+0x158>
 800b97c:	1c6b      	adds	r3, r5, #1
 800b97e:	f023 0501 	bic.w	r5, r3, #1
 800b982:	e7db      	b.n	800b93c <__ieee754_sqrt+0x158>
 800b984:	7ff00000 	.word	0x7ff00000
 800b988:	200001e0 	.word	0x200001e0
 800b98c:	200001d8 	.word	0x200001d8

0800b990 <_init>:
 800b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b992:	bf00      	nop
 800b994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b996:	bc08      	pop	{r3}
 800b998:	469e      	mov	lr, r3
 800b99a:	4770      	bx	lr

0800b99c <_fini>:
 800b99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99e:	bf00      	nop
 800b9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9a2:	bc08      	pop	{r3}
 800b9a4:	469e      	mov	lr, r3
 800b9a6:	4770      	bx	lr
