- [[FPGA]]
- [[ASIC]]
- [[Hardware Description Language]]
- **Hardware Synthesis** `convert hardware desc to actual circuits`
### Typical Workflow
- Design hardware and write testbenches in [[Hardware Description Language|HDL]] `like verilog`
- Simulate/Test [[Hardware Description Language|HDL]] design for correctness using simulator `like ModelSim`
- Synthesize the hardware `using Quartus/Vivado`
### Abbreviations
- **RTL** register transfer level
- **FSM** finite state machine
- **IP** intellectual property `like components/circuits`
- **FF** flip flop
- **TPD** time to propagation delay
- **EDA** electronic design automation
- **Tsu** setup time
- **Th** hold time
- **Tco** clock-to-ouput delay
- **Tclk** clock period
- **P&R** place and route
- **DRC** design rule check
- **DSP** digital signal processing
- **CDC** clock domain crossing
- **PLL** phase-locked loop
- **CPLD** complex programmable logic device
- **DTS** digital thermal sensor
- **AF** accelerator function
- **AFU** accelerator functional unit
- **ASE** AFU simulation environment
- **AXI** advanced eXtensible Interface `ARM bus interface standard`
- **AXI-MM** AXI Memory-Mapped
- **AXI-ST** AXI Stream
- **BBS** blue bit stream `blue bits`
- **CCI-P** core cache interface
- **CTM** compact thermal model
