#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 16 22:17:42 2019
# Process ID: 15404
# Current directory: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20080 D:\NSCSCC2019\NSCSCC2019_TEST\axi_perf_test\test_project\template\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1'
INFO: [Project 1-313] Project file moved from '/home/zhangxi/NSCSCC/FINAL/FINAL_A/nscscc_test/axi_perf_test/test_project/template/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 669.441 ; gain = 85.934
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -reset -force -quiet
remove_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci
add_files -norecurse D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 937.484 ; gain = 176.133
export_ip_user_files -of_objects  [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/clk_pll/clk_pll.xci] -lib_map_path [list {modelsim=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_target all [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects  [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -sync -no_script -force -quiet
reset_target all [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
export_ip_user_files -of_objects  [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -sync -no_script -force -quiet
reset_target all [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects  [get_files  D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset axi_clock_converter] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
INFO: [Project 1-386] Moving file 'D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci' from fileset 'axi_clock_converter' to fileset 'sources_1'.
delete_ip_run [get_files -of_objects [get_fileset axi_ram] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
INFO: [Project 1-386] Moving file 'D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci' from fileset 'axi_ram' to fileset 'sources_1'.
delete_ip_run [get_files -of_objects [get_fileset axi_crossbar_1x2] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
INFO: [Project 1-386] Moving file 'D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci' from fileset 'axi_crossbar_1x2' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  {D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1x2'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 995.359 ; gain = 4.512
export_ip_user_files -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
launch_runs -jobs 4 {axi_clock_converter_synth_1 axi_ram_synth_1 axi_crossbar_1x2_synth_1}
[Fri Aug 16 22:24:26 2019] Launched axi_clock_converter_synth_1, axi_ram_synth_1, axi_crossbar_1x2_synth_1...
Run output will be captured here:
axi_clock_converter_synth_1: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_clock_converter_synth_1/runme.log
axi_ram_synth_1: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1/runme.log
axi_crossbar_1x2_synth_1: D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1/runme.log
export_simulation -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -directory D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/NSCSCC2019/NSCSCC2019_TEST/axi_perf_test/test_project/template/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 22:40:32 2019...
