$date
	Thu Sep 13 11:29:37 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
0"
0!
#29
1"
#36
1!
#48
0"
0!
#53
1"
#60
1!
#72
0"
0!
#77
1"
#84
1!
#96
0"
0!
#101
1"
#108
1!
#120
0"
0!
