Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tomas/trx/nios/system.qsys --block-symbol-file --output-directory=/home/tomas/trx/nios/system --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_hsmc [clock_source 15.1]
Progress: Parameterizing module clk_hsmc
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_lpddr2_emif_0 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module mem_if_lpddr2_emif_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Adding radio_0 [radio 1.0]
Progress: Parameterizing module radio_0
Progress: Adding sgdma_0 [altera_avalon_sgdma 15.1]
Progress: Parameterizing module sgdma_0
Progress: Adding sgdma_1 [altera_avalon_sgdma 15.1]
Progress: Parameterizing module sgdma_1
Progress: Adding sys_clk_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: system.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.radio_0.avalon_streaming_source/sgdma_1.in: The source has a error signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: system.sgdma_0.out/radio_0.avalon_streaming_sink: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tomas/trx/nios/system.qsys --synthesis=VHDL --output-directory=/home/tomas/trx/nios/system/synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_hsmc [clock_source 15.1]
Progress: Parameterizing module clk_hsmc
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_lpddr2_emif_0 [altera_mem_if_lpddr2_emif 15.1]
Progress: Parameterizing module mem_if_lpddr2_emif_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Adding radio_0 [radio 1.0]
Progress: Parameterizing module radio_0
Progress: Adding sgdma_0 [altera_avalon_sgdma 15.1]
Progress: Parameterizing module sgdma_0
Progress: Adding sgdma_1 [altera_avalon_sgdma 15.1]
Progress: Parameterizing module sgdma_1
Progress: Adding sys_clk_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.mem_if_lpddr2_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: system.mem_if_lpddr2_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.radio_0.avalon_streaming_source/sgdma_1.in: The source has a error signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: system.sgdma_0.out/radio_0.avalon_streaming_sink: The sink has a error signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux_001.sink4
Info: Inserting clock-crossing logic between cmd_demux_006.src0 and cmd_mux_001.sink5
Info: Inserting clock-crossing logic between cmd_demux_007.src0 and cmd_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src4 and rsp_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src5 and rsp_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src6 and rsp_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Warning: system: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: system: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: cpu: "system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=/tmp/alt6802_1901043160382331200.dir/0001_jtag_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0001_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'system_led_pio'
Info: led_pio:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=/tmp/alt6802_1901043160382331200.dir/0002_led_pio_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0002_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'system_led_pio'
Info: led_pio: "system" instantiated altera_avalon_pio "led_pio"
Info: mem_if_lpddr2_emif_0: "system" instantiated altera_mem_if_lpddr2_emif "mem_if_lpddr2_emif_0"
Info: onchip_mem: Starting RTL generation for module 'system_onchip_mem'
Info: onchip_mem:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=/tmp/alt6802_1901043160382331200.dir/0003_onchip_mem_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0003_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'system_onchip_mem'
Info: onchip_mem: "system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: radio_0: "system" instantiated radio "radio_0"
Info: sgdma_0: Starting RTL generation for module 'system_sgdma_0'
Info: sgdma_0:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_0 --dir=/tmp/alt6802_1901043160382331200.dir/0005_sgdma_0_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0005_sgdma_0_gen//system_sgdma_0_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_0: Done RTL generation for module 'system_sgdma_0'
Info: sgdma_0: "system" instantiated altera_avalon_sgdma "sgdma_0"
Info: sgdma_1: Starting RTL generation for module 'system_sgdma_1'
Info: sgdma_1:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_sgdma_1 --dir=/tmp/alt6802_1901043160382331200.dir/0006_sgdma_1_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0006_sgdma_1_gen//system_sgdma_1_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_1: Done RTL generation for module 'system_sgdma_1'
Info: sgdma_1: "system" instantiated altera_avalon_sgdma "sgdma_1"
Info: sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=/tmp/alt6802_1901043160382331200.dir/0007_sys_clk_timer_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0007_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer: "system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: uart: Starting RTL generation for module 'system_uart'
Info: uart:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tomas/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_uart --dir=/tmp/alt6802_1901043160382331200.dir/0009_uart_gen/ --quartus_dir=/home/tomas/altera_lite/15.1/quartus --verilog --config=/tmp/alt6802_1901043160382331200.dir/0009_uart_gen//system_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'system_uart'
Info: uart: "system" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "system" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_cpu_cpu'
Info: cpu:   Generation command is [exec /home/tomas/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tomas/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tomas/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tomas/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=/tmp/alt6802_1901043160382331200.dir/0013_cpu_gen/ --quartus_bindir=/home/tomas/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6802_1901043160382331200.dir/0013_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.01.02 21:18:38 (*) Starting Nios II generation
Info: cpu: # 2016.01.02 21:18:38 (*)   Checking for plaintext license.
Info: cpu: # 2016.01.02 21:18:42 (*)   Plaintext license not found.
Info: cpu: # 2016.01.02 21:18:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.01.02 21:18:46 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.01.02 21:18:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.01.02 21:18:46 (*)   Creating all objects for CPU
Info: cpu: # 2016.01.02 21:18:46 (*)     Testbench
Info: cpu: # 2016.01.02 21:18:46 (*)     Instruction decoding
Info: cpu: # 2016.01.02 21:18:46 (*)       Instruction fields
Info: cpu: # 2016.01.02 21:18:46 (*)       Instruction decodes
Info: cpu: # 2016.01.02 21:18:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.01.02 21:18:47 (*)       Instruction controls
Info: cpu: # 2016.01.02 21:18:47 (*)     Pipeline frontend
Info: cpu: # 2016.01.02 21:18:47 (*)     Pipeline backend
Info: cpu: # 2016.01.02 21:18:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.01.02 21:18:51 (*)   Creating encrypted RTL
Info: cpu: # 2016.01.02 21:18:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating system_mem_if_lpddr2_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the system_mem_if_lpddr2_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_qseq "s0"
Info: dmaster: "mem_if_lpddr2_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_lpddr2_hard_memory_controller "c0"
Info: oct0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_lpddr2_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_1: "mem_if_lpddr2_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sgdma_0_m_read_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_0_m_read_rsp_width_adapter"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Warning: Overwriting different file /home/tomas/trx/nios/system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file /home/tomas/trx/nios/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 65 modules, 169 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
