#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 28 11:50:54 2024
# Process ID: 23676
# Current directory: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex
# Command line: vivado.exe -notrace -source c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert/ibert.gen/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl
# Log file: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/vivado.log
# Journal file: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex\vivado.jou
# Running On: DESKTOP-DRFI9SU, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 16, Host memory: 17097 MB
#-----------------------------------------------------------
start_gui
source c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert/ibert.gen/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at I:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1588.008 ; gain = 395.023
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'ibert_7series_gtx_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'ibert_7series_gtx_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'I:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'I:/Vivado/2023.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/xsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/modelsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/questa/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/xcelium/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/vcs/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/riviera/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/activehdl/ibert_7series_gtx_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Mar 28 11:51:38 2024] Launched synth_1...
Run output will be captured here: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/runme.log
[Thu Mar 28 11:51:38 2024] Launched impl_1...
Run output will be captured here: c:/Vulcan/FPGA/Vivado_Lab/Debug_Tool/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 12:17:30 2024...
