// Seed: 3996873449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output tri id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  assign id_5 = id_6;
  assign id_2 = 1 == -1;
  logic [1 : 1 'b0] id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd81,
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  inout logic [7:0] id_5;
  input wire _id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[-1=={-1}] = id_5;
  logic [id_3  ==  id_4 : id_4] id_6 = id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_2
  );
endmodule
