-o F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/compile -lc F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/library.cfg -fl F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/compile/CS302_Fall2022.epr -O2 -sve -msg 5 -sv2k12 -work CS302_Fall2022 F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/src/Comparator2.v 