// Seed: 2502053464
`timescale 1ps / 1ps
module module_0;
  type_7(
      id_0, id_0[1 : 1]
  );
  supply0 id_1 = id_0, id_2;
  logic   id_4;
  logic   id_5;
  logic   id_6;
endmodule
