DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 1661,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2473,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2576,0
)
(Instance
name "I18"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3637,0
)
(Instance
name "I19"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3657,0
)
(Instance
name "I20"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3677,0
)
(Instance
name "I21"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3697,0
)
(Instance
name "I22"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3717,0
)
(Instance
name "I23"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3737,0
)
(Instance
name "I24"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3757,0
)
(Instance
name "I25"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3777,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3901,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3912,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3992,0
)
(Instance
name "I30"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 4853,0
)
(Instance
name "I31"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 4930,0
)
(Instance
name "I32"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 5007,0
)
(Instance
name "I2"
duLibraryName "Common"
duName "toggler"
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 6999,0
)
(Instance
name "I5"
duLibraryName "Common"
duName "toggler"
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 7024,0
)
(Instance
name "I8"
duLibraryName "Common"
duName "toggler"
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 7074,0
)
(Instance
name "I35"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 7158,0
)
(Instance
name "I36"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 7172,0
)
(Instance
name "I9"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 7944,0
)
(Instance
name "I10"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 8260,0
)
(Instance
name "I_main"
duLibraryName "Inverter"
duName "inverterControl"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "real"
value "nonOverlapPeriod"
)
(GiElement
name "adcFrequency"
type "real"
value "adcFrequency"
)
(GiElement
name "uartBaudRate"
type "real"
value "uartBaudRate"
)
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
mwi 0
uid 8464,0
)
]
libraryRefs [
"ieee"
"gates"
"common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\@e@b@s2"
)
(vvPair
variable "d_logical"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\EBS2"
)
(vvPair
variable "date"
value "14.01.2025"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "EBS2"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "14.01.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "16:44:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "EBS2"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\DiD\\did-inverter\\Prefs\\..\\Board\\hds\\EBS2\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$LIBERO_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$LIBERO_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_LiberoDir"
value "$HDS_LIBERO_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:44:48"
)
(vvPair
variable "unit"
value "EBS2"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-5000,-63800,9000,-62600"
st "clock           : std_ulogic"
)
)
*2 (Grouping
uid 1487,0
optionalChildren [
*3 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,61000,91000,63000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,61400,87600,62600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,61000,66000,63000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "46150,61300,59850,62700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,67000,66000,69000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,67400,63000,68600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,61000,72000,63000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,61400,70900,62600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,63000,66000,65000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,63400,60400,64600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,63000,45000,65000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,63400,43600,64600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,65000,45000,67000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,65400,43600,66600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,63000,91000,69000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,63200,80300,64400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*11 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,65000,66000,67000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,65400,56100,66600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,67000,45000,69000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,67400,44500,68600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "40000,61000,91000,69000"
)
oxt "13000,22000,64000,30000"
)
*13 (PortIoIn
uid 1583,0
shape (CompositeShape
uid 1584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1585,0
sl 0
ro 270
xt "2000,38625,3500,39375"
)
(Line
uid 1586,0
sl 0
ro 270
xt "3500,39000,4000,39000"
pts [
"3500,39000"
"4000,39000"
]
)
]
)
tg (WTG
uid 1587,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2800,38300,1000,39700"
st "clock"
ju 2
blo "1000,39500"
tm "WireNameMgr"
)
s (Text
uid 1589,0
va (VaSet
)
xt "-2800,39700,-2800,39700"
ju 2
blo "-2800,39700"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 1590,0
shape (CompositeShape
uid 1591,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1592,0
sl 0
ro 270
xt "2000,57625,3500,58375"
)
(Line
uid 1593,0
sl 0
ro 270
xt "3500,58000,4000,58000"
pts [
"3500,58000"
"4000,58000"
]
)
]
)
tg (WTG
uid 1594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-4700,57300,1000,58700"
st "reset_n"
ju 2
blo "1000,58500"
tm "WireNameMgr"
)
s (Text
uid 1596,0
va (VaSet
)
xt "-4700,58700,-4700,58700"
ju 2
blo "-4700,58700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 1633,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 4
suid 2,0
)
declText (MLText
uid 1634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-118600,11900,-117600"
st "reset_n         : std_ulogic"
)
)
*16 (Net
uid 1635,0
decl (Decl
n "reset"
t "std_ulogic"
o 21
suid 3,0
)
declText (MLText
uid 1636,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-118600,14700,-117600"
st "SIGNAL reset           : std_ulogic"
)
)
*17 (SaComponent
uid 1661,0
optionalChildren [
*18 (CptPort
uid 1652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "8250,57625,9000,58375"
)
tg (CPTG
uid 1654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1655,0
va (VaSet
isHidden 1
)
xt "9000,57500,11300,58700"
st "in1"
blo "9000,58500"
)
s (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "9000,58500,9000,58500"
blo "9000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*19 (CptPort
uid 1656,0
optionalChildren [
*20 (Circle
uid 1660,0
va (VaSet
fg "0,65535,0"
)
xt "14000,57625,14750,58375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14750,57625,15500,58375"
)
tg (CPTG
uid 1658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1659,0
va (VaSet
isHidden 1
)
xt "10750,57500,13750,58700"
st "out1"
ju 2
blo "13750,58500"
)
s (Text
uid 1671,0
va (VaSet
isHidden 1
)
xt "13750,58500,13750,58500"
ju 2
blo "13750,58500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,55000,14000,61000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 1663,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "9910,53700,13410,54900"
st "gates"
blo "9910,54700"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 1665,0
va (VaSet
isHidden 1
)
xt "9910,54700,14510,55900"
st "inverter"
blo "9910,55700"
tm "CptNameMgr"
)
*23 (Text
uid 1666,0
va (VaSet
)
xt "9910,54700,11810,55900"
st "I1"
blo "9910,55700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1667,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1668,0
text (MLText
uid 1669,0
va (VaSet
isHidden 1
)
xt "9000,61400,22400,62600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (PortIoOut
uid 2466,0
shape (CompositeShape
uid 2467,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2468,0
sl 0
ro 270
xt "88500,22625,90000,23375"
)
(Line
uid 2469,0
sl 0
ro 270
xt "88000,23000,88500,23000"
pts [
"88000,23000"
"88500,23000"
]
)
]
)
tg (WTG
uid 2470,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2471,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,22300,99800,23700"
st "pwm2Low_n"
blo "91000,23500"
tm "WireNameMgr"
)
s (Text
uid 2472,0
va (VaSet
)
xt "91000,23700,91000,23700"
blo "91000,23700"
tm "SignalTypeMgr"
)
)
)
*25 (SaComponent
uid 2473,0
optionalChildren [
*26 (CptPort
uid 2482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,47625,17000,48375"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
va (VaSet
)
xt "18000,47300,19500,48500"
st "D"
blo "18000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*27 (CptPort
uid 2486,0
optionalChildren [
*28 (FFT
pts [
"17750,52000"
"17000,52375"
"17000,51625"
]
uid 2490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,51625,17750,52375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,51625,17000,52375"
)
tg (CPTG
uid 2488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2489,0
va (VaSet
)
xt "18000,51400,20800,52600"
st "CLK"
blo "18000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*29 (CptPort
uid 2491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2492,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "19625,54000,20375,54750"
)
tg (CPTG
uid 2493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2494,0
va (VaSet
)
xt "19000,52600,21800,53800"
st "CLR"
blo "19000,53600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*30 (CptPort
uid 2495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2496,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23000,47625,23750,48375"
)
tg (CPTG
uid 2497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2498,0
va (VaSet
)
xt "20400,47300,22000,48500"
st "Q"
ju 2
blo "22000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2474,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,46000,23000,54000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 2476,0
va (VaSet
)
xt "20600,53700,27200,54900"
st "sequential"
blo "20600,54700"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 2477,0
va (VaSet
)
xt "20600,54700,23300,55900"
st "DFF"
blo "20600,55700"
tm "CptNameMgr"
)
*33 (Text
uid 2478,0
va (VaSet
)
xt "20600,55700,22500,56900"
st "I6"
blo "20600,56700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2480,0
text (MLText
uid 2481,0
va (VaSet
isHidden 1
)
xt "24000,53400,37400,54600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*34 (SaComponent
uid 2576,0
optionalChildren [
*35 (CptPort
uid 2585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25250,47625,26000,48375"
)
tg (CPTG
uid 2587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2588,0
va (VaSet
isHidden 1
)
xt "26000,47500,28300,48700"
st "in1"
blo "26000,48500"
)
s (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "26000,48500,26000,48500"
blo "26000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*36 (CptPort
uid 2590,0
optionalChildren [
*37 (Circle
uid 2595,0
va (VaSet
fg "0,65535,0"
)
xt "31000,47625,31750,48375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2591,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "31750,47625,32500,48375"
)
tg (CPTG
uid 2592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2593,0
va (VaSet
isHidden 1
)
xt "27750,47500,30750,48700"
st "out1"
ju 2
blo "30750,48500"
)
s (Text
uid 2594,0
va (VaSet
isHidden 1
)
xt "30750,48500,30750,48500"
ju 2
blo "30750,48500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,45000,31000,51000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2578,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 2579,0
va (VaSet
isHidden 1
)
xt "26910,43700,30410,44900"
st "gates"
blo "26910,44700"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 2580,0
va (VaSet
isHidden 1
)
xt "26910,44700,31510,45900"
st "inverter"
blo "26910,45700"
tm "CptNameMgr"
)
*40 (Text
uid 2581,0
va (VaSet
)
xt "26910,44700,28810,45900"
st "I7"
blo "26910,45700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2582,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2583,0
text (MLText
uid 2584,0
va (VaSet
isHidden 1
)
xt "26000,51400,39400,52600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*41 (Net
uid 2602,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 24
suid 15,0
)
declText (MLText
uid 2603,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-85600,4000,-84600"
st "SIGNAL resetSynch_n    : std_ulogic"
)
)
*42 (PortIoOut
uid 2673,0
shape (CompositeShape
uid 2674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2675,0
sl 0
ro 270
xt "88500,-67375,90000,-66625"
)
(Line
uid 2676,0
sl 0
ro 270
xt "88000,-67000,88500,-67000"
pts [
"88000,-67000"
"88500,-67000"
]
)
]
)
tg (WTG
uid 2677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,-67700,95000,-66300"
st "LED1"
blo "91000,-66500"
tm "WireNameMgr"
)
s (Text
uid 2679,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,-66300,91000,-66300"
blo "91000,-66300"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 2686,0
decl (Decl
n "LED1"
t "std_uLogic"
o 5
suid 17,0
)
declText (MLText
uid 2687,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-85600,0,-84600"
st "LED1            : std_uLogic"
)
)
*44 (PortIoOut
uid 2688,0
shape (CompositeShape
uid 2689,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2690,0
sl 0
ro 270
xt "88500,-59375,90000,-58625"
)
(Line
uid 2691,0
sl 0
ro 270
xt "88000,-59000,88500,-59000"
pts [
"88000,-59000"
"88500,-59000"
]
)
]
)
tg (WTG
uid 2692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2693,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,-59700,95000,-58300"
st "LED2"
blo "91000,-58500"
tm "WireNameMgr"
)
s (Text
uid 2694,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,-58300,91000,-58300"
blo "91000,-58300"
tm "SignalTypeMgr"
)
)
)
*45 (Net
uid 2701,0
decl (Decl
n "LED2"
t "std_ulogic"
o 6
suid 18,0
)
declText (MLText
uid 2702,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-85600,-200,-84600"
st "LED2            : std_ulogic"
)
)
*46 (Net
uid 2784,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 27
suid 19,0
)
declText (MLText
uid 2785,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-85600,13900,-84600"
st "SIGNAL testOut         : std_uLogic_vector(1 TO testLineNb)"
)
)
*47 (PortIoOut
uid 3296,0
shape (CompositeShape
uid 3297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3298,0
sl 0
ro 270
xt "88500,-54375,90000,-53625"
)
(Line
uid 3299,0
sl 0
ro 270
xt "88000,-54000,88500,-54000"
pts [
"88000,-54000"
"88500,-54000"
]
)
]
)
tg (WTG
uid 3300,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3301,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,-54700,107300,-53300"
st "LEDs_n : (1 TO ledNb)"
blo "91000,-53500"
tm "WireNameMgr"
)
s (Text
uid 3302,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,-53300,91000,-53300"
blo "91000,-53300"
tm "SignalTypeMgr"
)
)
)
*48 (Net
uid 3607,0
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO ledNb)"
o 7
suid 34,0
)
declText (MLText
uid 3608,0
va (VaSet
isHidden 1
)
xt "-12000,-85600,14000,-84400"
st "LEDs_n          : std_ulogic_vector(1 TO ledNb)"
)
)
*49 (SaComponent
uid 3637,0
optionalChildren [
*50 (CptPort
uid 3646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3647,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,4625,65000,5375"
)
tg (CPTG
uid 3648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3649,0
va (VaSet
isHidden 1
)
xt "65000,4500,67300,5700"
st "in1"
blo "65000,5500"
)
s (Text
uid 3650,0
va (VaSet
isHidden 1
)
xt "65000,5500,65000,5500"
blo "65000,5500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*51 (CptPort
uid 3651,0
optionalChildren [
*52 (Circle
uid 3656,0
va (VaSet
fg "0,65535,0"
)
xt "70000,4625,70750,5375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3652,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,4625,71500,5375"
)
tg (CPTG
uid 3653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3654,0
va (VaSet
isHidden 1
)
xt "66750,4500,69750,5700"
st "out1"
ju 2
blo "69750,5500"
)
s (Text
uid 3655,0
va (VaSet
isHidden 1
)
xt "69750,5500,69750,5500"
ju 2
blo "69750,5500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,2000,70000,8000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3639,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 3640,0
va (VaSet
isHidden 1
)
xt "65910,700,69410,1900"
st "gates"
blo "65910,1700"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 3641,0
va (VaSet
isHidden 1
)
xt "65910,1700,70510,2900"
st "inverter"
blo "65910,2700"
tm "CptNameMgr"
)
*55 (Text
uid 3642,0
va (VaSet
)
xt "65910,1700,68510,2900"
st "I18"
blo "65910,2700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3643,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3644,0
text (MLText
uid 3645,0
va (VaSet
isHidden 1
)
xt "65000,8400,78400,9600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 3657,0
optionalChildren [
*57 (CptPort
uid 3666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3667,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-3375,65000,-2625"
)
tg (CPTG
uid 3668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3669,0
va (VaSet
isHidden 1
)
xt "65000,-3500,67300,-2300"
st "in1"
blo "65000,-2500"
)
s (Text
uid 3670,0
va (VaSet
isHidden 1
)
xt "65000,-2500,65000,-2500"
blo "65000,-2500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*58 (CptPort
uid 3671,0
optionalChildren [
*59 (Circle
uid 3676,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-3375,70750,-2625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3672,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-3375,71500,-2625"
)
tg (CPTG
uid 3673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3674,0
va (VaSet
isHidden 1
)
xt "66750,-3500,69750,-2300"
st "out1"
ju 2
blo "69750,-2500"
)
s (Text
uid 3675,0
va (VaSet
isHidden 1
)
xt "69750,-2500,69750,-2500"
ju 2
blo "69750,-2500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-6000,70000,0"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3659,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 3660,0
va (VaSet
isHidden 1
)
xt "65910,-7300,69410,-6100"
st "gates"
blo "65910,-6300"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 3661,0
va (VaSet
isHidden 1
)
xt "65910,-6300,70510,-5100"
st "inverter"
blo "65910,-5300"
tm "CptNameMgr"
)
*62 (Text
uid 3662,0
va (VaSet
)
xt "65910,-6300,68510,-5100"
st "I19"
blo "65910,-5300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3663,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3664,0
text (MLText
uid 3665,0
va (VaSet
isHidden 1
)
xt "65000,400,78400,1600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*63 (SaComponent
uid 3677,0
optionalChildren [
*64 (CptPort
uid 3686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-11375,65000,-10625"
)
tg (CPTG
uid 3688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3689,0
va (VaSet
isHidden 1
)
xt "65000,-11500,67300,-10300"
st "in1"
blo "65000,-10500"
)
s (Text
uid 3690,0
va (VaSet
isHidden 1
)
xt "65000,-10500,65000,-10500"
blo "65000,-10500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*65 (CptPort
uid 3691,0
optionalChildren [
*66 (Circle
uid 3696,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-11375,70750,-10625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3692,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-11375,71500,-10625"
)
tg (CPTG
uid 3693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3694,0
va (VaSet
isHidden 1
)
xt "66750,-11500,69750,-10300"
st "out1"
ju 2
blo "69750,-10500"
)
s (Text
uid 3695,0
va (VaSet
isHidden 1
)
xt "69750,-10500,69750,-10500"
ju 2
blo "69750,-10500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-14000,70000,-8000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3679,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 3680,0
va (VaSet
isHidden 1
)
xt "65910,-15300,69410,-14100"
st "gates"
blo "65910,-14300"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 3681,0
va (VaSet
isHidden 1
)
xt "65910,-14300,70510,-13100"
st "inverter"
blo "65910,-13300"
tm "CptNameMgr"
)
*69 (Text
uid 3682,0
va (VaSet
)
xt "65910,-14300,68510,-13100"
st "I20"
blo "65910,-13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3683,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3684,0
text (MLText
uid 3685,0
va (VaSet
isHidden 1
)
xt "65000,-7600,78400,-6400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 3697,0
optionalChildren [
*71 (CptPort
uid 3706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3707,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-19375,65000,-18625"
)
tg (CPTG
uid 3708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3709,0
va (VaSet
isHidden 1
)
xt "65000,-19500,67300,-18300"
st "in1"
blo "65000,-18500"
)
s (Text
uid 3710,0
va (VaSet
isHidden 1
)
xt "65000,-18500,65000,-18500"
blo "65000,-18500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*72 (CptPort
uid 3711,0
optionalChildren [
*73 (Circle
uid 3716,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-19375,70750,-18625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3712,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-19375,71500,-18625"
)
tg (CPTG
uid 3713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3714,0
va (VaSet
isHidden 1
)
xt "66750,-19500,69750,-18300"
st "out1"
ju 2
blo "69750,-18500"
)
s (Text
uid 3715,0
va (VaSet
isHidden 1
)
xt "69750,-18500,69750,-18500"
ju 2
blo "69750,-18500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-22000,70000,-16000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 3700,0
va (VaSet
isHidden 1
)
xt "65910,-23300,69410,-22100"
st "gates"
blo "65910,-22300"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 3701,0
va (VaSet
isHidden 1
)
xt "65910,-22300,70510,-21100"
st "inverter"
blo "65910,-21300"
tm "CptNameMgr"
)
*76 (Text
uid 3702,0
va (VaSet
)
xt "65910,-22300,68510,-21100"
st "I21"
blo "65910,-21300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3703,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3704,0
text (MLText
uid 3705,0
va (VaSet
isHidden 1
)
xt "65000,-15600,78400,-14400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 3717,0
optionalChildren [
*78 (CptPort
uid 3726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3727,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-51375,65000,-50625"
)
tg (CPTG
uid 3728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3729,0
va (VaSet
isHidden 1
)
xt "65000,-51500,67300,-50300"
st "in1"
blo "65000,-50500"
)
s (Text
uid 3730,0
va (VaSet
isHidden 1
)
xt "65000,-50500,65000,-50500"
blo "65000,-50500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*79 (CptPort
uid 3731,0
optionalChildren [
*80 (Circle
uid 3736,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-51375,70750,-50625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3732,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-51375,71500,-50625"
)
tg (CPTG
uid 3733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3734,0
va (VaSet
isHidden 1
)
xt "66750,-51500,69750,-50300"
st "out1"
ju 2
blo "69750,-50500"
)
s (Text
uid 3735,0
va (VaSet
isHidden 1
)
xt "69750,-50500,69750,-50500"
ju 2
blo "69750,-50500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-54000,70000,-48000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3719,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 3720,0
va (VaSet
isHidden 1
)
xt "65910,-55300,69410,-54100"
st "gates"
blo "65910,-54300"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 3721,0
va (VaSet
isHidden 1
)
xt "65910,-54300,70510,-53100"
st "inverter"
blo "65910,-53300"
tm "CptNameMgr"
)
*83 (Text
uid 3722,0
va (VaSet
)
xt "65910,-54300,68510,-53100"
st "I22"
blo "65910,-53300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3723,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3724,0
text (MLText
uid 3725,0
va (VaSet
isHidden 1
)
xt "65000,-47600,78400,-46400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 3737,0
optionalChildren [
*85 (CptPort
uid 3746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3747,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-43375,65000,-42625"
)
tg (CPTG
uid 3748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3749,0
va (VaSet
isHidden 1
)
xt "65000,-43500,67300,-42300"
st "in1"
blo "65000,-42500"
)
s (Text
uid 3750,0
va (VaSet
isHidden 1
)
xt "65000,-42500,65000,-42500"
blo "65000,-42500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*86 (CptPort
uid 3751,0
optionalChildren [
*87 (Circle
uid 3756,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-43375,70750,-42625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3752,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-43375,71500,-42625"
)
tg (CPTG
uid 3753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3754,0
va (VaSet
isHidden 1
)
xt "66750,-43500,69750,-42300"
st "out1"
ju 2
blo "69750,-42500"
)
s (Text
uid 3755,0
va (VaSet
isHidden 1
)
xt "69750,-42500,69750,-42500"
ju 2
blo "69750,-42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-46000,70000,-40000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3739,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 3740,0
va (VaSet
isHidden 1
)
xt "65910,-47300,69410,-46100"
st "gates"
blo "65910,-46300"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 3741,0
va (VaSet
isHidden 1
)
xt "65910,-46300,70510,-45100"
st "inverter"
blo "65910,-45300"
tm "CptNameMgr"
)
*90 (Text
uid 3742,0
va (VaSet
)
xt "65910,-46300,68510,-45100"
st "I23"
blo "65910,-45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3743,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3744,0
text (MLText
uid 3745,0
va (VaSet
isHidden 1
)
xt "65000,-39600,78400,-38400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 3757,0
optionalChildren [
*92 (CptPort
uid 3766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3767,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-35375,65000,-34625"
)
tg (CPTG
uid 3768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3769,0
va (VaSet
isHidden 1
)
xt "65000,-35500,67300,-34300"
st "in1"
blo "65000,-34500"
)
s (Text
uid 3770,0
va (VaSet
isHidden 1
)
xt "65000,-34500,65000,-34500"
blo "65000,-34500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*93 (CptPort
uid 3771,0
optionalChildren [
*94 (Circle
uid 3776,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-35375,70750,-34625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3772,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-35375,71500,-34625"
)
tg (CPTG
uid 3773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3774,0
va (VaSet
isHidden 1
)
xt "66750,-35500,69750,-34300"
st "out1"
ju 2
blo "69750,-34500"
)
s (Text
uid 3775,0
va (VaSet
isHidden 1
)
xt "69750,-34500,69750,-34500"
ju 2
blo "69750,-34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-38000,70000,-32000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3759,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 3760,0
va (VaSet
isHidden 1
)
xt "65910,-39300,69410,-38100"
st "gates"
blo "65910,-38300"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 3761,0
va (VaSet
isHidden 1
)
xt "65910,-38300,70510,-37100"
st "inverter"
blo "65910,-37300"
tm "CptNameMgr"
)
*97 (Text
uid 3762,0
va (VaSet
)
xt "65910,-38300,68510,-37100"
st "I24"
blo "65910,-37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3763,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3764,0
text (MLText
uid 3765,0
va (VaSet
isHidden 1
)
xt "65000,-31600,78400,-30400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 3777,0
optionalChildren [
*99 (CptPort
uid 3786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3787,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-27375,65000,-26625"
)
tg (CPTG
uid 3788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3789,0
va (VaSet
isHidden 1
)
xt "65000,-27500,67300,-26300"
st "in1"
blo "65000,-26500"
)
s (Text
uid 3790,0
va (VaSet
isHidden 1
)
xt "65000,-26500,65000,-26500"
blo "65000,-26500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*100 (CptPort
uid 3791,0
optionalChildren [
*101 (Circle
uid 3796,0
va (VaSet
fg "0,65535,0"
)
xt "70000,-27375,70750,-26625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3792,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70750,-27375,71500,-26625"
)
tg (CPTG
uid 3793,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3794,0
va (VaSet
isHidden 1
)
xt "66750,-27500,69750,-26300"
st "out1"
ju 2
blo "69750,-26500"
)
s (Text
uid 3795,0
va (VaSet
isHidden 1
)
xt "69750,-26500,69750,-26500"
ju 2
blo "69750,-26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,-30000,70000,-24000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3779,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 3780,0
va (VaSet
isHidden 1
)
xt "65910,-31300,69410,-30100"
st "gates"
blo "65910,-30300"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 3781,0
va (VaSet
isHidden 1
)
xt "65910,-30300,70510,-29100"
st "inverter"
blo "65910,-29300"
tm "CptNameMgr"
)
*104 (Text
uid 3782,0
va (VaSet
)
xt "65910,-30300,68510,-29100"
st "I25"
blo "65910,-29300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3783,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3784,0
text (MLText
uid 3785,0
va (VaSet
isHidden 1
)
xt "65000,-23600,78400,-22400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 3901,0
optionalChildren [
*106 (CptPort
uid 3893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-59375,65000,-58625"
)
tg (CPTG
uid 3895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3896,0
va (VaSet
isHidden 1
)
xt "65000,-59300,67300,-58100"
st "in1"
blo "65000,-58300"
)
s (Text
uid 3910,0
va (VaSet
isHidden 1
)
xt "65000,-58300,65000,-58300"
blo "65000,-58300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*107 (CptPort
uid 3897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70000,-59375,70750,-58625"
)
tg (CPTG
uid 3899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3900,0
va (VaSet
isHidden 1
)
xt "67000,-59300,70000,-58100"
st "out1"
ju 2
blo "70000,-58300"
)
s (Text
uid 3911,0
va (VaSet
isHidden 1
)
xt "70000,-58300,70000,-58300"
ju 2
blo "70000,-58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 3902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,-62000,70000,-56000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 3904,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "65910,-63300,69010,-62300"
st "gates"
blo "65910,-62500"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 3905,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "65910,-62300,72810,-61300"
st "bufferUlogic"
blo "65910,-61500"
tm "CptNameMgr"
)
*110 (Text
uid 3906,0
va (VaSet
font "Verdana,8,1"
)
xt "65910,-62300,68110,-61300"
st "I26"
blo "65910,-61500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3908,0
text (MLText
uid 3909,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "65000,-53400,79100,-52400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (SaComponent
uid 3912,0
optionalChildren [
*112 (CptPort
uid 3921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,-67375,65000,-66625"
)
tg (CPTG
uid 3923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3924,0
va (VaSet
isHidden 1
)
xt "65000,-67300,67300,-66100"
st "in1"
blo "65000,-66300"
)
s (Text
uid 3925,0
va (VaSet
isHidden 1
)
xt "65000,-66300,65000,-66300"
blo "65000,-66300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*113 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70000,-67375,70750,-66625"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
isHidden 1
)
xt "67000,-67300,70000,-66100"
st "out1"
ju 2
blo "70000,-66300"
)
s (Text
uid 3930,0
va (VaSet
isHidden 1
)
xt "70000,-66300,70000,-66300"
ju 2
blo "70000,-66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,-70000,70000,-64000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 3915,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "65910,-71300,69010,-70300"
st "gates"
blo "65910,-70500"
tm "BdLibraryNameMgr"
)
*115 (Text
uid 3916,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "65910,-70300,72810,-69300"
st "bufferUlogic"
blo "65910,-69500"
tm "CptNameMgr"
)
*116 (Text
uid 3917,0
va (VaSet
font "Verdana,8,1"
)
xt "65910,-70300,68110,-69300"
st "I27"
blo "65910,-69500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3918,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3919,0
text (MLText
uid 3920,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "65000,-61400,79100,-60400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*117 (SaComponent
uid 3992,0
optionalChildren [
*118 (CptPort
uid 4001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4002,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11625,47000,12375,47750"
)
tg (CPTG
uid 4003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
)
xt "13000,46000,17400,47200"
st "logic_1"
blo "13000,47000"
)
s (Text
uid 4005,0
va (VaSet
)
xt "13000,47000,13000,47000"
blo "13000,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 3993,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,41000,14000,47000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 3995,0
va (VaSet
font "Verdana,8,1"
)
xt "8910,44700,12010,45700"
st "gates"
blo "8910,45500"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 3996,0
va (VaSet
font "Verdana,8,1"
)
xt "8910,45700,12410,46700"
st "logic1"
blo "8910,46500"
tm "CptNameMgr"
)
*121 (Text
uid 3997,0
va (VaSet
font "Verdana,8,1"
)
xt "8910,46700,11110,47700"
st "I28"
blo "8910,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3999,0
text (MLText
uid 4000,0
va (VaSet
font "Verdana,8,0"
)
xt "9000,49600,9000,49600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*122 (Net
uid 4012,0
decl (Decl
n "reset1"
t "std_ulogic"
o 22
suid 36,0
)
declText (MLText
uid 4013,0
va (VaSet
isHidden 1
)
xt "0,6000,18800,7200"
st "SIGNAL reset1          : std_ulogic"
)
)
*123 (PortIoIn
uid 4662,0
shape (CompositeShape
uid 4663,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4664,0
sl 0
ro 270
xt "-5000,-41375,-3500,-40625"
)
(Line
uid 4665,0
sl 0
ro 270
xt "-3500,-41000,-3000,-41000"
pts [
"-3500,-41000"
"-3000,-41000"
]
)
]
)
tg (WTG
uid 4666,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4667,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-26400,-41700,-6000,-40300"
st "buttons_n : (1 TO buttonNb)"
ju 2
blo "-6000,-40500"
tm "WireNameMgr"
)
s (Text
uid 4668,0
va (VaSet
)
xt "-26400,-40300,-26400,-40300"
ju 2
blo "-26400,-40300"
tm "SignalTypeMgr"
)
)
)
*124 (Net
uid 4713,0
decl (Decl
n "buttons_n"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 2
suid 47,0
)
declText (MLText
uid 4714,0
va (VaSet
isHidden 1
)
xt "0,6800,28200,8000"
st "buttons_n       : std_uLogic_vector(1 TO buttonNb)"
)
)
*125 (SaComponent
uid 4853,0
optionalChildren [
*126 (CptPort
uid 4862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4863,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "5250,-4375,6000,-3625"
)
tg (CPTG
uid 4864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4865,0
va (VaSet
isHidden 1
)
xt "6000,-4500,8300,-3300"
st "in1"
blo "6000,-3500"
)
s (Text
uid 4866,0
va (VaSet
isHidden 1
)
xt "6000,-3500,6000,-3500"
blo "6000,-3500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*127 (CptPort
uid 4867,0
optionalChildren [
*128 (Circle
uid 4872,0
va (VaSet
fg "0,65535,0"
)
xt "11000,-4375,11750,-3625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4868,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11750,-4375,12500,-3625"
)
tg (CPTG
uid 4869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4870,0
va (VaSet
isHidden 1
)
xt "7750,-4500,10750,-3300"
st "out1"
ju 2
blo "10750,-3500"
)
s (Text
uid 4871,0
va (VaSet
isHidden 1
)
xt "10750,-3500,10750,-3500"
ju 2
blo "10750,-3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 4854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,-7000,11000,-1000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 4855,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 4856,0
va (VaSet
isHidden 1
)
xt "6910,-8300,10410,-7100"
st "gates"
blo "6910,-7300"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 4857,0
va (VaSet
isHidden 1
)
xt "6910,-7300,11510,-6100"
st "inverter"
blo "6910,-6300"
tm "CptNameMgr"
)
*131 (Text
uid 4858,0
va (VaSet
)
xt "6910,-7300,9510,-6100"
st "I30"
blo "6910,-6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4859,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4860,0
text (MLText
uid 4861,0
va (VaSet
isHidden 1
)
xt "6000,-600,19400,600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*132 (SaComponent
uid 4930,0
optionalChildren [
*133 (CptPort
uid 4939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4940,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "5250,-21375,6000,-20625"
)
tg (CPTG
uid 4941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4942,0
va (VaSet
isHidden 1
)
xt "6000,-21500,8300,-20300"
st "in1"
blo "6000,-20500"
)
s (Text
uid 4943,0
va (VaSet
isHidden 1
)
xt "6000,-20500,6000,-20500"
blo "6000,-20500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*134 (CptPort
uid 4944,0
optionalChildren [
*135 (Circle
uid 4949,0
va (VaSet
fg "0,65535,0"
)
xt "11000,-21375,11750,-20625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4945,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11750,-21375,12500,-20625"
)
tg (CPTG
uid 4946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4947,0
va (VaSet
isHidden 1
)
xt "7750,-21500,10750,-20300"
st "out1"
ju 2
blo "10750,-20500"
)
s (Text
uid 4948,0
va (VaSet
isHidden 1
)
xt "10750,-20500,10750,-20500"
ju 2
blo "10750,-20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 4931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,-24000,11000,-18000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 4932,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 4933,0
va (VaSet
isHidden 1
)
xt "6910,-25300,10410,-24100"
st "gates"
blo "6910,-24300"
tm "BdLibraryNameMgr"
)
*137 (Text
uid 4934,0
va (VaSet
isHidden 1
)
xt "6910,-24300,11510,-23100"
st "inverter"
blo "6910,-23300"
tm "CptNameMgr"
)
*138 (Text
uid 4935,0
va (VaSet
)
xt "6910,-24300,9510,-23100"
st "I31"
blo "6910,-23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4936,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4937,0
text (MLText
uid 4938,0
va (VaSet
isHidden 1
)
xt "6000,-17600,19400,-16400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*139 (SaComponent
uid 5007,0
optionalChildren [
*140 (CptPort
uid 5016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5017,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "5250,-38375,6000,-37625"
)
tg (CPTG
uid 5018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5019,0
va (VaSet
isHidden 1
)
xt "6000,-38500,8300,-37300"
st "in1"
blo "6000,-37500"
)
s (Text
uid 5020,0
va (VaSet
isHidden 1
)
xt "6000,-37500,6000,-37500"
blo "6000,-37500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*141 (CptPort
uid 5021,0
optionalChildren [
*142 (Circle
uid 5026,0
va (VaSet
fg "0,65535,0"
)
xt "11000,-38375,11750,-37625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5022,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11750,-38375,12500,-37625"
)
tg (CPTG
uid 5023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5024,0
va (VaSet
isHidden 1
)
xt "7750,-38500,10750,-37300"
st "out1"
ju 2
blo "10750,-37500"
)
s (Text
uid 5025,0
va (VaSet
isHidden 1
)
xt "10750,-37500,10750,-37500"
ju 2
blo "10750,-37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,-41000,11000,-35000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 5009,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
uid 5010,0
va (VaSet
isHidden 1
)
xt "6910,-42300,10410,-41100"
st "gates"
blo "6910,-41300"
tm "BdLibraryNameMgr"
)
*144 (Text
uid 5011,0
va (VaSet
isHidden 1
)
xt "6910,-41300,11510,-40100"
st "inverter"
blo "6910,-40300"
tm "CptNameMgr"
)
*145 (Text
uid 5012,0
va (VaSet
)
xt "6910,-41300,9510,-40100"
st "I32"
blo "6910,-40300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5013,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5014,0
text (MLText
uid 5015,0
va (VaSet
isHidden 1
)
xt "6000,-34600,19400,-33400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*146 (Net
uid 5084,0
decl (Decl
n "button3"
t "std_uLogic"
o 17
suid 56,0
)
declText (MLText
uid 5085,0
va (VaSet
isHidden 1
)
xt "0,6800,19400,8000"
st "SIGNAL button3         : std_uLogic"
)
)
*147 (Net
uid 5090,0
decl (Decl
n "button1"
t "std_uLogic"
o 15
suid 57,0
)
declText (MLText
uid 5091,0
va (VaSet
isHidden 1
)
xt "0,6800,19400,8000"
st "SIGNAL button1         : std_uLogic"
)
)
*148 (Net
uid 5092,0
decl (Decl
n "button2"
t "std_uLogic"
o 16
suid 58,0
)
declText (MLText
uid 5093,0
va (VaSet
isHidden 1
)
xt "0,6800,19400,8000"
st "SIGNAL button2         : std_uLogic"
)
)
*149 (Net
uid 5270,0
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 12
suid 59,0
)
declText (MLText
uid 5271,0
va (VaSet
isHidden 1
)
xt "0,6800,16400,8000"
st "pwm2Low_n       : std_uLogic"
)
)
*150 (PortIoOut
uid 5276,0
shape (CompositeShape
uid 5277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5278,0
sl 0
ro 270
xt "88500,20625,90000,21375"
)
(Line
uid 5279,0
sl 0
ro 270
xt "88000,21000,88500,21000"
pts [
"88000,21000"
"88500,21000"
]
)
]
)
tg (WTG
uid 5280,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5281,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,20300,98400,21700"
st "pwm2High"
blo "91000,21500"
tm "WireNameMgr"
)
s (Text
uid 5282,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,21700,91000,21700"
blo "91000,21700"
tm "SignalTypeMgr"
)
)
)
*151 (PortIoOut
uid 5283,0
shape (CompositeShape
uid 5284,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5285,0
sl 0
ro 270
xt "88500,18625,90000,19375"
)
(Line
uid 5286,0
sl 0
ro 270
xt "88000,19000,88500,19000"
pts [
"88000,19000"
"88500,19000"
]
)
]
)
tg (WTG
uid 5287,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5288,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,18300,99800,19700"
st "pwm1Low_n"
blo "91000,19500"
tm "WireNameMgr"
)
s (Text
uid 5289,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,19700,91000,19700"
blo "91000,19700"
tm "SignalTypeMgr"
)
)
)
*152 (PortIoOut
uid 5290,0
shape (CompositeShape
uid 5291,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5292,0
sl 0
ro 270
xt "88500,16625,90000,17375"
)
(Line
uid 5293,0
sl 0
ro 270
xt "88000,17000,88500,17000"
pts [
"88000,17000"
"88500,17000"
]
)
]
)
tg (WTG
uid 5294,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5295,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,16300,98400,17700"
st "pwm1High"
blo "91000,17500"
tm "WireNameMgr"
)
s (Text
uid 5296,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,17700,91000,17700"
blo "91000,17700"
tm "SignalTypeMgr"
)
)
)
*153 (Net
uid 5297,0
decl (Decl
n "pwm1High"
t "std_uLogic"
o 9
suid 60,0
)
declText (MLText
uid 5298,0
va (VaSet
isHidden 1
)
xt "0,6800,15900,8000"
st "pwm1High        : std_uLogic"
)
)
*154 (Net
uid 5303,0
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 10
suid 61,0
)
declText (MLText
uid 5304,0
va (VaSet
isHidden 1
)
xt "0,6800,16400,8000"
st "pwm1Low_n       : std_uLogic"
)
)
*155 (Net
uid 5309,0
decl (Decl
n "pwm2High"
t "std_uLogic"
o 11
suid 62,0
)
declText (MLText
uid 5310,0
va (VaSet
isHidden 1
)
xt "0,6800,15900,8000"
st "pwm2High        : std_uLogic"
)
)
*156 (Net
uid 5519,0
decl (Decl
n "threeLevel"
t "std_uLogic"
o 28
suid 63,0
)
declText (MLText
uid 5520,0
va (VaSet
isHidden 1
)
xt "0,6800,19900,8000"
st "SIGNAL threeLevel      : std_uLogic"
)
)
*157 (Net
uid 5525,0
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 26
suid 64,0
)
declText (MLText
uid 5526,0
va (VaSet
isHidden 1
)
xt "0,6800,21500,8000"
st "SIGNAL switchEvenOdd   : std_uLogic"
)
)
*158 (Net
uid 5531,0
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 18
suid 65,0
)
declText (MLText
uid 5532,0
va (VaSet
isHidden 1
)
xt "0,6800,21600,8000"
st "SIGNAL doubleFrequency : std_uLogic"
)
)
*159 (Net
uid 5638,0
decl (Decl
n "sampleEn"
t "std_uLogic"
o 25
suid 66,0
)
declText (MLText
uid 5639,0
va (VaSet
isHidden 1
)
xt "0,3000,20100,4200"
st "SIGNAL sampleEn        : std_uLogic"
)
)
*160 (Net
uid 5644,0
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 20
suid 67,0
)
declText (MLText
uid 5645,0
va (VaSet
isHidden 1
)
xt "0,3000,21100,4200"
st "SIGNAL pwmCountEn      : std_uLogic"
)
)
*161 (Net
uid 6064,0
decl (Decl
n "trigger"
t "std_uLogic"
o 13
suid 68,0
)
declText (MLText
uid 6065,0
va (VaSet
isHidden 1
)
xt "0,3000,14300,4200"
st "trigger         : std_uLogic"
)
)
*162 (PortIoOut
uid 6072,0
shape (CompositeShape
uid 6073,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6074,0
sl 0
ro 270
xt "88500,26625,90000,27375"
)
(Line
uid 6075,0
sl 0
ro 270
xt "88000,27000,88500,27000"
pts [
"88000,27000"
"88500,27000"
]
)
]
)
tg (WTG
uid 6076,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6077,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,26300,96000,27700"
st "trigger"
blo "91000,27500"
tm "WireNameMgr"
)
s (Text
uid 6078,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,27700,91000,27700"
blo "91000,27700"
tm "SignalTypeMgr"
)
)
)
*163 (SaComponent
uid 6999,0
optionalChildren [
*164 (CptPort
uid 6983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-34375,16000,-33625"
)
tg (CPTG
uid 6985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6986,0
va (VaSet
)
xt "17000,-34500,20400,-33300"
st "clock"
blo "17000,-33500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*165 (CptPort
uid 6987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-38375,16000,-37625"
)
tg (CPTG
uid 6989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6990,0
va (VaSet
)
xt "17000,-38500,20200,-37300"
st "input"
blo "17000,-37500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*166 (CptPort
uid 6991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-32375,16000,-31625"
)
tg (CPTG
uid 6993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6994,0
va (VaSet
)
xt "17000,-32500,20300,-31300"
st "reset"
blo "17000,-31500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*167 (CptPort
uid 6995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,-38375,32750,-37625"
)
tg (CPTG
uid 6997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6998,0
va (VaSet
)
xt "27200,-38500,31000,-37300"
st "toggle"
ju 2
blo "31000,-37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 7000,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,-42000,32000,-30000"
)
oxt "43000,11000,59000,23000"
ttg (MlTextGroup
uid 7001,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 7002,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-30000,20800,-29000"
st "Common"
blo "16200,-29200"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 7003,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-29000,20200,-28000"
st "toggler"
blo "16200,-28200"
tm "CptNameMgr"
)
*170 (Text
uid 7004,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-28000,17800,-27000"
st "I2"
blo "16200,-27200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7005,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7006,0
text (MLText
uid 7007,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,-27200,39100,-25200"
st "counterBitNb = toggleCounterBitNb    ( natural    )  
invertInput  = '0'                   ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*171 (SaComponent
uid 7024,0
optionalChildren [
*172 (CptPort
uid 7008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-17375,16000,-16625"
)
tg (CPTG
uid 7010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7011,0
va (VaSet
)
xt "17000,-17500,20400,-16300"
st "clock"
blo "17000,-16500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*173 (CptPort
uid 7012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-21375,16000,-20625"
)
tg (CPTG
uid 7014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7015,0
va (VaSet
)
xt "17000,-21500,20200,-20300"
st "input"
blo "17000,-20500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*174 (CptPort
uid 7016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-15375,16000,-14625"
)
tg (CPTG
uid 7018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7019,0
va (VaSet
)
xt "17000,-15500,20300,-14300"
st "reset"
blo "17000,-14500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*175 (CptPort
uid 7020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,-21375,32750,-20625"
)
tg (CPTG
uid 7022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7023,0
va (VaSet
)
xt "27200,-21500,31000,-20300"
st "toggle"
ju 2
blo "31000,-20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 7025,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,-25000,32000,-13000"
)
oxt "43000,11000,59000,23000"
ttg (MlTextGroup
uid 7026,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 7027,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-13000,20800,-12000"
st "Common"
blo "16200,-12200"
tm "BdLibraryNameMgr"
)
*177 (Text
uid 7028,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-12000,20200,-11000"
st "toggler"
blo "16200,-11200"
tm "CptNameMgr"
)
*178 (Text
uid 7029,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,-11000,17800,-10000"
st "I5"
blo "16200,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7030,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7031,0
text (MLText
uid 7032,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,-10200,39100,-8200"
st "counterBitNb = toggleCounterBitNb    ( natural    )  
invertInput  = '0'                   ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*179 (SaComponent
uid 7074,0
optionalChildren [
*180 (CptPort
uid 7058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-375,16000,375"
)
tg (CPTG
uid 7060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7061,0
va (VaSet
)
xt "17000,-500,20400,700"
st "clock"
blo "17000,500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*181 (CptPort
uid 7062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,-4375,16000,-3625"
)
tg (CPTG
uid 7064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7065,0
va (VaSet
)
xt "17000,-4500,20200,-3300"
st "input"
blo "17000,-3500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*182 (CptPort
uid 7066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,1625,16000,2375"
)
tg (CPTG
uid 7068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7069,0
va (VaSet
)
xt "17000,1500,20300,2700"
st "reset"
blo "17000,2500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*183 (CptPort
uid 7070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,-4375,32750,-3625"
)
tg (CPTG
uid 7072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7073,0
va (VaSet
)
xt "27200,-4500,31000,-3300"
st "toggle"
ju 2
blo "31000,-3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 7075,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,-8000,32000,4000"
)
oxt "43000,11000,59000,23000"
ttg (MlTextGroup
uid 7076,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 7077,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,4000,20800,5000"
st "Common"
blo "16200,4800"
tm "BdLibraryNameMgr"
)
*185 (Text
uid 7078,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,5000,20200,6000"
st "toggler"
blo "16200,5800"
tm "CptNameMgr"
)
*186 (Text
uid 7079,0
va (VaSet
font "Verdana,8,1"
)
xt "16200,6000,17800,7000"
st "I8"
blo "16200,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7080,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7081,0
text (MLText
uid 7082,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,6800,39100,8800"
st "counterBitNb = toggleCounterBitNb    ( natural    )  
invertInput  = '0'                   ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "natural"
value "toggleCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*187 (SaComponent
uid 7158,0
optionalChildren [
*188 (CptPort
uid 7167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7168,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24625,35000,25375,35750"
)
tg (CPTG
uid 7169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7170,0
va (VaSet
isHidden 1
)
xt "26000,34000,30400,35200"
st "logic_1"
blo "26000,35000"
)
s (Text
uid 7171,0
va (VaSet
)
xt "26000,35000,26000,35000"
blo "26000,35000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 7159,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,29000,27000,35000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 7160,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
uid 7161,0
va (VaSet
font "Verdana,8,1"
)
xt "21910,32700,25010,33700"
st "gates"
blo "21910,33500"
tm "BdLibraryNameMgr"
)
*190 (Text
uid 7162,0
va (VaSet
font "Verdana,8,1"
)
xt "21910,33700,25410,34700"
st "logic1"
blo "21910,34500"
tm "CptNameMgr"
)
*191 (Text
uid 7163,0
va (VaSet
font "Verdana,8,1"
)
xt "21910,34700,24110,35700"
st "I35"
blo "21910,35500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7164,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7165,0
text (MLText
uid 7166,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,37600,22000,37600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*192 (SaComponent
uid 7172,0
optionalChildren [
*193 (CptPort
uid 7181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7182,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "18625,37000,19375,37750"
)
tg (CPTG
uid 7183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7184,0
va (VaSet
isHidden 1
)
xt "20000,36000,24400,37200"
st "logic_1"
blo "20000,37000"
)
s (Text
uid 7185,0
va (VaSet
)
xt "20000,37000,20000,37000"
blo "20000,37000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 7173,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,31000,21000,37000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 7174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 7175,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,34700,19010,35700"
st "gates"
blo "15910,35500"
tm "BdLibraryNameMgr"
)
*195 (Text
uid 7176,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,35700,19410,36700"
st "logic1"
blo "15910,36500"
tm "CptNameMgr"
)
*196 (Text
uid 7177,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,36700,18110,37700"
st "I36"
blo "15910,37500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7179,0
text (MLText
uid 7180,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,39600,16000,39600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*197 (Net
uid 7731,0
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 19
suid 78,0
)
declText (MLText
uid 7732,0
va (VaSet
isHidden 1
)
xt "0,0,21200,1200"
st "SIGNAL mainsTriggered  : std_uLogic"
)
)
*198 (SaComponent
uid 7944,0
optionalChildren [
*199 (CptPort
uid 7953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7954,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,34625,79750,35375"
)
tg (CPTG
uid 7955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7956,0
va (VaSet
)
xt "76500,34300,78000,35500"
st "D"
ju 2
blo "78000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*200 (CptPort
uid 7957,0
optionalChildren [
*201 (FFT
pts [
"78250,39000"
"79000,38625"
"79000,39375"
]
uid 7961,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78250,38625,79000,39375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7958,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79000,38625,79750,39375"
)
tg (CPTG
uid 7959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7960,0
va (VaSet
)
xt "75200,38400,78000,39600"
st "CLK"
ju 2
blo "78000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*202 (CptPort
uid 7962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7963,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75625,41000,76375,41750"
)
tg (CPTG
uid 7964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7965,0
va (VaSet
)
xt "74200,39600,77000,40800"
st "CLR"
blo "74200,40600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*203 (CptPort
uid 7966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7967,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,34625,73000,35375"
)
tg (CPTG
uid 7968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7969,0
va (VaSet
)
xt "74000,34300,75600,35500"
st "Q"
blo "74000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 7945,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,33000,79000,41000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 7946,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 7947,0
va (VaSet
)
xt "76600,40700,83200,41900"
st "sequential"
blo "76600,41700"
tm "BdLibraryNameMgr"
)
*205 (Text
uid 7948,0
va (VaSet
)
xt "76600,41700,79300,42900"
st "DFF"
blo "76600,42700"
tm "CptNameMgr"
)
*206 (Text
uid 7949,0
va (VaSet
)
xt "76600,42700,78500,43900"
st "I9"
blo "76600,43700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7950,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7951,0
text (MLText
uid 7952,0
va (VaSet
isHidden 1
)
xt "80000,40400,93400,41600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*207 (Net
uid 7976,0
decl (Decl
n "adcData"
t "std_uLogic"
o 1
suid 79,0
)
declText (MLText
uid 7977,0
va (VaSet
isHidden 1
)
xt "0,0,15200,1200"
st "adcData         : std_uLogic"
)
)
*208 (Net
uid 7982,0
decl (Decl
n "adcClock"
t "std_uLogic"
o 8
suid 80,0
)
declText (MLText
uid 7983,0
va (VaSet
isHidden 1
)
xt "0,0,15400,1200"
st "adcClock        : std_uLogic"
)
)
*209 (Net
uid 7998,0
decl (Decl
n "adcData_synch"
t "std_uLogic"
o 14
suid 81,0
)
declText (MLText
uid 7999,0
va (VaSet
isHidden 1
)
xt "0,0,21500,1200"
st "SIGNAL adcData_synch   : std_uLogic"
)
)
*210 (PortIoIn
uid 8000,0
shape (CompositeShape
uid 8001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8002,0
sl 0
ro 90
xt "88500,34625,90000,35375"
)
(Line
uid 8003,0
sl 0
ro 90
xt "88000,35000,88500,35000"
pts [
"88500,35000"
"88000,35000"
]
)
]
)
tg (WTG
uid 8004,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8005,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,34300,97000,35700"
st "adcData"
blo "91000,35500"
tm "WireNameMgr"
)
s (Text
uid 8006,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,35700,91000,35700"
blo "91000,35700"
tm "SignalTypeMgr"
)
)
)
*211 (PortIoOut
uid 8007,0
shape (CompositeShape
uid 8008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8009,0
sl 0
ro 270
xt "88500,30625,90000,31375"
)
(Line
uid 8010,0
sl 0
ro 270
xt "88000,31000,88500,31000"
pts [
"88000,31000"
"88500,31000"
]
)
]
)
tg (WTG
uid 8011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8012,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,30300,97300,31700"
st "adcClock"
blo "91000,31500"
tm "WireNameMgr"
)
s (Text
uid 8013,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,31700,91000,31700"
blo "91000,31700"
tm "SignalTypeMgr"
)
)
)
*212 (Net
uid 8245,0
decl (Decl
n "RxD"
t "std_uLogic"
o 29
suid 82,0
)
declText (MLText
uid 8246,0
va (VaSet
isHidden 1
)
xt "0,0,14300,1200"
st "RxD             : std_uLogic"
)
)
*213 (PortIoOut
uid 8253,0
shape (CompositeShape
uid 8254,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8255,0
sl 0
ro 90
xt "2000,26625,3500,27375"
)
(Line
uid 8256,0
sl 0
ro 90
xt "3500,27000,4000,27000"
pts [
"4000,27000"
"3500,27000"
]
)
]
)
tg (WTG
uid 8257,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8258,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2200,26350,1000,27750"
st "RxD"
ju 2
blo "1000,27550"
tm "WireNameMgr"
)
s (Text
uid 8259,0
va (VaSet
font "Verdana,12,0"
)
xt "-2200,27750,-2200,27750"
ju 2
blo "-2200,27750"
tm "SignalTypeMgr"
)
)
)
*214 (SaComponent
uid 8260,0
optionalChildren [
*215 (CptPort
uid 8269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8270,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20250,16625,21000,17375"
)
tg (CPTG
uid 8271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8272,0
va (VaSet
)
xt "22000,16300,23500,17500"
st "D"
blo "22000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*216 (CptPort
uid 8273,0
optionalChildren [
*217 (FFT
pts [
"21750,21000"
"21000,21375"
"21000,20625"
]
uid 8277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,20625,21750,21375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8274,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20250,20625,21000,21375"
)
tg (CPTG
uid 8275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8276,0
va (VaSet
)
xt "22000,20400,24800,21600"
st "CLK"
blo "22000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*218 (CptPort
uid 8278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8279,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23625,23000,24375,23750"
)
tg (CPTG
uid 8280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8281,0
va (VaSet
)
xt "24000,21600,26800,22800"
st "CLR"
blo "24000,22600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*219 (CptPort
uid 8282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8283,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "27000,16625,27750,17375"
)
tg (CPTG
uid 8284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8285,0
va (VaSet
)
xt "24400,16300,26000,17500"
st "Q"
ju 2
blo "26000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 8261,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,15000,27000,23000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 8262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 8263,0
va (VaSet
)
xt "24600,22700,31200,23900"
st "sequential"
blo "24600,23700"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 8264,0
va (VaSet
)
xt "24600,23700,27300,24900"
st "DFF"
blo "24600,24700"
tm "CptNameMgr"
)
*222 (Text
uid 8265,0
va (VaSet
)
xt "24600,24700,27200,25900"
st "I10"
blo "24600,25700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8267,0
text (MLText
uid 8268,0
va (VaSet
isHidden 1
)
xt "28000,22400,41400,23600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*223 (Net
uid 8298,0
decl (Decl
n "TxD"
t "std_uLogic"
o 30
suid 83,0
)
declText (MLText
uid 8299,0
va (VaSet
isHidden 1
)
xt "0,0,14300,1200"
st "TxD             : std_uLogic"
)
)
*224 (PortIoIn
uid 8312,0
shape (CompositeShape
uid 8313,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8314,0
sl 0
ro 270
xt "2000,16625,3500,17375"
)
(Line
uid 8315,0
sl 0
ro 270
xt "3500,17000,4000,17000"
pts [
"3500,17000"
"4000,17000"
]
)
]
)
tg (WTG
uid 8316,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8317,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2100,16350,1000,17750"
st "TxD"
ju 2
blo "1000,17550"
tm "WireNameMgr"
)
s (Text
uid 8318,0
va (VaSet
font "Verdana,12,0"
)
xt "-2100,17750,-2100,17750"
ju 2
blo "-2100,17750"
tm "SignalTypeMgr"
)
)
)
*225 (Net
uid 8321,0
decl (Decl
n "Tx_synch"
t "std_uLogic"
o 30
suid 85,0
)
declText (MLText
uid 8322,0
va (VaSet
isHidden 1
)
xt "0,0,20100,1200"
st "SIGNAL Tx_synch        : std_uLogic"
)
)
*226 (Net
uid 8323,0
decl (Decl
n "reset_synch"
t "std_ulogic"
o 23
suid 86,0
)
declText (MLText
uid 8324,0
va (VaSet
isHidden 1
)
xt "0,0,20200,1200"
st "SIGNAL reset_synch     : std_ulogic"
)
)
*227 (SaComponent
uid 8464,0
optionalChildren [
*228 (CptPort
uid 8392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,38625,48000,39375"
)
tg (CPTG
uid 8394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8395,0
va (VaSet
)
xt "49000,38400,52400,39600"
st "clock"
blo "49000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
)
)
*229 (CptPort
uid 8396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,40625,48000,41375"
)
tg (CPTG
uid 8398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8399,0
va (VaSet
)
xt "49000,40400,52300,41600"
st "reset"
blo "49000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*230 (CptPort
uid 8400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,16625,64750,17375"
)
tg (CPTG
uid 8402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8403,0
va (VaSet
)
xt "57100,16500,63000,17700"
st "pwm1High"
ju 2
blo "63000,17500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1High"
t "std_uLogic"
o 13
suid 3,0
)
)
)
*231 (CptPort
uid 8404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,36625,48000,37375"
)
tg (CPTG
uid 8406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8407,0
va (VaSet
)
xt "49000,36400,54600,37600"
st "sampleEn"
blo "49000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "sampleEn"
t "std_uLogic"
o 8
suid 5,0
)
)
)
*232 (CptPort
uid 8408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,24625,48000,25375"
)
tg (CPTG
uid 8410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8411,0
va (VaSet
)
xt "49000,24400,58900,25600"
st "doubleFrequency"
blo "49000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 4
suid 6,0
)
)
)
*233 (CptPort
uid 8412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8413,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55625,12250,56375,13000"
)
tg (CPTG
uid 8414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8415,0
va (VaSet
)
xt "54000,13000,58600,14200"
st "testOut"
blo "54000,14000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 17
suid 12,0
)
)
)
*234 (CptPort
uid 8416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,20625,64750,21375"
)
tg (CPTG
uid 8418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8419,0
va (VaSet
)
xt "57100,20400,63000,21600"
st "pwm2High"
ju 2
blo "63000,21400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2High"
t "std_uLogic"
o 15
suid 2014,0
)
)
)
*235 (CptPort
uid 8420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,18625,64750,19375"
)
tg (CPTG
uid 8422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8423,0
va (VaSet
)
xt "56300,18400,63000,19600"
st "pwm1Low_n"
ju 2
blo "63000,19400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 14
suid 2015,0
)
)
)
*236 (CptPort
uid 8424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,22625,64750,23375"
)
tg (CPTG
uid 8426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8427,0
va (VaSet
)
xt "56300,22400,63000,23600"
st "pwm2Low_n"
ju 2
blo "63000,23400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 16
suid 2016,0
)
)
)
*237 (CptPort
uid 8428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,20625,48000,21375"
)
tg (CPTG
uid 8430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8431,0
va (VaSet
)
xt "49000,20400,55700,21600"
st "threeLevel"
blo "49000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "threeLevel"
t "std_uLogic"
o 10
suid 2017,0
)
)
)
*238 (CptPort
uid 8432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,34625,48000,35375"
)
tg (CPTG
uid 8434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8435,0
va (VaSet
)
xt "49000,34400,56900,35600"
st "pwmCountEn"
blo "49000,35400"
)
)
thePort (LogicalPort
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 6
suid 2018,0
)
)
)
*239 (CptPort
uid 8436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,22625,48000,23375"
)
tg (CPTG
uid 8438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8439,0
va (VaSet
)
xt "49000,22400,58200,23600"
st "switchEvenOdd"
blo "49000,23400"
)
)
thePort (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 9
suid 2019,0
)
)
)
*240 (CptPort
uid 8440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,26625,64750,27375"
)
tg (CPTG
uid 8442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8443,0
va (VaSet
)
xt "59000,26400,63000,27600"
st "trigger"
ju 2
blo "63000,27400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger"
t "std_uLogic"
o 18
suid 2020,0
)
)
)
*241 (CptPort
uid 8444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,16625,48000,17375"
)
tg (CPTG
uid 8446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8447,0
va (VaSet
)
xt "49000,16500,58200,17700"
st "mainsTriggered"
blo "49000,17500"
)
)
thePort (LogicalPort
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 5
suid 2022,0
)
)
)
*242 (CptPort
uid 8448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,30625,64750,31375"
)
tg (CPTG
uid 8450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8451,0
va (VaSet
)
xt "57600,30500,63000,31700"
st "adcClock"
ju 2
blo "63000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "adcClock"
t "std_uLogic"
o 12
suid 2023,0
)
)
)
*243 (CptPort
uid 8452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,32625,64750,33375"
)
tg (CPTG
uid 8454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8455,0
va (VaSet
)
xt "58100,32500,63000,33700"
st "adcData"
ju 2
blo "63000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "adcData"
t "std_uLogic"
o 2
suid 2024,0
)
)
)
*244 (CptPort
uid 8456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,28625,48000,29375"
)
tg (CPTG
uid 8458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8459,0
va (VaSet
)
xt "49000,28500,51800,29700"
st "TxD"
blo "49000,29500"
)
)
thePort (LogicalPort
decl (Decl
n "TxD"
t "std_uLogic"
o 1
suid 2025,0
)
)
)
*245 (CptPort
uid 8460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8461,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,30625,48000,31375"
)
tg (CPTG
uid 8462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8463,0
va (VaSet
)
xt "49000,30500,51800,31700"
st "RxD"
blo "49000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RxD"
t "std_uLogic"
o 11
suid 2026,0
)
)
)
]
shape (Rectangle
uid 8465,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,13000,64000,43000"
)
oxt "49000,8000,65000,38000"
ttg (MlTextGroup
uid 8466,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*246 (Text
uid 8467,0
va (VaSet
font "Verdana,9,1"
)
xt "48100,42700,52900,43900"
st "Inverter"
blo "48100,43700"
tm "BdLibraryNameMgr"
)
*247 (Text
uid 8468,0
va (VaSet
font "Verdana,9,1"
)
xt "48100,43600,56900,44800"
st "inverterControl"
blo "48100,44600"
tm "CptNameMgr"
)
*248 (Text
uid 8469,0
va (VaSet
font "Verdana,9,1"
)
xt "48100,44500,52200,45700"
st "I_main"
blo "48100,45500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8470,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8471,0
text (MLText
uid 8472,0
va (VaSet
)
xt "48000,46000,76400,58000"
st "clockFrequency   = clockFrequency      ( real     )  
mainsFrequency   = mainsFrequency      ( real     )  
pwmFrequency     = pwmFrequency        ( real     )  
nonOverlapPeriod = nonOverlapPeriod    ( real     )  
adcFrequency     = adcFrequency        ( real     )  
uartBaudRate     = uartBaudRate        ( real     )  
phaseBitNb       = phaseBitNb          ( positive )  
sineAmplitude    = sineAmplitude       ( real     )  
pwmBitNb         = pwmBitNb            ( positive )  
testLineNb       = testLineNb          ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "real"
value "nonOverlapPeriod"
)
(GiElement
name "adcFrequency"
type "real"
value "adcFrequency"
)
(GiElement
name "uartBaudRate"
type "real"
value "uartBaudRate"
)
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*249 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "4000,58000,9000,58000"
pts [
"9000,58000"
"4000,58000"
]
)
start &18
end &14
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "3000,56600,8700,58000"
st "reset_n"
blo "3000,57800"
tm "WireNameMgr"
)
)
on &15
)
*250 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "4000,39000,47250,39000"
pts [
"47250,39000"
"4000,39000"
]
)
start &228
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "4000,37600,7800,39000"
st "clock"
blo "4000,38800"
tm "WireNameMgr"
)
)
on &1
)
*251 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "31750,41000,47250,48000"
pts [
"47250,41000"
"40000,41000"
"40000,48000"
"31750,48000"
]
)
start &229
end &36
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,46600,42300,48000"
st "reset_synch"
blo "33000,47800"
tm "WireNameMgr"
)
)
on &226
)
*252 (Wire
uid 2499,0
shape (OrthoPolyLine
uid 2500,0
va (VaSet
vasetType 3
)
xt "12000,52000,17000,52000"
pts [
"17000,52000"
"12000,52000"
]
)
start &27
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2504,0
va (VaSet
font "Verdana,12,0"
)
xt "12000,50600,15800,52000"
st "clock"
blo "12000,51800"
tm "WireNameMgr"
)
)
on &1
)
*253 (Wire
uid 2517,0
shape (OrthoPolyLine
uid 2518,0
va (VaSet
vasetType 3
)
xt "14750,54000,20000,58000"
pts [
"14750,58000"
"20000,58000"
"20000,54000"
]
)
start &19
end &29
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,56600,20100,58000"
st "reset"
blo "16000,57800"
tm "WireNameMgr"
)
)
on &16
)
*254 (Wire
uid 2598,0
shape (OrthoPolyLine
uid 2599,0
va (VaSet
vasetType 3
)
xt "23000,48000,26000,48000"
pts [
"23000,48000"
"26000,48000"
]
)
start &30
end &35
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
font "Verdana,12,0"
)
xt "20000,46600,30200,48000"
st "resetSynch_n"
blo "20000,47800"
tm "WireNameMgr"
)
)
on &41
)
*255 (Wire
uid 2680,0
shape (OrthoPolyLine
uid 2681,0
va (VaSet
vasetType 3
)
xt "70000,-67000,88000,-67000"
pts [
"70000,-67000"
"88000,-67000"
]
)
start &113
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2685,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,-68400,88000,-67000"
st "LED1"
blo "84000,-67200"
tm "WireNameMgr"
)
)
on &43
)
*256 (Wire
uid 2695,0
shape (OrthoPolyLine
uid 2696,0
va (VaSet
vasetType 3
)
xt "70000,-59000,88000,-59000"
pts [
"70000,-59000"
"88000,-59000"
]
)
start &107
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2700,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,-60400,88000,-59000"
st "LED2"
blo "84000,-59200"
tm "WireNameMgr"
)
)
on &45
)
*257 (Wire
uid 2786,0
optionalChildren [
*258 (Ripper
uid 7810,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-65993"
"57000,-66993"
]
uid 7811,0
va (VaSet
vasetType 3
)
xt "56000,-66993,57000,-65993"
)
)
*259 (Ripper
uid 7812,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-57993"
"57000,-58993"
]
uid 7813,0
va (VaSet
vasetType 3
)
xt "56000,-58993,57000,-57993"
)
)
*260 (Ripper
uid 8018,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,6000"
"57000,5000"
]
uid 8019,0
va (VaSet
vasetType 3
)
xt "56000,5000,57000,6000"
)
)
*261 (Ripper
uid 8156,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-17996"
"57000,-18996"
]
uid 8157,0
va (VaSet
vasetType 3
)
xt "56000,-18996,57000,-17996"
)
)
*262 (Ripper
uid 8162,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-25996"
"57000,-26996"
]
uid 8163,0
va (VaSet
vasetType 3
)
xt "56000,-26996,57000,-25996"
)
)
*263 (Ripper
uid 8538,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-2000"
"57000,-3000"
]
uid 8539,0
va (VaSet
vasetType 3
)
xt "56000,-3000,57000,-2000"
)
)
*264 (Ripper
uid 8552,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,-10000"
"57000,-11000"
]
uid 8553,0
va (VaSet
vasetType 3
)
xt "56000,-11000,57000,-10000"
)
)
]
shape (OrthoPolyLine
uid 2787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,-71000,56000,12250"
pts [
"56000,12250"
"56000,-71000"
]
)
start &233
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2791,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "54600,5450,56000,11050"
st "testOut"
blo "55800,11050"
tm "WireNameMgr"
)
)
on &46
)
*265 (Wire
uid 3288,0
optionalChildren [
*266 (Ripper
uid 3849,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-51994"
"79000,-50994"
]
uid 3850,0
va (VaSet
vasetType 3
)
xt "79000,-51994,80000,-50994"
)
)
*267 (Ripper
uid 3855,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-43994"
"79000,-42994"
]
uid 3856,0
va (VaSet
vasetType 3
)
xt "79000,-43994,80000,-42994"
)
)
*268 (Ripper
uid 3861,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-35994"
"79000,-34994"
]
uid 3862,0
va (VaSet
vasetType 3
)
xt "79000,-35994,80000,-34994"
)
)
*269 (Ripper
uid 3867,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-27994"
"79000,-26994"
]
uid 3868,0
va (VaSet
vasetType 3
)
xt "79000,-27994,80000,-26994"
)
)
*270 (Ripper
uid 3873,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-19994"
"79000,-18994"
]
uid 3874,0
va (VaSet
vasetType 3
)
xt "79000,-19994,80000,-18994"
)
)
*271 (Ripper
uid 3879,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-11994"
"79000,-10994"
]
uid 3880,0
va (VaSet
vasetType 3
)
xt "79000,-11994,80000,-10994"
)
)
*272 (Ripper
uid 3885,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,-3997"
"79000,-2997"
]
uid 3886,0
va (VaSet
vasetType 3
)
xt "79000,-3997,80000,-2997"
)
)
*273 (Ripper
uid 3891,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,4002"
"79000,5002"
]
uid 3892,0
va (VaSet
vasetType 3
)
xt "79000,4002,80000,5002"
)
)
]
shape (OrthoPolyLine
uid 3289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,-54000,88000,7000"
pts [
"80000,7000"
"80000,-54000"
"88000,-54000"
]
)
end &47
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3295,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,-55400,89500,-54000"
st "LEDs_n"
blo "84000,-54200"
tm "WireNameMgr"
)
)
on &48
)
*274 (Wire
uid 3845,0
shape (OrthoPolyLine
uid 3846,0
va (VaSet
vasetType 3
)
xt "70750,-50994,79000,-50994"
pts [
"70750,-50994"
"79000,-50994"
]
)
start &79
end &266
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-52400,80050,-51000"
st "LEDs_n(1)"
blo "72750,-51200"
tm "WireNameMgr"
)
)
on &48
)
*275 (Wire
uid 3851,0
shape (OrthoPolyLine
uid 3852,0
va (VaSet
vasetType 3
)
xt "70750,-42994,79000,-42994"
pts [
"70750,-42994"
"79000,-42994"
]
)
start &86
end &267
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-44400,80050,-43000"
st "LEDs_n(2)"
blo "72750,-43200"
tm "WireNameMgr"
)
)
on &48
)
*276 (Wire
uid 3857,0
shape (OrthoPolyLine
uid 3858,0
va (VaSet
vasetType 3
)
xt "70750,-34994,79000,-34994"
pts [
"70750,-34994"
"79000,-34994"
]
)
start &93
end &268
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3860,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-36400,80050,-35000"
st "LEDs_n(3)"
blo "72750,-35200"
tm "WireNameMgr"
)
)
on &48
)
*277 (Wire
uid 3863,0
shape (OrthoPolyLine
uid 3864,0
va (VaSet
vasetType 3
)
xt "70750,-26994,79000,-26994"
pts [
"70750,-26994"
"79000,-26994"
]
)
start &100
end &269
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-28400,80050,-27000"
st "LEDs_n(4)"
blo "72750,-27200"
tm "WireNameMgr"
)
)
on &48
)
*278 (Wire
uid 3869,0
shape (OrthoPolyLine
uid 3870,0
va (VaSet
vasetType 3
)
xt "70750,-18994,79000,-18994"
pts [
"70750,-18994"
"79000,-18994"
]
)
start &72
end &270
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3872,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-20400,80050,-19000"
st "LEDs_n(5)"
blo "72750,-19200"
tm "WireNameMgr"
)
)
on &48
)
*279 (Wire
uid 3875,0
shape (OrthoPolyLine
uid 3876,0
va (VaSet
vasetType 3
)
xt "70750,-10994,79000,-10994"
pts [
"70750,-10994"
"79000,-10994"
]
)
start &65
end &271
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3878,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-12400,80050,-11000"
st "LEDs_n(6)"
blo "72750,-11200"
tm "WireNameMgr"
)
)
on &48
)
*280 (Wire
uid 3881,0
shape (OrthoPolyLine
uid 3882,0
va (VaSet
vasetType 3
)
xt "70750,-2997,79000,-2997"
pts [
"70750,-2997"
"79000,-2997"
]
)
start &58
end &272
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,-4400,80050,-3000"
st "LEDs_n(7)"
blo "72750,-3200"
tm "WireNameMgr"
)
)
on &48
)
*281 (Wire
uid 3887,0
shape (OrthoPolyLine
uid 3888,0
va (VaSet
vasetType 3
)
xt "70750,5002,79000,5002"
pts [
"70750,5002"
"79000,5002"
]
)
start &51
end &273
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3890,0
va (VaSet
font "Verdana,12,0"
)
xt "72750,3600,80050,5000"
st "LEDs_n(8)"
blo "72750,4800"
tm "WireNameMgr"
)
)
on &48
)
*282 (Wire
uid 4008,0
shape (OrthoPolyLine
uid 4009,0
va (VaSet
vasetType 3
)
xt "12000,47000,17000,48000"
pts [
"17000,48000"
"12000,48000"
"12000,47000"
]
)
start &26
end &118
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4011,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,46600,17900,48000"
st "reset1"
blo "13000,47800"
tm "WireNameMgr"
)
)
on &122
)
*283 (Wire
uid 4695,0
optionalChildren [
*284 (Ripper
uid 5096,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"1000,-22000"
"2000,-21000"
]
uid 5097,0
va (VaSet
vasetType 3
)
xt "1000,-22000,2000,-21000"
)
)
*285 (Ripper
uid 5517,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"1000,-5000"
"2000,-4000"
]
uid 5518,0
va (VaSet
vasetType 3
)
xt "1000,-5000,2000,-4000"
)
)
*286 (Ripper
uid 5098,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"999,-39000"
"1999,-38000"
]
uid 5099,0
va (VaSet
vasetType 3
)
xt "999,-39000,1999,-38000"
)
)
]
shape (OrthoPolyLine
uid 4696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,-41000,1000,1000"
pts [
"1000,1000"
"1000,-41000"
"-3000,-41000"
]
)
end &123
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4698,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,-42400,4300,-41000"
st "buttons_n"
blo "-3000,-41200"
tm "WireNameMgr"
)
)
on &124
)
*287 (Wire
uid 4905,0
shape (OrthoPolyLine
uid 4906,0
va (VaSet
vasetType 3
)
xt "11750,-4000,15250,-4000"
pts [
"11750,-4000"
"15250,-4000"
]
)
start &127
end &181
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4907,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4908,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-5400,19550,-4000"
st "button3"
blo "13750,-4200"
tm "WireNameMgr"
)
s (Text
uid 4909,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-4100,13750,-4100"
blo "13750,-4100"
tm "SignalTypeMgr"
)
)
on &146
)
*288 (Wire
uid 4910,0
shape (OrthoPolyLine
uid 4911,0
va (VaSet
vasetType 3
)
xt "11000,2000,15250,2000"
pts [
"15250,2000"
"11000,2000"
]
)
start &182
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4915,0
va (VaSet
font "Verdana,12,0"
)
xt "8000,600,17300,2000"
st "reset_synch"
blo "8000,1800"
tm "WireNameMgr"
)
)
on &226
)
*289 (Wire
uid 4916,0
shape (OrthoPolyLine
uid 4917,0
va (VaSet
vasetType 3
)
xt "11000,0,15250,0"
pts [
"15250,0"
"11000,0"
]
)
start &180
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4921,0
va (VaSet
font "Verdana,12,0"
)
xt "11000,-1400,14800,0"
st "clock"
blo "11000,-200"
tm "WireNameMgr"
)
)
on &1
)
*290 (Wire
uid 4922,0
shape (OrthoPolyLine
uid 4923,0
va (VaSet
vasetType 3
)
xt "2000,-4000,6000,-4000"
pts [
"6000,-4000"
"2000,-4000"
]
)
start &126
end &285
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4927,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,-5400,6900,-4000"
st "buttons_n(2)"
blo "-3000,-4200"
tm "WireNameMgr"
)
)
on &124
)
*291 (Wire
uid 4982,0
shape (OrthoPolyLine
uid 4983,0
va (VaSet
vasetType 3
)
xt "11750,-21000,15250,-21000"
pts [
"11750,-21000"
"15250,-21000"
]
)
start &134
end &173
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4984,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4985,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-22400,19550,-21000"
st "button2"
blo "13750,-21200"
tm "WireNameMgr"
)
s (Text
uid 4986,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-21100,13750,-21100"
blo "13750,-21100"
tm "SignalTypeMgr"
)
)
on &148
)
*292 (Wire
uid 4987,0
shape (OrthoPolyLine
uid 4988,0
va (VaSet
vasetType 3
)
xt "11000,-15000,15250,-15000"
pts [
"15250,-15000"
"11000,-15000"
]
)
start &174
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4992,0
va (VaSet
font "Verdana,12,0"
)
xt "8000,-16400,17300,-15000"
st "reset_synch"
blo "8000,-15200"
tm "WireNameMgr"
)
)
on &226
)
*293 (Wire
uid 4993,0
shape (OrthoPolyLine
uid 4994,0
va (VaSet
vasetType 3
)
xt "11000,-17000,15250,-17000"
pts [
"15250,-17000"
"11000,-17000"
]
)
start &172
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4998,0
va (VaSet
font "Verdana,12,0"
)
xt "11000,-18400,14800,-17000"
st "clock"
blo "11000,-17200"
tm "WireNameMgr"
)
)
on &1
)
*294 (Wire
uid 4999,0
shape (OrthoPolyLine
uid 5000,0
va (VaSet
vasetType 3
)
xt "2000,-21000,6000,-21000"
pts [
"6000,-21000"
"2000,-21000"
]
)
start &133
end &284
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5004,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,-22400,6900,-21000"
st "buttons_n(3)"
blo "-3000,-21200"
tm "WireNameMgr"
)
)
on &124
)
*295 (Wire
uid 5059,0
shape (OrthoPolyLine
uid 5060,0
va (VaSet
vasetType 3
)
xt "11750,-38000,15250,-38000"
pts [
"11750,-38000"
"15250,-38000"
]
)
start &141
end &165
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5061,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5062,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-39400,19550,-38000"
st "button1"
blo "13750,-38200"
tm "WireNameMgr"
)
s (Text
uid 5063,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "13750,-38100,13750,-38100"
blo "13750,-38100"
tm "SignalTypeMgr"
)
)
on &147
)
*296 (Wire
uid 5064,0
shape (OrthoPolyLine
uid 5065,0
va (VaSet
vasetType 3
)
xt "11000,-32000,15250,-32000"
pts [
"15250,-32000"
"11000,-32000"
]
)
start &166
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5069,0
va (VaSet
font "Verdana,12,0"
)
xt "8000,-33400,17300,-32000"
st "reset_synch"
blo "8000,-32200"
tm "WireNameMgr"
)
)
on &226
)
*297 (Wire
uid 5070,0
shape (OrthoPolyLine
uid 5071,0
va (VaSet
vasetType 3
)
xt "11000,-34000,15250,-34000"
pts [
"15250,-34000"
"11000,-34000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5075,0
va (VaSet
font "Verdana,12,0"
)
xt "11000,-35400,14800,-34000"
st "clock"
blo "11000,-34200"
tm "WireNameMgr"
)
)
on &1
)
*298 (Wire
uid 5076,0
shape (OrthoPolyLine
uid 5077,0
va (VaSet
vasetType 3
)
xt "2000,-38000,6000,-37999"
pts [
"6000,-37999"
"4000,-38000"
"2000,-38000"
]
)
start &140
end &286
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5081,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,-39400,6900,-38000"
st "buttons_n(4)"
blo "-3000,-38200"
tm "WireNameMgr"
)
)
on &124
)
*299 (Wire
uid 5272,0
shape (OrthoPolyLine
uid 5273,0
va (VaSet
vasetType 3
)
xt "64750,23000,88000,23000"
pts [
"64750,23000"
"88000,23000"
]
)
start &236
end &24
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5275,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,21600,89800,23000"
st "pwm2Low_n"
blo "81000,22800"
tm "WireNameMgr"
)
)
on &149
)
*300 (Wire
uid 5299,0
shape (OrthoPolyLine
uid 5300,0
va (VaSet
vasetType 3
)
xt "64750,17000,88000,17000"
pts [
"64750,17000"
"88000,17000"
]
)
start &230
end &152
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5302,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,15600,88400,17000"
st "pwm1High"
blo "81000,16800"
tm "WireNameMgr"
)
)
on &153
)
*301 (Wire
uid 5305,0
shape (OrthoPolyLine
uid 5306,0
va (VaSet
vasetType 3
)
xt "64750,19000,88000,19000"
pts [
"88000,19000"
"64750,19000"
]
)
start &151
end &235
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5308,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,17600,89800,19000"
st "pwm1Low_n"
blo "81000,18800"
tm "WireNameMgr"
)
)
on &154
)
*302 (Wire
uid 5311,0
shape (OrthoPolyLine
uid 5312,0
va (VaSet
vasetType 3
)
xt "64750,21000,88000,21000"
pts [
"64750,21000"
"88000,21000"
]
)
start &234
end &150
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5314,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,19600,88400,21000"
st "pwm2High"
blo "81000,20800"
tm "WireNameMgr"
)
)
on &155
)
*303 (Wire
uid 5359,0
shape (OrthoPolyLine
uid 5360,0
va (VaSet
vasetType 3
)
xt "57000,-3000,65000,-2999"
pts [
"65000,-2999"
"57000,-3000"
]
)
start &57
end &263
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5362,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-3400,65200,-2000"
st "testOut(7)"
blo "57000,-2200"
tm "WireNameMgr"
)
)
on &46
)
*304 (Wire
uid 5365,0
shape (OrthoPolyLine
uid 5366,0
va (VaSet
vasetType 3
)
xt "57000,5000,65000,5001"
pts [
"65000,5001"
"61000,5000"
"57000,5000"
]
)
start &50
end &260
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5368,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,3600,65200,5000"
st "testOut(8)"
blo "57000,4800"
tm "WireNameMgr"
)
)
on &46
)
*305 (Wire
uid 5371,0
shape (OrthoPolyLine
uid 5372,0
va (VaSet
vasetType 3
)
xt "57000,-67000,65000,-66993"
pts [
"65000,-67000"
"61000,-67000"
"61000,-66993"
"57000,-66993"
]
)
start &112
end &258
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5374,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-68300,65200,-66900"
st "testOut(1)"
blo "57000,-67100"
tm "WireNameMgr"
)
)
on &46
)
*306 (Wire
uid 5377,0
shape (OrthoPolyLine
uid 5378,0
va (VaSet
vasetType 3
)
xt "57000,-59000,65000,-58993"
pts [
"65000,-59000"
"61000,-59000"
"61000,-58993"
"57000,-58993"
]
)
start &106
end &259
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5380,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-60400,65200,-59000"
st "testOut(2)"
blo "57000,-59200"
tm "WireNameMgr"
)
)
on &46
)
*307 (Wire
uid 5521,0
shape (OrthoPolyLine
uid 5522,0
va (VaSet
vasetType 3
)
xt "32750,-38000,47250,21000"
pts [
"47250,21000"
"42000,21000"
"42000,-38000"
"32750,-38000"
]
)
start &237
end &167
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5524,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,-39400,41300,-38000"
st "threeLevel"
blo "33000,-38200"
tm "WireNameMgr"
)
)
on &156
)
*308 (Wire
uid 5527,0
shape (OrthoPolyLine
uid 5528,0
va (VaSet
vasetType 3
)
xt "32750,-21000,47250,23000"
pts [
"47250,23000"
"40000,23000"
"40000,-21000"
"32750,-21000"
]
)
start &239
end &175
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5530,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,-22400,44300,-21000"
st "switchEvenOdd"
blo "33000,-21200"
tm "WireNameMgr"
)
)
on &157
)
*309 (Wire
uid 5533,0
shape (OrthoPolyLine
uid 5534,0
va (VaSet
vasetType 3
)
xt "32750,-4000,47250,25000"
pts [
"47250,25000"
"38000,25000"
"38000,-4000"
"32750,-4000"
]
)
start &232
end &183
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5536,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,-5400,45400,-4000"
st "doubleFrequency"
blo "33000,-4200"
tm "WireNameMgr"
)
)
on &158
)
*310 (Wire
uid 5640,0
shape (OrthoPolyLine
uid 5641,0
va (VaSet
vasetType 3
)
xt "19000,37000,47250,37000"
pts [
"47250,37000"
"19000,37000"
]
)
start &231
end &193
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5643,0
va (VaSet
font "Verdana,12,0"
)
xt "20000,35600,26900,37000"
st "sampleEn"
blo "20000,36800"
tm "WireNameMgr"
)
)
on &159
)
*311 (Wire
uid 5646,0
shape (OrthoPolyLine
uid 5647,0
va (VaSet
vasetType 3
)
xt "25000,35000,47250,35000"
pts [
"47250,35000"
"25000,35000"
]
)
start &238
end &188
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 5648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5649,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,33600,36000,35000"
st "pwmCountEn"
blo "26000,34800"
tm "WireNameMgr"
)
)
on &160
)
*312 (Wire
uid 5654,0
shape (OrthoPolyLine
uid 5655,0
va (VaSet
vasetType 3
)
xt "48000,-51000,65000,-51000"
pts [
"65000,-51000"
"48000,-51000"
]
)
start &78
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 5660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5661,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-52400,56300,-51000"
st "threeLevel"
blo "48000,-51200"
tm "WireNameMgr"
)
)
on &156
)
*313 (Wire
uid 5662,0
shape (OrthoPolyLine
uid 5663,0
va (VaSet
vasetType 3
)
xt "48000,-43000,65000,-43000"
pts [
"65000,-43000"
"48000,-43000"
]
)
start &85
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 5668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5669,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-44400,59300,-43000"
st "switchEvenOdd"
blo "48000,-43200"
tm "WireNameMgr"
)
)
on &157
)
*314 (Wire
uid 5670,0
shape (OrthoPolyLine
uid 5671,0
va (VaSet
vasetType 3
)
xt "48000,-35000,65000,-35000"
pts [
"65000,-35000"
"48000,-35000"
]
)
start &92
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 5676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5677,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-36400,60400,-35000"
st "doubleFrequency"
blo "48000,-35200"
tm "WireNameMgr"
)
)
on &158
)
*315 (Wire
uid 6066,0
shape (OrthoPolyLine
uid 6067,0
va (VaSet
vasetType 3
)
xt "64750,27000,88000,27000"
pts [
"64750,27000"
"88000,27000"
]
)
start &240
end &162
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6071,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,25600,89000,27000"
st "trigger"
blo "84000,26800"
tm "WireNameMgr"
)
)
on &161
)
*316 (Wire
uid 7733,0
shape (OrthoPolyLine
uid 7734,0
va (VaSet
vasetType 3
)
xt "44000,17000,47250,17000"
pts [
"47250,17000"
"44000,17000"
]
)
start &241
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 7737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7738,0
va (VaSet
font "Verdana,12,0"
)
xt "37000,15600,48300,17000"
st "mainsTriggered"
blo "37000,16800"
tm "WireNameMgr"
)
)
on &197
)
*317 (Wire
uid 7970,0
shape (OrthoPolyLine
uid 7971,0
va (VaSet
vasetType 3
)
xt "79000,39000,84000,39000"
pts [
"79000,39000"
"84000,39000"
]
)
start &200
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7975,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,37600,83800,39000"
st "clock"
blo "80000,38800"
tm "WireNameMgr"
)
)
on &1
)
*318 (Wire
uid 7978,0
shape (OrthoPolyLine
uid 7979,0
va (VaSet
vasetType 3
)
xt "64750,33000,73000,35000"
pts [
"64750,33000"
"69000,33000"
"69000,35000"
"73000,35000"
]
)
start &243
end &203
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7981,0
va (VaSet
font "Verdana,12,0"
)
xt "66750,31600,77950,33000"
st "adcData_synch"
blo "66750,32800"
tm "WireNameMgr"
)
)
on &209
)
*319 (Wire
uid 7984,0
shape (OrthoPolyLine
uid 7985,0
va (VaSet
vasetType 3
)
xt "64750,31000,88000,31000"
pts [
"64750,31000"
"88000,31000"
]
)
start &242
end &211
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7989,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,29600,88300,31000"
st "adcClock"
blo "82000,30800"
tm "WireNameMgr"
)
)
on &208
)
*320 (Wire
uid 7990,0
shape (OrthoPolyLine
uid 7991,0
va (VaSet
vasetType 3
)
xt "79000,35000,88000,35000"
pts [
"79000,35000"
"88000,35000"
]
)
start &199
end &210
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7997,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,33600,89000,35000"
st "adcData"
blo "83000,34800"
tm "WireNameMgr"
)
)
on &207
)
*321 (Wire
uid 8026,0
shape (OrthoPolyLine
uid 8027,0
va (VaSet
vasetType 3
)
xt "76000,41000,85000,43000"
pts [
"76000,41000"
"76000,43000"
"85000,43000"
]
)
start &202
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8033,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,41600,88300,43000"
st "reset_synch"
blo "79000,42800"
tm "WireNameMgr"
)
)
on &226
)
*322 (Wire
uid 8152,0
shape (OrthoPolyLine
uid 8153,0
va (VaSet
vasetType 3
)
xt "57000,-19000,65000,-18996"
pts [
"65000,-19000"
"61000,-19000"
"61000,-18996"
"57000,-18996"
]
)
start &71
end &261
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8155,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-20300,65200,-18900"
st "testOut(5)"
blo "57000,-19100"
tm "WireNameMgr"
)
)
on &46
)
*323 (Wire
uid 8158,0
shape (OrthoPolyLine
uid 8159,0
va (VaSet
vasetType 3
)
xt "57000,-27000,65000,-26996"
pts [
"65000,-27000"
"61000,-27000"
"61000,-26996"
"57000,-26996"
]
)
start &99
end &262
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8161,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-28300,65200,-26900"
st "testOut(4)"
blo "57000,-27100"
tm "WireNameMgr"
)
)
on &46
)
*324 (Wire
uid 8247,0
shape (OrthoPolyLine
uid 8248,0
va (VaSet
vasetType 3
)
xt "4000,27000,47250,31000"
pts [
"47250,31000"
"32000,31000"
"32000,27000"
"4000,27000"
]
)
start &245
end &213
ss 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 8251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8252,0
va (VaSet
font "Verdana,12,0"
)
xt "5000,25700,8200,27100"
st "RxD"
blo "5000,26900"
tm "WireNameMgr"
)
)
on &212
)
*325 (Wire
uid 8286,0
shape (OrthoPolyLine
uid 8287,0
va (VaSet
vasetType 3
)
xt "16000,21000,21000,21000"
pts [
"21000,21000"
"16000,21000"
]
)
start &216
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8291,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,19700,19800,21100"
st "clock"
blo "16000,20900"
tm "WireNameMgr"
)
)
on &1
)
*326 (Wire
uid 8292,0
shape (OrthoPolyLine
uid 8293,0
va (VaSet
vasetType 3
)
xt "16000,23000,24000,25000"
pts [
"24000,23000"
"24000,25000"
"16000,25000"
]
)
start &218
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8297,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,23700,25300,25100"
st "reset_synch"
blo "16000,24900"
tm "WireNameMgr"
)
)
on &226
)
*327 (Wire
uid 8300,0
shape (OrthoPolyLine
uid 8301,0
va (VaSet
vasetType 3
)
xt "27000,17000,47250,29000"
pts [
"47250,29000"
"34000,29000"
"34000,17000"
"27000,17000"
]
)
start &244
end &219
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 8302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8303,0
va (VaSet
font "Verdana,12,0"
)
xt "39000,27700,45600,29100"
st "Tx_synch"
blo "39000,28900"
tm "WireNameMgr"
)
)
on &225
)
*328 (Wire
uid 8304,0
shape (OrthoPolyLine
uid 8305,0
va (VaSet
vasetType 3
)
xt "4000,17000,21000,17000"
pts [
"4000,17000"
"21000,17000"
]
)
start &224
end &215
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 8310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8311,0
va (VaSet
font "Verdana,12,0"
)
xt "5000,15700,8100,17100"
st "TxD"
blo "5000,16900"
tm "WireNameMgr"
)
)
on &223
)
*329 (Wire
uid 8548,0
shape (OrthoPolyLine
uid 8549,0
va (VaSet
vasetType 3
)
xt "57000,-11000,65000,-11000"
pts [
"65000,-11000"
"57000,-11000"
]
)
start &64
end &264
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8551,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,-12400,65200,-11000"
st "testOut(6)"
blo "57000,-11200"
tm "WireNameMgr"
)
)
on &46
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *330 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 1297,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-79400,-100,-78400"
st "Package List"
blo "-7000,-78600"
)
*332 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,-78400,10500,-70000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY common;
  USE common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*333 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*334 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*335 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*336 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*337 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*338 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*339 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1928,-259,8,789"
viewArea "-9100,-81500,275567,71833"
cachedDiagramExtent "-26400,-118600,107300,69000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
landscape 0
numCopies 2
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-80000"
lastUid 8671,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
va (VaSet
)
xt "1500,2550,6100,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*341 (Text
va (VaSet
)
xt "1500,3750,5600,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*342 (Text
va (VaSet
)
xt "1500,4950,2700,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*343 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*344 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*345 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*346 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*347 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*348 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*350 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*351 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*353 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*354 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*355 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*356 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*357 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*358 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*359 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*360 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-66200,0,-65200"
st "Declarations"
blo "-7000,-65400"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-65000,-3600,-64000"
st "Ports:"
blo "-7000,-64200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-65200,-2200,-64200"
st "Pre User:"
blo "-7000,-64400"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,-64200,43400,-47400"
st "constant clockFrequency: real := 66.0E6;
constant adcFrequency: real := 10.0E6;
constant mainsFrequency: real := 50.0;
constant pwmFrequency: real := 20.0E3;
constant nonOverlapPeriod: real := 1.0E-6;
constant uartBaudRate: real := 115.2E3;

constant phaseBitNb: positive := 24;
constant sineAmplitude: real := 110.0 / 102.75 * 0.5;
constant pwmBitNb: positive := 10;

constant testLineNb: positive := 8;

constant toggleCounterBitNb: positive := requiredBitNb(integer(1.0E-3*clockFrequency));"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-65000,2000,-64000"
st "Diagram Signals:"
blo "-7000,-64200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-65000,-1000,-64000"
st "Post User:"
blo "-7000,-64200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,-50600,-5000,-50600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 86,0
usingSuid 1
emptyRow *361 (LEmptyRow
)
uid 3465,0
optionalChildren [
*362 (RefLabelRowHdr
)
*363 (TitleRowHdr
)
*364 (FilterRowHdr
)
*365 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*366 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*367 (GroupColHdr
tm "GroupColHdrMgr"
)
*368 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*369 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*370 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*371 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*372 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*373 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*374 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
)
uid 3398,0
)
*375 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 4
suid 2,0
)
)
uid 3400,0
)
*376 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 21
suid 3,0
)
)
uid 3402,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 24
suid 15,0
)
)
uid 3426,0
)
*378 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 5
suid 17,0
)
)
uid 3430,0
)
*379 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 6
suid 18,0
)
)
uid 3432,0
)
*380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 27
suid 19,0
)
)
uid 3434,0
)
*381 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO ledNb)"
o 7
suid 34,0
)
)
uid 3943,0
)
*382 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset1"
t "std_ulogic"
o 22
suid 36,0
)
)
uid 4014,0
)
*383 (LeafLogPort
port (LogicalPort
decl (Decl
n "buttons_n"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 2
suid 47,0
)
)
uid 4723,0
)
*384 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button3"
t "std_uLogic"
o 17
suid 56,0
)
)
uid 5147,0
)
*385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button1"
t "std_uLogic"
o 15
suid 57,0
)
)
uid 5149,0
)
*386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button2"
t "std_uLogic"
o 16
suid 58,0
)
)
uid 5151,0
)
*387 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 12
suid 59,0
)
)
uid 5315,0
)
*388 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm1High"
t "std_uLogic"
o 9
suid 60,0
)
)
uid 5317,0
)
*389 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 10
suid 61,0
)
)
uid 5319,0
)
*390 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm2High"
t "std_uLogic"
o 11
suid 62,0
)
)
uid 5321,0
)
*391 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threeLevel"
t "std_uLogic"
o 28
suid 63,0
)
)
uid 5562,0
)
*392 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 26
suid 64,0
)
)
uid 5564,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 18
suid 65,0
)
)
uid 5566,0
)
*394 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleEn"
t "std_uLogic"
o 25
suid 66,0
)
)
uid 5650,0
)
*395 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 20
suid 67,0
)
)
uid 5652,0
)
*396 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "trigger"
t "std_uLogic"
o 13
suid 68,0
)
)
uid 6079,0
)
*397 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 19
suid 78,0
)
)
uid 7741,0
)
*398 (LeafLogPort
port (LogicalPort
decl (Decl
n "adcData"
t "std_uLogic"
o 1
suid 79,0
)
)
uid 8020,0
)
*399 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "adcClock"
t "std_uLogic"
o 8
suid 80,0
)
)
uid 8022,0
)
*400 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "adcData_synch"
t "std_uLogic"
o 14
suid 81,0
)
)
uid 8024,0
)
*401 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RxD"
t "std_uLogic"
o 29
suid 82,0
)
)
uid 8325,0
)
*402 (LeafLogPort
port (LogicalPort
decl (Decl
n "TxD"
t "std_uLogic"
o 30
suid 83,0
)
)
uid 8327,0
)
*403 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Tx_synch"
t "std_uLogic"
o 30
suid 85,0
)
)
uid 8329,0
)
*404 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_synch"
t "std_ulogic"
o 23
suid 86,0
)
)
uid 8331,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3478,0
optionalChildren [
*405 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *406 (MRCItem
litem &361
pos 31
dimension 20
)
uid 3480,0
optionalChildren [
*407 (MRCItem
litem &362
pos 0
dimension 20
uid 3481,0
)
*408 (MRCItem
litem &363
pos 1
dimension 23
uid 3482,0
)
*409 (MRCItem
litem &364
pos 2
hidden 1
dimension 20
uid 3483,0
)
*410 (MRCItem
litem &374
pos 0
dimension 20
uid 3399,0
)
*411 (MRCItem
litem &375
pos 1
dimension 20
uid 3401,0
)
*412 (MRCItem
litem &376
pos 13
dimension 20
uid 3403,0
)
*413 (MRCItem
litem &377
pos 14
dimension 20
uid 3427,0
)
*414 (MRCItem
litem &378
pos 2
dimension 20
uid 3431,0
)
*415 (MRCItem
litem &379
pos 3
dimension 20
uid 3433,0
)
*416 (MRCItem
litem &380
pos 15
dimension 20
uid 3435,0
)
*417 (MRCItem
litem &381
pos 4
dimension 20
uid 3944,0
)
*418 (MRCItem
litem &382
pos 16
dimension 20
uid 4015,0
)
*419 (MRCItem
litem &383
pos 5
dimension 20
uid 4724,0
)
*420 (MRCItem
litem &384
pos 17
dimension 20
uid 5148,0
)
*421 (MRCItem
litem &385
pos 18
dimension 20
uid 5150,0
)
*422 (MRCItem
litem &386
pos 19
dimension 20
uid 5152,0
)
*423 (MRCItem
litem &387
pos 6
dimension 20
uid 5316,0
)
*424 (MRCItem
litem &388
pos 7
dimension 20
uid 5318,0
)
*425 (MRCItem
litem &389
pos 8
dimension 20
uid 5320,0
)
*426 (MRCItem
litem &390
pos 9
dimension 20
uid 5322,0
)
*427 (MRCItem
litem &391
pos 20
dimension 20
uid 5563,0
)
*428 (MRCItem
litem &392
pos 21
dimension 20
uid 5565,0
)
*429 (MRCItem
litem &393
pos 22
dimension 20
uid 5567,0
)
*430 (MRCItem
litem &394
pos 23
dimension 20
uid 5651,0
)
*431 (MRCItem
litem &395
pos 24
dimension 20
uid 5653,0
)
*432 (MRCItem
litem &396
pos 10
dimension 20
uid 6080,0
)
*433 (MRCItem
litem &397
pos 25
dimension 20
uid 7742,0
)
*434 (MRCItem
litem &398
pos 11
dimension 20
uid 8021,0
)
*435 (MRCItem
litem &399
pos 12
dimension 20
uid 8023,0
)
*436 (MRCItem
litem &400
pos 26
dimension 20
uid 8025,0
)
*437 (MRCItem
litem &401
pos 27
dimension 20
uid 8326,0
)
*438 (MRCItem
litem &402
pos 28
dimension 20
uid 8328,0
)
*439 (MRCItem
litem &403
pos 29
dimension 20
uid 8330,0
)
*440 (MRCItem
litem &404
pos 30
dimension 20
uid 8332,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3484,0
optionalChildren [
*441 (MRCItem
litem &365
pos 0
dimension 20
uid 3485,0
)
*442 (MRCItem
litem &367
pos 1
dimension 50
uid 3486,0
)
*443 (MRCItem
litem &368
pos 2
dimension 100
uid 3487,0
)
*444 (MRCItem
litem &369
pos 3
dimension 50
uid 3488,0
)
*445 (MRCItem
litem &370
pos 4
dimension 100
uid 3489,0
)
*446 (MRCItem
litem &371
pos 5
dimension 100
uid 3490,0
)
*447 (MRCItem
litem &372
pos 6
dimension 50
uid 3491,0
)
*448 (MRCItem
litem &373
pos 7
dimension 80
uid 3492,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3479,0
vaOverrides [
]
)
]
)
uid 3464,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *449 (LEmptyRow
)
uid 3494,0
optionalChildren [
*450 (RefLabelRowHdr
)
*451 (TitleRowHdr
)
*452 (FilterRowHdr
)
*453 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*454 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*455 (GroupColHdr
tm "GroupColHdrMgr"
)
*456 (NameColHdr
tm "GenericNameColHdrMgr"
)
*457 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*458 (InitColHdr
tm "GenericValueColHdrMgr"
)
*459 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*460 (EolColHdr
tm "GenericEolColHdrMgr"
)
*461 (LogGeneric
generic (GiElement
name "buttonNb"
type "positive"
value "4"
)
uid 5756,0
)
*462 (LogGeneric
generic (GiElement
name "ledNb"
type "positive"
value "8"
)
uid 5758,0
)
]
)
pdm (PhysicalDM
uid 3506,0
optionalChildren [
*463 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *464 (MRCItem
litem &449
pos 2
dimension 20
)
uid 3508,0
optionalChildren [
*465 (MRCItem
litem &450
pos 0
dimension 20
uid 3509,0
)
*466 (MRCItem
litem &451
pos 1
dimension 23
uid 3510,0
)
*467 (MRCItem
litem &452
pos 2
hidden 1
dimension 20
uid 3511,0
)
*468 (MRCItem
litem &461
pos 0
dimension 20
uid 5755,0
)
*469 (MRCItem
litem &462
pos 1
dimension 20
uid 5757,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3512,0
optionalChildren [
*470 (MRCItem
litem &453
pos 0
dimension 20
uid 3513,0
)
*471 (MRCItem
litem &455
pos 1
dimension 50
uid 3514,0
)
*472 (MRCItem
litem &456
pos 2
dimension 100
uid 3515,0
)
*473 (MRCItem
litem &457
pos 3
dimension 100
uid 3516,0
)
*474 (MRCItem
litem &458
pos 4
dimension 50
uid 3517,0
)
*475 (MRCItem
litem &459
pos 5
dimension 50
uid 3518,0
)
*476 (MRCItem
litem &460
pos 6
dimension 80
uid 3519,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3507,0
vaOverrides [
]
)
]
)
uid 3493,0
type 1
)
activeModelName "BlockDiag"
)
