

================================================================
== Synthesis Summary Report of 'modulo'
================================================================
+ General Information: 
    * Date:           Sun Jun  8 21:34:21 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        vitis_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |  Modules |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |  & Loops |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +----------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ modulo  |  Timing|  -1.41|       35|  75.005|         -|       36|     -|        no|     -|   -|  2319 (~0%)|  1906 (~0%)|    -|
    +----------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 32       |
| ap_return |         | 32       |
| b         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | unsigned int |
| b        | in        | unsigned int |
| return   | out       | unsigned int |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

