

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_23_3'
================================================================
* Date:           Thu Apr 20 22:21:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|        ?|  25.000 ns|         ?|    5|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_3  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      187|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      208|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      208|      261|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_145_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln24_fu_155_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln25_1_fu_165_p2  |         +|   0|  0|  46|          39|           7|
    |add_ln25_fu_171_p2    |         +|   0|  0|  21|          14|          14|
    |sum_1_fu_198_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_140_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 187|         163|         102|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   31|         62|
    |phi_mul_fu_48            |   9|          2|   39|         78|
    |sum_fu_52                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  105|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_tmp_reg_263                     |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_tmp_reg_268                     |  32|   0|   32|          0|
    |i_fu_56                           |  31|   0|   31|          0|
    |icmp_ln23_reg_249                 |   1|   0|    1|          0|
    |icmp_ln23_reg_249_pp0_iter2_reg   |   1|   0|    1|          0|
    |mul_ln27_reg_273                  |  32|   0|   32|          0|
    |phi_mul_fu_48                     |  39|   0|   39|          0|
    |sum_fu_52                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_23_3|  return value|
|size_c          |   in|   32|     ap_none|                            size_c|        scalar|
|mul_ln24        |   in|   14|     ap_none|                          mul_ln24|        scalar|
|A_address0      |  out|   14|   ap_memory|                                 A|         array|
|A_ce0           |  out|    1|   ap_memory|                                 A|         array|
|A_q0            |   in|   32|   ap_memory|                                 A|         array|
|zext_ln21       |   in|   14|     ap_none|                         zext_ln21|        scalar|
|B_address0      |  out|   14|   ap_memory|                                 B|         array|
|B_ce0           |  out|    1|   ap_memory|                                 B|         array|
|B_q0            |   in|   32|   ap_memory|                                 B|         array|
|sum_out         |  out|   32|      ap_vld|                           sum_out|       pointer|
|sum_out_ap_vld  |  out|    1|      ap_vld|                           sum_out|       pointer|
+----------------+-----+-----+------------+----------------------------------+--------------+

