INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/PWMSerializer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWMSerializer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/bitwise_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwise_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/bitwise_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwise_not
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/bitwise_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwise_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/cl_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/cl_sub_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_sub_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/mux_2_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol multdiv_stall, assumed default net type wire [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:79]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:79]
INFO: [VRFC 10-2458] undeclared symbol xm_data_A, assumed default net type wire [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:183]
WARNING: [VRFC 10-2938] 'stall' is already implicitly declared on line 79 [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:199]
WARNING: [VRFC 10-2938] 'multdiv_stall' is already implicitly declared on line 79 [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:203]
WARNING: [VRFC 10-2938] 'xm_data_A' is already implicitly declared on line 183 [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:250]
WARNING: [VRFC 10-3380] identifier 'take_branch' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:76]
WARNING: [VRFC 10-3380] identifier 'bex_insn' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:77]
WARNING: [VRFC 10-3380] identifier 'jump_insn' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:78]
WARNING: [VRFC 10-3380] identifier 'alu_inB' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:136]
WARNING: [VRFC 10-3380] identifier 'alu_inB' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:147]
WARNING: [VRFC 10-3380] identifier 'w_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:169]
WARNING: [VRFC 10-3380] identifier 'm_opcode' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:170]
WARNING: [VRFC 10-3380] identifier 'w_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:174]
WARNING: [VRFC 10-3380] identifier 'm_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:176]
WARNING: [VRFC 10-3380] identifier 'w_opcode' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:177]
WARNING: [VRFC 10-3380] identifier 'm_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:181]
WARNING: [VRFC 10-3380] identifier 'm_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:188]
WARNING: [VRFC 10-3380] identifier 'm_opcode' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:189]
WARNING: [VRFC 10-3380] identifier 'm_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:190]
WARNING: [VRFC 10-3380] identifier 'w_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:192]
WARNING: [VRFC 10-3380] identifier 'm_opcode' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:193]
WARNING: [VRFC 10-3380] identifier 'w_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:194]
WARNING: [VRFC 10-3380] identifier 'w_rd' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:266]
WARNING: [VRFC 10-3380] identifier 'w_opcode' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/processor.v:267]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3380] identifier 'reg11out' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v:25]
WARNING: [VRFC 10-3380] identifier 'reg12out' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v:26]
WARNING: [VRFC 10-3380] identifier 'reg13out' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v:27]
WARNING: [VRFC 10-3380] identifier 'reg14out' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v:28]
WARNING: [VRFC 10-3380] identifier 'reg15out' is used before its declaration [C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/regfile.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sll_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/sra_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Final_GK_AD/Final_GK_AD.srcs/sources_1/new/stepper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stepper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Downloads/check_processor/check_processor/tristate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tristate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gik4/Downloads/ECE350_FinalProject/350-final-project/Final_GK_AD/Final_GK_AD.srcs/sim_1/new/New_Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Wrapper_tb
