{"signal": 
	[
    {"name": "clk",               "wave": "p....."},
    {"name": "state",             "wave": "===..=", "data": ["RESET", "STARTUP", "CACHE_REQ", "SEL_IN_LINE"]},
    {"name": "fetch_ready",       "wave": "1.0.1."},
    {"name": "pc",                "wave": "x==..=", "data": ["PC0", "PC1", "PC2", "PC3"]},
    {"name": "prev_pc_reg",       "wave": "x.=..=", "data": ["PC0", "PC1", "PC2"]},
    {"name": "here",              "wave": "0..1.."},
    {"name": "will_be_here",      "wave": "0.10.."},
    {"name": "read_req",          "wave": "010..."},
    {"name": "read_done",         "wave": "0...10"},
    {"name": "cache_out",         "wave": "x...=x", "data": ["PC0|L0"]},
    {"name": "line_reg",          "wave": "0....=", "data": ["PC0|L0"]},
    {"name": "line_bak",          "wave": "0.....", "data": ["PC0|L0", "PC16|L1"]},
    {"name": "selector_pc",       "wave": "x.=...", "data": ["prev_pc", "current_pc"]},
    {"name": "selector_line",     "wave": "x.=.==", "data": ["line_reg", "cache_out", "line_reg"]},
    {"name": "issue_ready",       "wave": "x.1..."},
    {"name": "issue_valid",       "wave": "0...1."},
    {"name": "instruction",       "wave": "0...==", "data": ["L0[PC0]", "L0[PC1]", "L0[PC2]"]}
 	],
  
  "config": {"hscale": 3}
}

