
*** Running vivado
    with args -log design_1_matrix_processor_ctrl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_ctrl_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_ctrl_0_1.tcl -notrace
Command: synth_design -top design_1_matrix_processor_ctrl_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 447.672 ; gain = 95.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_ctrl_0_1' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_1/synth/design_1_matrix_processor_ctrl_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor_ctrl' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:1]
	Parameter ope_Idle bound to: 0 - type: integer 
	Parameter ope_Read bound to: 1 - type: integer 
	Parameter ope_Write bound to: 2 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:60]
INFO: [Synth 8-226] default block is never used [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:47]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:85]
INFO: [Synth 8-226] default block is never used [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:73]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor_ctrl' (1#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_ctrl_0_1' (2#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_1/synth/design_1_matrix_processor_ctrl_0_1.v:58]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.316 ; gain = 149.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.316 ; gain = 149.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.316 ; gain = 149.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 862.066 ; gain = 1.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'mem_en_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'mem_rst_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'mem_byte_we_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/260d/matrix_processor_ctrl.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_processor_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_B[0]
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[0]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[1]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[3]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[4]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[5]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[6]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[7]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[8]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[9]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[10]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[11]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[12]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[13]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[14]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[15]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[16]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[17]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[18]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[19]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[20]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[21]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[22]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[23]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[24]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[25]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[26]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[27]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[28]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[29]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_B_reg[30]' (FDR) to 'inst/mem_address_B_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_address_B_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[0]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[1]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[2]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[3]' (LD) to 'inst/mem_rst_A_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mem_rst_A_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mem_en_A_reg)
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[0]' (FDRE) to 'inst/mem_data_in_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[1]' (FDRE) to 'inst/mem_data_in_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[2]' (FDRE) to 'inst/mem_data_in_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[3]' (FDRE) to 'inst/mem_data_in_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[4]' (FDRE) to 'inst/mem_data_in_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[5]' (FDRE) to 'inst/mem_data_in_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[6]' (FDRE) to 'inst/mem_data_in_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[7]' (FDRE) to 'inst/mem_data_in_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[8]' (FDRE) to 'inst/mem_data_in_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[9]' (FDRE) to 'inst/mem_data_in_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[10]' (FDRE) to 'inst/mem_data_in_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[11]' (FDRE) to 'inst/mem_data_in_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[12]' (FDRE) to 'inst/mem_data_in_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[13]' (FDRE) to 'inst/mem_data_in_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[14]' (FDRE) to 'inst/mem_data_in_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[15]' (FDRE) to 'inst/mem_data_in_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[16]' (FDRE) to 'inst/mem_data_in_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[17]' (FDRE) to 'inst/mem_data_in_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[18]' (FDRE) to 'inst/mem_data_in_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[19]' (FDRE) to 'inst/mem_data_in_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[20]' (FDRE) to 'inst/mem_data_in_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[21]' (FDRE) to 'inst/mem_data_in_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[22]' (FDRE) to 'inst/mem_data_in_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[23]' (FDRE) to 'inst/mem_data_in_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[24]' (FDRE) to 'inst/mem_data_in_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[25]' (FDRE) to 'inst/mem_data_in_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[26]' (FDRE) to 'inst/mem_data_in_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[27]' (FDRE) to 'inst/mem_data_in_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[28]' (FDRE) to 'inst/mem_data_in_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[29]' (FDRE) to 'inst/mem_data_in_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[30]' (FDRE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_data_in_A_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[0]' (FD) to 'inst/mem_address_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[1]' (FD) to 'inst/mem_address_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[2]' (FD) to 'inst/mem_address_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[3]' (FD) to 'inst/mem_address_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[4]' (FD) to 'inst/mem_address_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[5]' (FD) to 'inst/mem_address_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[6]' (FD) to 'inst/mem_address_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[7]' (FD) to 'inst/mem_address_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[8]' (FD) to 'inst/mem_address_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[9]' (FD) to 'inst/mem_address_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[10]' (FD) to 'inst/mem_address_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[11]' (FD) to 'inst/mem_address_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[12]' (FD) to 'inst/mem_address_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[13]' (FD) to 'inst/mem_address_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[14]' (FD) to 'inst/mem_address_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[15]' (FD) to 'inst/mem_address_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[16]' (FD) to 'inst/mem_address_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[17]' (FD) to 'inst/mem_address_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[18]' (FD) to 'inst/mem_address_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[19]' (FD) to 'inst/mem_address_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[20]' (FD) to 'inst/mem_address_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[21]' (FD) to 'inst/mem_address_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[22]' (FD) to 'inst/mem_address_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[23]' (FD) to 'inst/mem_address_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[24]' (FD) to 'inst/mem_address_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[25]' (FD) to 'inst/mem_address_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[26]' (FD) to 'inst/mem_address_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[27]' (FD) to 'inst/mem_address_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[28]' (FD) to 'inst/mem_address_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[29]' (FD) to 'inst/mem_address_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mem_address_A_reg[30]' (FD) to 'inst/mem_address_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_address_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mem_en_A_reg) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_rst_A_reg) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_A_reg[31]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_data_in_A_reg[31]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_B_reg[31]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 862.066 ; gain = 509.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDRE |    34|
|3     |LD   |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |    36|
|2     |  inst   |matrix_processor_ctrl |    36|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 863.980 ; gain = 511.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 863.980 ; gain = 151.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 863.980 ; gain = 511.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 876.758 ; gain = 535.738
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/design_1_matrix_processor_ctrl_0_1.dcp' has been generated.
