
*** Running vivado
    with args -log signal_generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source signal_generator.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source signal_generator.tcl -notrace
Command: synth_design -top signal_generator -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 145972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.691 ; gain = 201.719 ; free physical = 4297 ; free virtual = 10110
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'signal_generator' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clock_manager' of component 'clk_wiz_0' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'clk_divider' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/clock_divider.vhd:20' bound to instance 'clock_manager2' of component 'clk_divider' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/clock_divider.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/clock_divider.vhd:27]
INFO: [Synth 8-3491] module 'dac_entity' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:26' bound to instance 'dac' of component 'dac_entity' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:75]
INFO: [Synth 8-638] synthesizing module 'dac_entity' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:41]
WARNING: [Synth 8-614] signal 'state1' is read in the process but is not in the sensitivity list [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:105]
WARNING: [Synth 8-614] signal 'state2' is read in the process but is not in the sensitivity list [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:114]
INFO: [Synth 8-3491] module 'sin_12x8' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/sin_12x8_stub.vhdl:5' bound to instance 'sinus' of component 'sin_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:156]
INFO: [Synth 8-638] synthesizing module 'sin_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/sin_12x8_stub.vhdl:17]
INFO: [Synth 8-3491] module 'square_12x8' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/square_12x8_stub.vhdl:5' bound to instance 'square' of component 'square_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:166]
INFO: [Synth 8-638] synthesizing module 'square_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/square_12x8_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ramp_12x8' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/ramp_12x8_stub.vhdl:5' bound to instance 'ramp' of component 'ramp_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:176]
INFO: [Synth 8-638] synthesizing module 'ramp_12x8' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/ramp_12x8_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'dac_entity' (2#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac.vhd:41]
INFO: [Synth 8-3491] module 'adc_channels' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:25' bound to instance 'adc' of component 'adc_channels' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adc_channels' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:39]
INFO: [Synth 8-3491] module 'xadc_wiz' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/xadc_wiz_stub.vhdl:5' bound to instance 'adc1' of component 'xadc_wiz' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/xadc_wiz_stub.vhdl:29]
INFO: [Synth 8-3491] module 'adc_data_1' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/adc_data_1_stub.vhdl:5' bound to instance 'adc_fifo1' of component 'adc_data_1' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:128]
INFO: [Synth 8-638] synthesizing module 'adc_data_1' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/adc_data_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'adc_data_2' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/adc_data_2_stub.vhdl:5' bound to instance 'adc_fifo2' of component 'adc_data_2' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:139]
INFO: [Synth 8-638] synthesizing module 'adc_data_2' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/adc_data_2_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'adc_channels' (3#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/adc.vhd:39]
INFO: [Synth 8-3491] module 'step_scaler' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/step_scaler.vhd:16' bound to instance 'step_scale1' of component 'step_scaler' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:113]
INFO: [Synth 8-638] synthesizing module 'step_scaler' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/step_scaler.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'step_scaler' (4#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/step_scaler.vhd:23]
INFO: [Synth 8-3491] module 'step_scaler' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/step_scaler.vhd:16' bound to instance 'step_scale2' of component 'step_scaler' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:119]
INFO: [Synth 8-3491] module 'buttons' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/buttons.vhd:21' bound to instance 'button_manager' of component 'buttons' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:125]
INFO: [Synth 8-638] synthesizing module 'buttons' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/buttons.vhd:33]
INFO: [Synth 8-3491] module 'btn_tim_1' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/btn_tim_1_stub.vhdl:5' bound to instance 'timer1' of component 'btn_tim_1' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/buttons.vhd:59]
INFO: [Synth 8-638] synthesizing module 'btn_tim_1' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/btn_tim_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'btn_tim_1' declared at '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/.Xil/Vivado-145731-elitebook-manjaro-lgu/realtime/btn_tim_1_stub.vhdl:5' bound to instance 'timer2' of component 'btn_tim_1' [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/buttons.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'buttons' (5#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/buttons.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'signal_generator' (6#1) [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd:31]
WARNING: [Synth 8-3331] design dac_entity has unconnected port freq1[31]
WARNING: [Synth 8-3331] design dac_entity has unconnected port freq2[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.410 ; gain = 266.438 ; free physical = 4246 ; free virtual = 10137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.410 ; gain = 266.438 ; free physical = 4245 ; free virtual = 10135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.410 ; gain = 266.438 ; free physical = 4245 ; free virtual = 10135
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.410 ; gain = 0.000 ; free physical = 4237 ; free virtual = 10128
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/adc_data_2/adc_data_2/adc_data_1_in_context.xdc] for cell 'adc/adc_fifo2'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/adc_data_2/adc_data_2/adc_data_1_in_context.xdc] for cell 'adc/adc_fifo2'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_manager'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_manager'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/xadc_wiz/xadc_wiz/xadc_wiz_in_context.xdc] for cell 'adc/adc1'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/xadc_wiz/xadc_wiz/xadc_wiz_in_context.xdc] for cell 'adc/adc1'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/adc_data_1/adc_data_1/adc_data_1_in_context.xdc] for cell 'adc/adc_fifo1'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/adc_data_1/adc_data_1/adc_data_1_in_context.xdc] for cell 'adc/adc_fifo1'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/btn_tim_1/btn_tim_1/btn_tim_1_in_context.xdc] for cell 'button_manager/timer1'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/btn_tim_1/btn_tim_1/btn_tim_1_in_context.xdc] for cell 'button_manager/timer1'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/btn_tim_1/btn_tim_1/btn_tim_1_in_context.xdc] for cell 'button_manager/timer2'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/btn_tim_1/btn_tim_1/btn_tim_1_in_context.xdc] for cell 'button_manager/timer2'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/sin_12x8/sin_12x8/sin_12x8_in_context.xdc] for cell 'dac/sinus'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/sin_12x8/sin_12x8/sin_12x8_in_context.xdc] for cell 'dac/sinus'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/square_12x8/square_12x8/square_12x8_in_context.xdc] for cell 'dac/square'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/square_12x8/square_12x8/square_12x8_in_context.xdc] for cell 'dac/square'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/ramp_12x8/ramp_12x8/ramp_12x8_in_context.xdc] for cell 'dac/ramp'
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/ramp_12x8/ramp_12x8/ramp_12x8_in_context.xdc] for cell 'dac/ramp'
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn1_IBUF'. [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'btn0_IBUF'. [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc:14]
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/signal_generator_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/constrs_1/imports/new/signal_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/signal_generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/signal_generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.176 ; gain = 0.000 ; free physical = 4232 ; free virtual = 10046
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1987.176 ; gain = 0.000 ; free physical = 4232 ; free virtual = 10046
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'button_manager/timer1' at clock pin 'CLK' is different from the actual clock period '83.330', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'button_manager/timer2' at clock pin 'CLK' is different from the actual clock period '83.330', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4296 ; free virtual = 10114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4296 ; free virtual = 10114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_12mhz. (constraint file  /home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_12mhz. (constraint file  /home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for adc/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_manager. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc/adc1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc/adc_fifo1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for button_manager/timer1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for button_manager/timer2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dac/sinus. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dac/square. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dac/ramp. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4296 ; free virtual = 10114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4285 ; free virtual = 10105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                13x31  Multipliers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dac_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                13x31  Multipliers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
Module adc_channels 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dac_entity has unconnected port freq1[31]
WARNING: [Synth 8-3331] design dac_entity has unconnected port freq2[31]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4222 ; free virtual = 10046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|step_scaler | p_0_out    | 4096x16       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4103 ; free virtual = 9935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1990.145 ; gain = 397.172 ; free physical = 4101 ; free virtual = 9933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1998.152 ; gain = 405.180 ; free physical = 4102 ; free virtual = 9933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |xadc_wiz      |         1|
|3     |adc_data_1    |         1|
|4     |adc_data_2    |         1|
|5     |btn_tim_1     |         2|
|6     |sin_12x8      |         1|
|7     |square_12x8   |         1|
|8     |ramp_12x8     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |adc_data_1_bbox_6  |     1|
|2     |adc_data_2_bbox_7  |     1|
|3     |btn_tim_1_bbox_8   |     1|
|4     |btn_tim_1_bbox_9   |     1|
|5     |clk_wiz_0_bbox_1   |     1|
|6     |ramp_12x8_bbox_4   |     1|
|7     |sin_12x8_bbox_2    |     1|
|8     |square_12x8_bbox_3 |     1|
|9     |xadc_wiz_bbox_5    |     1|
|10    |BUFG               |     3|
|11    |CARRY4             |    40|
|12    |LUT1               |    14|
|13    |LUT2               |   114|
|14    |LUT3               |    46|
|15    |LUT4               |    74|
|16    |LUT5               |    95|
|17    |LUT6               |  1448|
|18    |MUXF7              |   574|
|19    |MUXF8              |   258|
|20    |FDCE               |     4|
|21    |FDRE               |    72|
|22    |IBUF               |     8|
|23    |OBUF               |    27|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  2953|
|2     |  adc            |adc_channels  |   294|
|3     |  button_manager |buttons       |    54|
|4     |  clock_manager2 |clk_divider   |    11|
|5     |  dac            |dac_entity    |   178|
|6     |  step_scale1    |step_scaler   |  1188|
|7     |  step_scale2    |step_scaler_0 |  1188|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.121 ; gain = 408.148 ; free physical = 4105 ; free virtual = 9933
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 2001.121 ; gain = 277.414 ; free physical = 4157 ; free virtual = 9985
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2001.129 ; gain = 408.148 ; free physical = 4157 ; free virtual = 9985
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2001.129 ; gain = 0.000 ; free physical = 4225 ; free virtual = 10053
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.129 ; gain = 0.000 ; free physical = 4177 ; free virtual = 10003
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2001.129 ; gain = 550.438 ; free physical = 4311 ; free virtual = 10137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.129 ; gain = 0.000 ; free physical = 4311 ; free virtual = 10137
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.runs/synth_1/signal_generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file signal_generator_utilization_synth.rpt -pb signal_generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 19:29:31 2020...
