<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PACIASPPC -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PACIASPPC</h2>
      <p class="aml">Pointer Authentication Code for return address, using key A.
This instruction computes and inserts a pointer authentication code
for an instruction address, using two modifiers and key A.</p>
      <p class="aml">The address is in X30.</p>
      <p class="aml">The first modifier is in SP.</p>
      <p class="aml">The second modifier is the value of PC.</p>
      <p class="aml">A <span class="asm-code">PACIASPPC</span> instruction has an implicit <span class="asm-code">BTI</span> instruction. The
implicit <span class="asm-code">BTI</span> instruction of a <span class="asm-code">PACIASPPC</span> instruction is always
compatible with <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE == 0b01
and <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE == 0b10.
Controls in <a class="armarm-xref" title="Reference to Armv8 ARM section">SCTLR_ELx</a> configure whether the
implicit <span class="asm-code">BTI</span> instruction of a <span class="asm-code">PACIASPPC</span> instruction is compatible with
<a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE == 0b11.
For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE.BTYPE</a>.</p>
    
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_PAuth_LR)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td></tr><tr class="secondrow"><td class="droppedname">sf</td><td/><td class="droppedname">S</td><td colspan="8"/><td colspan="5" class="droppedname">opcode2</td><td colspan="6" class="droppedname">opcode</td><td colspan="5" class="droppedname">Rn</td><td colspan="5" class="droppedname">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="PACIASPPC_64LR_dp_1src"/><p class="asm-code">PACIASPPC</p></div><p class="pseudocode">if !IsFeatureImplemented(FEAT_PAuth_LR) then UNDEFINED;

constant integer d = 30;
if IsFeatureImplemented(FEAT_BTI) then
    // Check for branch target compatibility between PSTATE.BTYPE
    // and implicit branch target of PACIxSPPC instruction.
    <a href="shared_pseudocode.html#impl-aarch64.SetBTypeCompatible.1" title="function: SetBTypeCompatible(boolean x)">SetBTypeCompatible</a>(<a href="shared_pseudocode.html#impl-aarch64.BTypeCompatible_PACIXSP.0" title="function: boolean BTypeCompatible_PACIXSP()">BTypeCompatible_PACIXSP</a>());
</p>
  <div class="encoding-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, 64] = AddPACIA2(<a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[d, 64], <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[], PC64);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright Â© 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
