{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584049429808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584049429808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 18:43:49 2020 " "Processing started: Thu Mar 12 18:43:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584049429808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584049429808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquinadevedas -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquinadevedas -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584049429808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584049430449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainrom-SYN " "Found design unit 1: mainrom-SYN" {  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mainROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainROM " "Found entity 1: mainROM" {  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mainROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bit-ckto " "Found design unit 1: contador8bit-ckto" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/contador8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/contador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-ckt " "Found design unit 1: somador8bit-ckt" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/somador8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/somador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-ckt " "Found design unit 1: somador1bit-ckt" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/somador1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-ckto " "Found design unit 1: reg8bit-ckto" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit-ckto " "Found design unit 1: reg4bit-ckto" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Found entity 1: reg4bit" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bit-ckto " "Found design unit 1: reg2bit-ckto" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bit " "Found entity 1: reg2bit" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/reg2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-ckt_mux2x1 " "Found design unit 1: mux2x1-ckt_mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mux2x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mux2x1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x8-ckt_mux16x8 " "Found design unit 1: mux16x8-ckt_mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mux16x8.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x8 " "Found entity 1: mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mux16x8.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mde_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mde_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mde_b-ckt " "Found design unit 1: mde_b-ckt" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""} { "Info" "ISGN_ENTITY_NAME" "1 mde_b " "Found entity 1: mde_b" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-ckt " "Found design unit 1: main-ckt" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt_ffd " "Found design unit 1: ffd-ckt_ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/ffd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt_dat " "Found design unit 1: datapath-ckt_dat" {  } { { "datapath.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ckkto " "Found design unit 1: controller-ckkto" {  } { { "controller.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador8bit-ckt_comparador8bits " "Found design unit 1: comparador8bit-ckt_comparador8bits" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/comparador8bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador8bit " "Found entity 1: comparador8bit" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/comparador8bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador4bit-ckt_comparador4bits " "Found design unit 1: comparador4bit-ckt_comparador4bits" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/comparador4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador4bit " "Found entity 1: comparador4bit" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/comparador4bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinational_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinational_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinational_logic-ckto " "Found design unit 1: combinational_logic-ckto" {  } { { "combinational_logic.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/combinational_logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinational_logic " "Found entity 1: combinational_logic" {  } { { "combinational_logic.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/combinational_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/CLK_Div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/CLK_Div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco-CKT " "Found design unit 1: bloco-CKT" {  } { { "bloco.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/bloco.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "bloco.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/bloco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-CKTO " "Found design unit 1: bin_bcd-CKTO" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/bin_bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/bin_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584049431324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:OPERACIONAL " "Elaborating entity \"datapath\" for hierarchy \"datapath:OPERACIONAL\"" {  } { { "main.vhd" "OPERACIONAL" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x8 datapath:OPERACIONAL\|mux16x8:MUX " "Elaborating entity \"mux16x8\" for hierarchy \"datapath:OPERACIONAL\|mux16x8:MUX\"" {  } { { "datapath.vhd" "MUX" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:OPERACIONAL\|mux16x8:MUX\|mux2x1:M0 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:OPERACIONAL\|mux16x8:MUX\|mux2x1:M0\"" {  } { { "mux16x8.vhd" "M0" { Text "C:/Users/kaike/Desktop/FPGA1/mux16x8.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit datapath:OPERACIONAL\|reg8bit:REG8 " "Elaborating entity \"reg8bit\" for hierarchy \"datapath:OPERACIONAL\|reg8bit:REG8\"" {  } { { "datapath.vhd" "REG8" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bit datapath:OPERACIONAL\|reg8bit:REG8\|reg4bit:REG1 " "Elaborating entity \"reg4bit\" for hierarchy \"datapath:OPERACIONAL\|reg8bit:REG8\|reg4bit:REG1\"" {  } { { "reg8bit.vhd" "REG1" { Text "C:/Users/kaike/Desktop/FPGA1/reg8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd datapath:OPERACIONAL\|reg8bit:REG8\|reg4bit:REG1\|ffd:D0 " "Elaborating entity \"ffd\" for hierarchy \"datapath:OPERACIONAL\|reg8bit:REG8\|reg4bit:REG1\|ffd:D0\"" {  } { { "reg4bit.vhd" "D0" { Text "C:/Users/kaike/Desktop/FPGA1/reg4bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador8bit datapath:OPERACIONAL\|comparador8bit:COMP " "Elaborating entity \"comparador8bit\" for hierarchy \"datapath:OPERACIONAL\|comparador8bit:COMP\"" {  } { { "datapath.vhd" "COMP" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bit datapath:OPERACIONAL\|somador8bit:ADDER " "Elaborating entity \"somador8bit\" for hierarchy \"datapath:OPERACIONAL\|somador8bit:ADDER\"" {  } { { "datapath.vhd" "ADDER" { Text "C:/Users/kaike/Desktop/FPGA1/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit datapath:OPERACIONAL\|somador8bit:ADDER\|somador1bit:S0 " "Elaborating entity \"somador1bit\" for hierarchy \"datapath:OPERACIONAL\|somador8bit:ADDER\|somador1bit:S0\"" {  } { { "somador8bit.vhd" "S0" { Text "C:/Users/kaike/Desktop/FPGA1/somador8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mde_b mde_b:MOORE " "Elaborating entity \"mde_b\" for hierarchy \"mde_b:MOORE\"" {  } { { "main.vhd" "MOORE" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431402 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next mde_b.vhd(19) " "VHDL Process Statement warning at mde_b.vhd(19): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1584049431402 "|main|mde_b:MOORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.fornecer mde_b.vhd(19) " "Inferred latch for \"y_next.fornecer\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584049431402 "|main|mde_b:MOORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.somar mde_b.vhd(19) " "Inferred latch for \"y_next.somar\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584049431402 "|main|mde_b:MOORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.esperar mde_b.vhd(19) " "Inferred latch for \"y_next.esperar\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584049431402 "|main|mde_b:MOORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.inicio mde_b.vhd(19) " "Inferred latch for \"y_next.inicio\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584049431402 "|main|mde_b:MOORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:ACUMULADOR_REG " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:ACUMULADOR_REG\"" {  } { { "main.vhd" "ACUMULADOR_REG" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco bin_bcd:ACUMULADOR_REG\|bloco:B1 " "Elaborating entity \"bloco\" for hierarchy \"bin_bcd:ACUMULADOR_REG\|bloco:B1\"" {  } { { "bin_bcd.vhd" "B1" { Text "C:/Users/kaike/Desktop/FPGA1/bin_bcd.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador8bit contador8bit:COUNTER " "Elaborating entity \"contador8bit\" for hierarchy \"contador8bit:COUNTER\"" {  } { { "main.vhd" "COUNTER" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainROM mainROM:MEMORIA " "Elaborating entity \"mainROM\" for hierarchy \"mainROM:MEMORIA\"" {  } { { "main.vhd" "MEMORIA" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainROM:MEMORIA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainROM:MEMORIA\|altsyncram:altsyncram_component\"" {  } { { "mainROM.vhd" "altsyncram_component" { Text "C:/Users/kaike/Desktop/FPGA1/mainROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainROM:MEMORIA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainROM:MEMORIA\|altsyncram:altsyncram_component\"" {  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mainROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainROM:MEMORIA\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainROM:MEMORIA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main.mif " "Parameter \"init_file\" = \"main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431574 ""}  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mainROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584049431574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rh71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rh71 " "Found entity 1: altsyncram_rh71" {  } { { "db/altsyncram_rh71.tdf" "" { Text "C:/Users/kaike/Desktop/FPGA1/db/altsyncram_rh71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584049431667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584049431667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rh71 mainROM:MEMORIA\|altsyncram:altsyncram_component\|altsyncram_rh71:auto_generated " "Elaborating entity \"altsyncram_rh71\" for hierarchy \"mainROM:MEMORIA\|altsyncram:altsyncram_component\|altsyncram_rh71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584049431667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.somar_119 " "LATCH primitive \"mde_b:MOORE\|y_next.somar_119\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.esperar_134 " "LATCH primitive \"mde_b:MOORE\|y_next.esperar_134\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.inicio_149 " "LATCH primitive \"mde_b:MOORE\|y_next.inicio_149\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.somar_119 " "LATCH primitive \"mde_b:MOORE\|y_next.somar_119\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.esperar_134 " "LATCH primitive \"mde_b:MOORE\|y_next.esperar_134\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mde_b:MOORE\|y_next.inicio_149 " "LATCH primitive \"mde_b:MOORE\|y_next.inicio_149\" is permanently enabled" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/mde_b.vhd" 19 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1584049432495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_0\[4\] GND " "Pin \"A_0\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_0\[5\] GND " "Pin \"A_0\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_0\[6\] GND " "Pin \"A_0\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_1\[4\] GND " "Pin \"A_1\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_1\[5\] GND " "Pin \"A_1\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_1\[6\] GND " "Pin \"A_1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|A_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_0\[4\] GND " "Pin \"tot_0\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_0\[5\] GND " "Pin \"tot_0\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_0\[6\] GND " "Pin \"tot_0\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_1\[4\] GND " "Pin \"tot_1\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_1\[5\] GND " "Pin \"tot_1\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_1\[6\] GND " "Pin \"tot_1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_2\[2\] GND " "Pin \"tot_2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_2\[3\] GND " "Pin \"tot_2\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_2\[4\] GND " "Pin \"tot_2\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_2\[5\] GND " "Pin \"tot_2\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_2\[6\] GND " "Pin \"tot_2\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA1/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584049433792 "|main|tot_2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584049433792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584049434745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584049434745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584049434870 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584049434870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584049434870 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584049434870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584049434870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584049434933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 18:43:54 2020 " "Processing ended: Thu Mar 12 18:43:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584049434933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584049434933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584049434933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584049434933 ""}
