# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/decoder.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memory_unit.
# $root top modules: bitcell_tb bitcell word memory_unit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 decoder_tb.sv : (8, 41): Undefined module: decoder was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: decoder_tb.
# $root top modules: bitcell_tb bitcell word memory_unit decoder_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/memory_unit.sv $dsn/src/memory_unit_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP7801 decoder.sv : (1, 19): Duplicated declaration of unit memory_unit.
# Info: VCP7802 memory_unit.sv : (1, 19): memory_unit was already declared. See previous declaration.
# Warning: VCP2515 decoder_tb.sv : (8, 41): Undefined module: decoder was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/memory_unit.sv $dsn/src/memory_unit_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 decoder_tb.sv : (8, 41): Undefined module: decoder was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Info: VCP2876 memory_unit.sv : (8, 29): Implicit net declaration, symbol in has not been declared in module memory_unit in generate block 1generateblock.
# Info: VCP2876 memory_unit.sv : (8, 43): Implicit net declaration, symbol out has not been declared in module memory_unit in generate block 1generateblock.
# Error: VCP5112 memory_unit.sv : (8, 43): out is not a vector or array.
# Info: VCP2876 memory_unit.sv : (8, 57): Implicit net declaration, symbol sel has not been declared in module memory_unit in generate block 1generateblock.
# Error: VCP5112 memory_unit.sv : (8, 57): sel is not a vector or array.
# Error: VCP2000 memory_unit.sv : (8, 60): Syntax error. Unexpected token: rw[_IDENTIFIER].
# Compile failure 3 Errors 1 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/memory_unit.sv $dsn/src/memory_unit_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 memory_unit.sv : (8, 29): Implicit net declaration, symbol in has not been declared in module memory_unit in generate block 1generateblock.
# Info: VCP2876 memory_unit.sv : (8, 43): Implicit net declaration, symbol out has not been declared in module memory_unit in generate block 1generateblock.
# Error: VCP5112 memory_unit.sv : (8, 43): out is not a vector or array.
# Info: VCP2876 memory_unit.sv : (8, 57): Implicit net declaration, symbol sel has not been declared in module memory_unit in generate block 1generateblock.
# Error: VCP5112 memory_unit.sv : (8, 57): sel is not a vector or array.
# Error: VCP2000 memory_unit.sv : (8, 60): Syntax error. Unexpected token: rw[_IDENTIFIER].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bitcell bitcell_tb word_tb decoder_tb.
# $root top modules: bitcell_tb bitcell memory_unit decoder_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bitcell bitcell_tb word_tb decoder_tb.
# $root top modules: bitcell_tb bitcell memory_unit decoder_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.6 [s]
# SLP: Finished : 1.9 [s]
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 17 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:39, mandag 31. oktober 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/bitcell_tb/in}
# add wave -noreg {/bitcell_tb/sel}
# add wave -noreg {/bitcell_tb/rw}
# add wave -noreg {/bitcell_tb/out}
# add wave -noreg {/bitcell_tb/period}
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/espen/Repositories/TFE4152/TFE4152-Memory-Array/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 17 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:40, mandag 31. oktober 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/espen/Repositories/TFE4152/TFE4152-Memory-Array/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 17 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:41, mandag 31. oktober 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work Memory-Array $dsn/src/bitcell.sv $dsn/src/bitcell_tb.sv $dsn/src/word.sv $dsn/src/word_tb.sv $dsn/src/bitcell_nor.sv $dsn/src/decoder.sv $dsn/src/decoder_tb.sv
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bitcell bitcell_tb word_tb decoder_tb.
# $root top modules: bitcell_tb bitcell memory_unit decoder_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 17 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:42, mandag 31. oktober 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+decoder_tb decoder_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 4 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 575 kB (elbread=427 elab2=13 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:42, mandag 31. oktober 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/decoder_tb/addr}
# add wave -noreg {/decoder_tb/sel}
# add wave -noreg {/decoder_tb/period}
# VSIM: 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/espen/Repositories/TFE4152/TFE4152-Memory-Array/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+decoder_tb decoder_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 10ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 9 (100.00%) other processes in SLP
# SLP: 4 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 575 kB (elbread=427 elab2=13 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\espen\Repositories\TFE4152\TFE4152-Memory-Array\src\wave.asdb
#  11:44, mandag 31. oktober 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/espen/Repositories/TFE4152/TFE4152-Memory-Array/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
