// Seed: 243154210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  ;
  generate
    assign id_6[-1] = 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_2 = 32'd22,
    parameter id_3 = 32'd69,
    parameter id_4 = 32'd96
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire _id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_4  (  -1  ,  !  id_3  ) : -1  &  id_2] id_7;
  ;
  logic id_8 = 1;
  parameter id_9 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_5,
      id_8,
      id_7,
      id_10,
      id_10,
      id_5,
      id_8
  );
endmodule
