<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetSubtargetInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetSubtargetInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::TargetSubtargetInfo" --><!-- doxytag: inherits="llvm::MCSubtargetInfo" -->
<p><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets.">TargetSubtargetInfo</a> - Generic base class for all target subtargets.  
 <a href="classllvm_1_1TargetSubtargetInfo.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetSubtargetInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetSubtargetInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetSubtargetInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1TargetSubtargetInfo_inherit__map" id="llvm_1_1TargetSubtargetInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="15,5,177,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetSubtargetInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetSubtargetInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetSubtargetInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetSubtargetInfo_coll__map" id="llvm_1_1TargetSubtargetInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="15,5,177,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1TargetSubtargetInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">AntiDepBreakMode</a> { <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0">ANTIDEP_NONE</a>, 
<a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20">ANTIDEP_CRITICAL</a>, 
<a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9">ANTIDEP_ALL</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab6a0c04ae9ec6adfac20ee0f7cfc232f">RegClassVector</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a90910bd9ce6ce095d93a185e43c11739">~TargetSubtargetInfo</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a3eca565c4256d16de8670789b89e2ab9">getFrameLowering</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a91bd7b594b06c5b2733c3bbf1a6ceb21">getTargetLowering</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetSelectionDAGInfo.html">TargetSelectionDAGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a56a298186674cea841e310e2b63b2f86">getSelectionDAGInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - If register information is available, return it.  <a href="#a5eaf3ad86eb5e62d5c989839bc4903a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0b1e45110d0b7e9e38474a17182a1051">getInstrItineraryData</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget.  <a href="#a0b1e45110d0b7e9e38474a17182a1051"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">resolveSchedClass</a> (<a class="el" href="classunsigned.html">unsigned</a> SchedClass, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve a SchedClass at runtime, where SchedClass identifies an <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class...">MCSchedClassDesc</a> with the isVariant property.  <a href="#a0b8556a4a9550bda032e66ba6ff2b4c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a73d76340f8ac38eb36482b4e09152ab7">enableMachineScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run MachineScheduler after aggressive coalescing.  <a href="#a73d76340f8ac38eb36482b4e09152ab7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa80719d088d8eab6ec23b504f2e7cc03">enableMachineSchedDefaultSched</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler.  <a href="#aa80719d088d8eab6ec23b504f2e7cc03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a50103f2f60e986a44064527588a99886">enableJoinGlobalCopies</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should enable joining global copies.  <a href="#a50103f2f60e986a44064527588a99886"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aab65813f4437d430369fe8ed1b94f927">enablePostRAScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run a scheduler after register allocation.  <a href="#aab65813f4437d430369fe8ed1b94f927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a60d97999038301f70ecbbd6905c0afdb">enableAtomicExpand</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run the atomic expansion pass.  <a href="#a60d97999038301f70ecbbd6905c0afdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a932e522a631640bfbc75e835d0185360">overrideSchedPolicy</a> (<a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *begin, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *end, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Override generic scheduling policy within a region.  <a href="#a932e522a631640bfbc75e835d0185360"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5a676c743c0a015dc26db16723e89860">adjustSchedDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *def, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *use, <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;dep) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">AntiDepBreakMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a08d45f7e25aab50a6545bc62e8194fca">getAntiDepBreakMode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a324bc298d0524a8baf3853ffd690043b">getCriticalPathRCs</a> (<a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab6a0c04ae9ec6adfac20ee0f7cfc232f">RegClassVector</a> &amp;CriticalPathRCs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa1a6048f9b31deb824bcbc80a396ece5">getOptLevelToEnablePostRAScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0bc756de2e2875f66dc50d07e5c8f679">enableRALocalReassignment</a> (<a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run the local reassignment heuristic of the register allocator.  <a href="#a0bc756de2e2875f66dc50d07e5c8f679"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a3721bce67edc8213e2856f4ba18b8788">useAA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.).  <a href="#a3721bce67edc8213e2856f4ba18b8788"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6bf271f96b361d1ff3e2fc99a2e1b9e1">enableEarlyIfConversion</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the use of the early if conversion pass.  <a href="#a6bf271f96b361d1ff3e2fc99a2e1b9e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual std::unique_ptr<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1PBQPRAConstraint.html">PBQPRAConstraint</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aacaf75f5d35ccb3566160abd77affbfc">getCustomPBQPConstraints</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return PBQPConstraint(s) for the target.  <a href="#aacaf75f5d35ccb3566160abd77affbfc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5dbcc605f1d65eb1c9b90523b848c352">enableSubRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tracking of subregister liveness in register allocator.  <a href="#a5dbcc605f1d65eb1c9b90523b848c352"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ad35fff153b98a13e352dd144c65fc9b6">TargetSubtargetInfo</a> ()</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets.">TargetSubtargetInfo</a> - Generic base class for all target subtargets. </p>
<p>All Target-specific options that control code generation and printing should be exposed through a TargetSubtargetInfo-derived class. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00044">44</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="ab6a0c04ae9ec6adfac20ee0f7cfc232f"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::RegClassVector" ref="ab6a0c04ae9ec6adfac20ee0f7cfc232f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt; <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab6a0c04ae9ec6adfac20ee0f7cfc232f">llvm::TargetSubtargetInfo::RegClassVector</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00055">55</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a6188e0150c59966ad45e9e3b0c952622"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::AntiDepBreakMode" ref="a6188e0150c59966ad45e9e3b0c952622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">llvm::TargetSubtargetInfo::AntiDepBreakMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0"></a><!-- doxytag: member="ANTIDEP_NONE" ref="a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0" args="" -->ANTIDEP_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20"></a><!-- doxytag: member="ANTIDEP_CRITICAL" ref="a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20" args="" -->ANTIDEP_CRITICAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9"></a><!-- doxytag: member="ANTIDEP_ALL" ref="a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9" args="" -->ANTIDEP_ALL</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00054">54</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad35fff153b98a13e352dd144c65fc9b6"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::TargetSubtargetInfo" ref="ad35fff153b98a13e352dd144c65fc9b6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TargetSubtargetInfo::TargetSubtargetInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00022">22</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a90910bd9ce6ce095d93a185e43c11739"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::~TargetSubtargetInfo" ref="a90910bd9ce6ce095d93a185e43c11739" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a90910bd9ce6ce095d93a185e43c11739">TargetSubtargetInfo::~TargetSubtargetInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00024">24</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a5a676c743c0a015dc26db16723e89860"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::adjustSchedDependency" ref="a5a676c743c0a015dc26db16723e89860" args="(SUnit *def, SUnit *use, SDep &amp;dep) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5a676c743c0a015dc26db16723e89860">llvm::TargetSubtargetInfo::adjustSchedDependency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>dep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00138">138</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a60d97999038301f70ecbbd6905c0afdb"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableAtomicExpand" ref="a60d97999038301f70ecbbd6905c0afdb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a60d97999038301f70ecbbd6905c0afdb">TargetSubtargetInfo::enableAtomicExpand</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the subtarget should run the atomic expansion pass. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6bf271f96b361d1ff3e2fc99a2e1b9e1"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableEarlyIfConversion" ref="a6bf271f96b361d1ff3e2fc99a2e1b9e1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6bf271f96b361d1ff3e2fc99a2e1b9e1">llvm::TargetSubtargetInfo::enableEarlyIfConversion</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable the use of the early if conversion pass. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00168">168</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50103f2f60e986a44064527588a99886"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableJoinGlobalCopies" ref="a50103f2f60e986a44064527588a99886" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a50103f2f60e986a44064527588a99886">TargetSubtargetInfo::enableJoinGlobalCopies</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the subtarget should enable joining global copies. </p>
<p>By default this is enabled if the machine scheduler is enabled, but can be overridden. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00030">enableMachineScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="aa80719d088d8eab6ec23b504f2e7cc03"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched" ref="aa80719d088d8eab6ec23b504f2e7cc03" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa80719d088d8eab6ec23b504f2e7cc03">llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00110">110</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00291">llvm::createDefaultScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="a73d76340f8ac38eb36482b4e09152ab7"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableMachineScheduler" ref="a73d76340f8ac38eb36482b4e09152ab7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a73d76340f8ac38eb36482b4e09152ab7">TargetSubtargetInfo::enableMachineScheduler</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the subtarget should run MachineScheduler after aggressive coalescing. </p>
<p>This currently replaces the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> scheduler with the "source" order scheduler (though see below for an option to turn this off and use the <a class="el" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...">TargetLowering</a> preference). It does not yet disable the postRA scheduler. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00030">30</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00291">llvm::createDefaultScheduler()</a>, and <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00034">enableJoinGlobalCopies()</a>.</p>

</div>
</div>
<a class="anchor" id="aab65813f4437d430369fe8ed1b94f927"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enablePostRAScheduler" ref="aab65813f4437d430369fe8ed1b94f927" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aab65813f4437d430369fe8ed1b94f927">TargetSubtargetInfo::enablePostRAScheduler</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the subtarget should run a scheduler after register allocation. </p>
<p>By default this queries the PostRAScheduling bit in the scheduling model which is the preferred way to influence this. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p>References <a class="el" href="MCSubtargetInfo_8h_source.html#l00106">llvm::MCSubtargetInfo::getSchedModel()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00187">llvm::MCSchedModel::PostRAScheduler</a>.</p>

</div>
</div>
<a class="anchor" id="a0bc756de2e2875f66dc50d07e5c8f679"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableRALocalReassignment" ref="a0bc756de2e2875f66dc50d07e5c8f679" args="(CodeGenOpt::Level OptLevel) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0bc756de2e2875f66dc50d07e5c8f679">TargetSubtargetInfo::enableRALocalReassignment</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td>
          <td class="paramname"><em>OptLevel</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the subtarget should run the local reassignment heuristic of the register allocator. </p>
<p>This heuristic may be compile time intensive, <code>OptLevel</code> provides a finer grain to tune the register allocator. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5dbcc605f1d65eb1c9b90523b848c352"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::enableSubRegLiveness" ref="a5dbcc605f1d65eb1c9b90523b848c352" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5dbcc605f1d65eb1c9b90523b848c352">llvm::TargetSubtargetInfo::enableSubRegLiveness</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable tracking of subregister liveness in register allocator. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00178">178</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a08d45f7e25aab50a6545bc62e8194fca"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getAntiDepBreakMode" ref="a08d45f7e25aab50a6545bc62e8194fca" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">AntiDepBreakMode</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a08d45f7e25aab50a6545bc62e8194fca">llvm::TargetSubtargetInfo::getAntiDepBreakMode</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00142">142</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00054">ANTIDEP_NONE</a>.</p>

</div>
</div>
<a class="anchor" id="a324bc298d0524a8baf3853ffd690043b"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getCriticalPathRCs" ref="a324bc298d0524a8baf3853ffd690043b" args="(RegClassVector &amp;CriticalPathRCs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a324bc298d0524a8baf3853ffd690043b">llvm::TargetSubtargetInfo::getCriticalPathRCs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab6a0c04ae9ec6adfac20ee0f7cfc232f">RegClassVector</a> &amp;&#160;</td>
          <td class="paramname"><em>CriticalPathRCs</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00147">147</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00369">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>.</p>

</div>
</div>
<a class="anchor" id="aacaf75f5d35ccb3566160abd77affbfc"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getCustomPBQPConstraints" ref="aacaf75f5d35ccb3566160abd77affbfc" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::unique_ptr&lt;<a class="el" href="classllvm_1_1PBQPRAConstraint.html">PBQPRAConstraint</a>&gt; <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aacaf75f5d35ccb3566160abd77affbfc">llvm::TargetSubtargetInfo::getCustomPBQPConstraints</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return PBQPConstraint(s) for the target. </p>
<p>Override to provide custom <a class="el" href="namespacellvm_1_1PBQP.html">PBQP</a> constraints. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00173">173</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3eca565c4256d16de8670789b89e2ab9"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getFrameLowering" ref="a3eca565c4256d16de8670789b89e2ab9" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a3eca565c4256d16de8670789b89e2ab9">llvm::TargetSubtargetInfo::getFrameLowering</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00069">69</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00333">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01473">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="TargetOptionsImpl_8cpp_source.html#l00025">llvm::TargetOptions::DisableFramePointerElim()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00158">llvm::AArch64FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00104">llvm::MSP430RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00261">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00058">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00369">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00689">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00665">emitDebugValueComment()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00596">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00039">llvm::MSP430RegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00212">llvm::XCoreRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00158">llvm::MSP430RegisterInfo::getFrameRegister()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00326">llvm::XCoreRegisterInfo::getFrameRegister()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00137">llvm::SystemZRegisterInfo::getFrameRegister()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00222">llvm::HexagonRegisterInfo::getFrameRegister()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00215">llvm::AArch64RegisterInfo::getFrameRegister()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00304">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00059">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00416">llvm::AArch64RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00074">llvm::MSP430RegisterInfo::getReservedRegs()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00231">llvm::XCoreRegisterInfo::getReservedRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00037">llvm::SystemZRegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00092">llvm::AArch64RegisterInfo::getReservedRegs()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00650">llvm::TargetInstrInfo::getSPAdjust()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00302">llvm::ARMBaseRegisterInfo::hasBasePointer()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00120">llvm::AArch64RegisterInfo::isReservedReg()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00058">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00259">llvm::AArch64RegisterInfo::needsFrameBaseReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00486">llvm::ARMBaseRegisterInfo::needsFrameBaseReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00358">llvm::ARMBaseRegisterInfo::needsStackRealignment()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00645">llvm::MachineFrameInfo::print()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01078">llvm::R600InstrInfo::reserveIndirectRegisters()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00083">llvm::FunctionLoweringInfo::set()</a>, and <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00242">llvm::HexagonRegisterInfo::useFPForScavengingIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="ab51af7a89499bd584c1a117aeb017b68"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getInstrInfo" ref="ab51af7a89499bd584c1a117aeb017b68" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">llvm::TargetSubtargetInfo::getInstrInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">68</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00326">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01873">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00608">llvm::MachineBasicBlock::canFallThrough()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02985">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03013">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03029">llvm::createILPListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02999">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00158">llvm::AArch64FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00228">llvm::MSP430FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="BPFRegisterInfo_8cpp_source.html#l00044">llvm::BPFRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00192">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00104">llvm::MSP430RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00261">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00058">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00689">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01265">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01105">emitAlignedDPRCS2Spills()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00204">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00605">emitComments()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00150">llvm::SparcFrameLowering::emitEpilogue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00108">llvm::MSP430FrameLowering::emitEpilogue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00741">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00539">llvm::AArch64FrameLowering::emitEpilogue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00410">llvm::SystemZFrameLowering::emitEpilogue()</a>, <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00094">llvm::AMDGPUAsmPrinter::EmitInstruction()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00539">llvm::BPFTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01305">llvm::MSP430TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00034">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00085">llvm::SparcFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00042">llvm::MSP430FrameLowering::emitPrologue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00278">llvm::AArch64FrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00312">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01198">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00082">emitThumb2LoadConstPool()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00064">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00112">llvm::finalizeBundle()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00693">llvm::ARMFrameLowering::fixTCReturn()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l02045">FoldOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02673">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00295">llvm::MSP430InstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00033">llvm::SDNode::getOperationName()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00028">llvm::R600RegisterInfo::getReservedRegs()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">llvm::ConvergingVLIWScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00039">llvm::MachineSSAUpdater::MachineSSAUpdater()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00567">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00516">MIsNeedChainEdge()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06489">reassociateOps()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">llvm::MachineRegisterInfo::recomputeRegClass()</a>, <a class="el" href="SparcRegisterInfo_8cpp_source.html#l00096">replaceFI()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00592">llvm::ARMBaseRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00213">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00445">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00208">llvm::MSP430FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00814">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00053">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00061">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00083">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00130">setCallTargetReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00124">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00409">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00182">llvm::MSP430FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00736">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00366">llvm::MachineBasicBlock::updateTerminator()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00127">llvm::VLIWPacketizerList::VLIWPacketizerList()</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00057">llvm::VLIWResourceModel::VLIWResourceModel()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b1e45110d0b7e9e38474a17182a1051"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getInstrItineraryData" ref="a0b1e45110d0b7e9e38474a17182a1051" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0b1e45110d0b7e9e38474a17182a1051">llvm::TargetSubtargetInfo::getInstrItineraryData</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00086">86</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00653">llvm::R600InstrInfo::CreateTargetScheduleState()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01758">llvm::HexagonInstrInfo::CreateTargetScheduleState()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1a6048f9b31deb824bcbc80a396ece5"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler" ref="aa1a6048f9b31deb824bcbc80a396ece5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa1a6048f9b31deb824bcbc80a396ece5">llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00153">153</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>References <a class="el" href="AArch64MCAsmInfo_8cpp_source.html#l00023">Default</a>.</p>

</div>
</div>
<a class="anchor" id="a5eaf3ad86eb5e62d5c989839bc4903a5"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getRegisterInfo" ref="a5eaf3ad86eb5e62d5c989839bc4903a5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">llvm::TargetSubtargetInfo::getRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegisterInfo - If register information is available, return it. </p>
<p>If not, return null. This is kept separate from RegInfo until RegInfo has details of graph coloring register allocation removed from it. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">81</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00275">addLiveInRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00110">addSavedGPR()</a>, <a class="el" href="AArch64PBQPRegAlloc_8cpp_source.html#l00327">llvm::A57ChainingConstraint::apply()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01075">llvm::DwarfDebug::beginFunction()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00411">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01473">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00270">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02985">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03013">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03029">llvm::createILPListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02999">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01471">emitDebugLocValue()</a>, <a class="el" href="AsmPrinterDwarf_8cpp_source.html#l00191">llvm::AsmPrinter::EmitDwarfRegOp()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00741">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00539">llvm::AArch64FrameLowering::emitEpilogue()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00300">llvm::MipsAsmPrinter::emitFrameDirective()</a>, <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00094">llvm::AMDGPUAsmPrinter::EmitInstruction()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00278">llvm::AArch64FrameLowering::emitPrologue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00064">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00596">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01507">llvm::DebugLocEntry::finalize()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00112">llvm::finalizeBundle()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00454">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00042">llvm::TargetFrameLowering::getFrameIndexReference()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04150">getMemcpyLoadsAndStores()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00575">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05733">GetRegistersForValue()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00304">HandleVRSaveUpdate()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00057">llvm::ARMFrameLowering::hasFP()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00140">llvm::AArch64FrameLowering::hasFP()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00282">initReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00675">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00058">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00217">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00146">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00247">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00884">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06489">reassociateOps()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00662">llvm::AArch64FrameLowering::resolveFrameIndexReference()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00860">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00053">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00052">llvm::LiveStacks::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00083">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, and <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00278">llvm::DwarfCompileUnit::updateSubprogramScopeDIE()</a>.</p>

</div>
</div>
<a class="anchor" id="a56a298186674cea841e310e2b63b2f86"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getSelectionDAGInfo" ref="a56a298186674cea841e310e2b63b2f86" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSelectionDAGInfo.html">TargetSelectionDAGInfo</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a56a298186674cea841e310e2b63b2f86">llvm::TargetSubtargetInfo::getSelectionDAGInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00073">73</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAG_8cpp_source.html#l00939">llvm::SelectionDAG::init()</a>.</p>

</div>
</div>
<a class="anchor" id="a91bd7b594b06c5b2733c3bbf1a6ceb21"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::getTargetLowering" ref="a91bd7b594b06c5b2733c3bbf1a6ceb21" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a>* <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a91bd7b594b06c5b2733c3bbf1a6ceb21">llvm::TargetSubtargetInfo::getTargetLowering</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00072">72</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LTOCodeGenerator_8cpp_source.html#l00412">accumulateAndSortLibcalls()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00229">llvm::CCState::analyzeMustTailForwardedRegisters()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00353">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00365">llvm::FunctionLoweringInfo::CreateRegs()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00340">llvm::XCoreFrameLowering::emitEpilogue()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01279">llvm::AsmPrinter::EmitJumpTableInfo()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreSelectionDAGInfo_8cpp_source.html#l00026">llvm::XCoreSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00043">llvm::CCState::HandleByVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00939">llvm::SelectionDAG::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02394">llvm::GenericScheduler::initPolicy()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00487">llvm::isInTailCallPosition()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00675">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00058">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="StackProtector_8cpp_source.html#l00085">llvm::StackProtector::runOnFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00083">llvm::FunctionLoweringInfo::set()</a>.</p>

</div>
</div>
<a class="anchor" id="a932e522a631640bfbc75e835d0185360"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::overrideSchedPolicy" ref="a932e522a631640bfbc75e835d0185360" args="(MachineSchedPolicy &amp;Policy, MachineInstr *begin, MachineInstr *end, unsigned NumRegionInstrs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a932e522a631640bfbc75e835d0185360">llvm::TargetSubtargetInfo::overrideSchedPolicy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;&#160;</td>
          <td class="paramname"><em>Policy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Override generic scheduling policy within a region. </p>
<p>This is a convenient way for targets that don't provide any custom scheduling heuristics (no custom <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>) to make changes to the generic scheduling policy. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00132">132</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02394">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b8556a4a9550bda032e66ba6ff2b4c3"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::resolveSchedClass" ref="a0b8556a4a9550bda032e66ba6ff2b4c3" args="(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">llvm::TargetSubtargetInfo::resolveSchedClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SchedClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td>
          <td class="paramname"><em>SchedModel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resolve a SchedClass at runtime, where SchedClass identifies an <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class...">MCSchedClassDesc</a> with the isVariant property. </p>
<p>This may return the ID of another variant SchedClass, but repeated invocation must quickly terminate in a nonvariant SchedClass. </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00094">94</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00102">llvm::TargetSchedModel::resolveSchedClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a3721bce67edc8213e2856f4ba18b8788"></a><!-- doxytag: member="llvm::TargetSubtargetInfo::useAA" ref="a3721bce67edc8213e2856f4ba18b8788" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a3721bce67edc8213e2856f4ba18b8788">TargetSubtargetInfo::useAA</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). </p>

<p>Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a></li>
<li><a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
