{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692751275858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692751275859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 21:41:15 2023 " "Processing started: Tue Aug 22 21:41:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692751275859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751275859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES " "Command: quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751275859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692751276650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692751276650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.v 1 1 " "Found 1 design units, including 1 entities, in source file testes.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Found entity 1: TESTES" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associado.v 1 1 " "Found 1 design units, including 1 entities, in source file associado.v" { { "Info" "ISGN_ENTITY_NAME" "1 associado " "Found entity 1: associado" {  } { { "associado.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/associado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorfun.v 1 1 " "Found 1 design units, including 1 entities, in source file seletorfun.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletorFUN " "Found entity 1: seletorFUN" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_perfil_binario.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_perfil_binario.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_perfil_binario " "Found entity 1: conversor_perfil_binario" {  } { { "conversor_perfil_binario.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/conversor_perfil_binario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorprioridade.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorprioridade.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorPrioridade " "Found entity 1: controladorPrioridade" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692751288664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751288664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_not seletorFUN.v(12) " "Verilog HDL Implicit Net warning at seletorFUN.v(12): created implicit net for \"D_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E_not seletorFUN.v(13) " "Verilog HDL Implicit Net warning at seletorFUN.v(13): created implicit net for \"E_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_not seletorFUN.v(14) " "Verilog HDL Implicit Net warning at seletorFUN.v(14): created implicit net for \"F_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTES " "Elaborating entity \"TESTES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692751288743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletorFUN seletorFUN:seletorIE01 " "Elaborating entity \"seletorFUN\" for hierarchy \"seletorFUN:seletorIE01\"" {  } { { "TESTES.v" "seletorIE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorPrioridade controladorPrioridade:verificadorPrioridade " "Elaborating entity \"controladorPrioridade\" for hierarchy \"controladorPrioridade:verificadorPrioridade\"" {  } { { "TESTES.v" "verificadorPrioridade" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_perfil_binario controladorPrioridade:verificadorPrioridade\|conversor_perfil_binario:conversorIE01 " "Elaborating entity \"conversor_perfil_binario\" for hierarchy \"controladorPrioridade:verificadorPrioridade\|conversor_perfil_binario:conversorIE01\"" {  } { { "controladorPrioridade.sv" "conversorIE01" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador controladorPrioridade:verificadorPrioridade\|comparador:compararPerfis " "Elaborating entity \"comparador\" for hierarchy \"controladorPrioridade:verificadorPrioridade\|comparador:compararPerfis\"" {  } { { "controladorPrioridade.sv" "compararPerfis" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692751288779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692751289167 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692751289167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692751289167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692751289167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692751289243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 21:41:29 2023 " "Processing ended: Tue Aug 22 21:41:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692751289243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692751289243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692751289243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692751289243 ""}
