<module name="ROT_L3_MAIN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ROT_REVISION" acronym="ROT_REVISION" offset="0x0" width="32" description="Module revision">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="TI Internal Data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="ROT_CTRL" acronym="ROT_CTRL" offset="0x4" width="32" description="Control">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0" description="Idle/busy status (read-only) 0 = Idle, 1 = Busy" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="14" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Module enable, writing 1 starts the module; always reads as 0." range="" rwaccess="W"/>
  </register>
  <register id="ROT_CFG" acronym="ROT_CFG" offset="0x8" width="32" description="Configuration">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="NBLKS" width="4" begin="15" end="12" resetval="0x0" description="Number of blocks minus 1 0: 1 block, 1: 2 blocks, etc." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AUTOGATING" width="1" begin="9" end="9" resetval="1" description="Internal interconnect and functional clock gating 0: Interconnect and functional clocks are free-running. 1: Automatic clock gating is applied, based on the interface activity for the interface clock, and on the functional activity for the functional clocks." range="" rwaccess="RW"/>
    <bitfield id="TRIG_SRC" width="1" begin="8" end="8" resetval="0" description="Trigger source 0 = MMR write 1 = Hardware start signal" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FMT" width="3" begin="6" end="4" resetval="0x0" description="Data format 0 = 8-bit data 1 = 16-bit data 2 = 32-bit data 3 = YUV4:2:2 data 4 = YUV4:2:0 data" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="OP" width="3" begin="2" end="0" resetval="0x0" description="Operation 0 = Rotate 0 degree 1 = Rotate 90 degrees 2 = Rotate 180 degrees 3 = Rotate 270 degrees 4 = Data shift (FMT = 0) 5 = Horizontal circular (FMT = 0) shift" range="" rwaccess="RW"/>
  </register>
  <register id="ROT_BLKSZ" acronym="ROT_BLKSZ" offset="0xC" width="32" description="Block size">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BLKH" width="12" begin="27" end="16" resetval="0x000" description="Block height, in pixels (YUV4:2:0/4:2:2) or number of rows (8-/16-/32-bit). Should be a multiple of 8, and at least 8, for rotation. Should be at least 1 for data shifting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BLKW" width="12" begin="11" end="0" resetval="0x000" description="Block width, in pixels (YUV4:2:0/4:2:2) or data units (8-/16-/32-bit). Should be a multiple of 8, and at least 8, for rotation. Should be at least 4 for data shifting." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_SRC_START1" acronym="ROT_SRC_START1" offset="0x10" width="32" description="Source starting address">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="14" begin="13" end="0" resetval="0x0000" description="Byte address Should be a multiple of 8 for rotation. No constraint for data shifting." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_SRC_LOFST" acronym="ROT_SRC_LOFST" offset="0x14" width="32" description="Source line offset">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOFST" width="16" begin="15" end="0" resetval="0x0000" description="Line offset in bytes Should be a multiple of 8 for rotation and normal data shifting. Should be a power of 2 and at least 32 for horizontal circular shifting." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_DST_START1" acronym="ROT_DST_START1" offset="0x18" width="32" description="Destination starting address">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="14" begin="13" end="0" resetval="0x0000" description="Byte address Should be a multiple of 8 for rotation. No constraint for data shifting." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_DST_LOFST" acronym="ROT_DST_LOFST" offset="0x1C" width="32" description="Destination line offset">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOFST" width="16" begin="15" end="0" resetval="0x0000" description="Line offset in bytes Should be a multiple of 8 for rotation and normal data shifting. Should be a power of 2 and at least 32 for horizontal circular shifting." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_SRC_START2" acronym="ROT_SRC_START2" offset="0x20" width="32" description="Source starting address 2 (only form YUV4:2:0 FMT = 2)">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="14" begin="13" end="0" resetval="0x0000" description="Byte address, should be a multiple of 8." range="" rwaccess="RW"/>
  </register>
  <register id="ROT_DST_START2" acronym="ROT_DST_START2" offset="0x24" width="32" description="Destination starting address 2 (only form YUV4:2:0 FMT = 2)">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="14" begin="13" end="0" resetval="0x0000" description="Byte address, should be a multiple of 8." range="" rwaccess="RW"/>
  </register>
</module>
