import{_ as t,o as r,c as o,ae as a}from"./chunks/framework.Dk94_bKO.js";const h=JSON.parse('{"title":"Introduction","description":"","frontmatter":{},"headers":[],"relativePath":"guide/introduction.md","filePath":"guide/introduction.md"}'),i={name:"guide/introduction.md"};function n(d,e,l,s,c,u){return r(),o("div",null,[...e[0]||(e[0]=[a('<h1 id="introduction" tabindex="-1">Introduction <a class="header-anchor" href="#introduction" aria-label="Permalink to &quot;Introduction&quot;">​</a></h1><p>Celox is a JIT (Just-In-Time) simulator for <a href="https://veryl-lang.org/" target="_blank" rel="noreferrer">Veryl HDL</a>. It compiles Veryl designs using <a href="https://cranelift.dev/" target="_blank" rel="noreferrer">Cranelift</a> to produce native machine code, enabling high-speed RTL simulation.</p><h2 id="key-features" tabindex="-1">Key Features <a class="header-anchor" href="#key-features" aria-label="Permalink to &quot;Key Features&quot;">​</a></h2><ul><li><strong>JIT Compilation</strong> -- Veryl designs are compiled through a multi-stage pipeline (Veryl → SLT → SIR → native code) for near-native execution speed.</li><li><strong>Event-Driven Scheduling</strong> -- An event-driven scheduler with multi-clock domain support handles complex timing interactions.</li><li><strong>4-State Simulation</strong> -- IEEE 1800-compliant 4-state value representation with proper X propagation.</li><li><strong>TypeScript Testbenches</strong> -- Write testbenches in TypeScript with type-safe signal access and modern developer tooling.</li><li><strong>VCD Waveform Output</strong> -- Generate VCD files for waveform inspection with standard viewers.</li></ul><h2 id="project-structure" tabindex="-1">Project Structure <a class="header-anchor" href="#project-structure" aria-label="Permalink to &quot;Project Structure&quot;">​</a></h2><p>Celox is organized as a Rust + TypeScript workspace:</p><table tabindex="0"><thead><tr><th>Crate / Package</th><th>Description</th></tr></thead><tbody><tr><td><code>crates/celox</code></td><td>Core simulator (IR, JIT compilation, runtime)</td></tr><tr><td><code>crates/celox-macros</code></td><td>Procedural macros</td></tr><tr><td><code>crates/celox-napi</code></td><td>N-API bindings for Node.js</td></tr><tr><td><code>crates/celox-ts-gen</code></td><td>CLI tool for TypeScript type generation</td></tr><tr><td><code>packages/celox</code></td><td>TypeScript runtime package</td></tr><tr><td><code>packages/vite-plugin</code></td><td>Vite plugin for development integration</td></tr></tbody></table><h2 id="how-it-works" tabindex="-1">How It Works <a class="header-anchor" href="#how-it-works" aria-label="Permalink to &quot;How It Works&quot;">​</a></h2><ol><li><strong>Frontend</strong> -- The Veryl source is parsed using the Veryl analyzer. Module hierarchies, signals, and combinational/sequential blocks are extracted.</li><li><strong>Middle-end</strong> -- Combinational blocks are symbolically evaluated into a Symbolic Logic Tree (SLT), then lowered to the Simulator Intermediate Representation (SIR).</li><li><strong>Backend</strong> -- SIR instructions are compiled to native machine code by Cranelift and executed directly.</li></ol><p>For a deeper look at the architecture, see the <a href="./../internals/architecture.html">Architecture</a> internals document.</p>',10)])])}const g=t(i,[["render",n]]);export{h as __pageData,g as default};
