

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s'
================================================================
* Date:           Mon Apr 29 02:51:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.134 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      867|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      128|       64|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      309|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      437|     1039|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 128|  64|    0|    26|   48|     2|          624|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_130_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_166_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_220_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_585_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_192_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_337_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_333_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_190                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_192                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_216                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_245                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_124_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_4_fu_327_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_154_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_160_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_140_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_12_fu_395_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_13_fu_415_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_14_fu_487_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_15_fu_507_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_16_fu_527_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_fu_375_p2               |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln76_fu_172_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln80_fu_226_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln86_fu_571_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |res_pack_7_fu_559_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_fu_447_p3                |    select|   0|  0|  16|           1|          16|
    |select_ln65_12_fu_407_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_14_fu_499_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_15_fu_519_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_fu_387_p3             |    select|   0|  0|  30|           1|          30|
    |select_ln86_fu_577_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_184_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_12_fu_401_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_13_fu_421_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_14_fu_493_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_15_fu_513_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_16_fu_533_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_381_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 867|         570|         445|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_109_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_105  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    7|         14|
    |indvar_flatten_fu_88                     |   9|          2|    7|         14|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  179|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_638                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   1|   0|    1|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_105                                      |  32|   0|   32|          0|
    |icmp_ln109_reg_612                                                           |   1|   0|    1|          0|
    |icmp_ln55_5_reg_620                                                          |   1|   0|    1|          0|
    |icmp_ln55_6_reg_625                                                          |   1|   0|    1|          0|
    |icmp_ln55_reg_616                                                            |   1|   0|    1|          0|
    |icmp_ln55_reg_616_pp0_iter1_reg                                              |   1|   0|    1|          0|
    |icmp_ln76_reg_630                                                            |   1|   0|    1|          0|
    |icmp_ln80_reg_634                                                            |   1|   0|    1|          0|
    |indvar_flatten_fu_88                                                         |   7|   0|    7|          0|
    |pX_1                                                                         |  32|   0|   32|          0|
    |pY_1                                                                         |  32|   0|   32|          0|
    |res_pack_7_reg_647                                                           |  16|   0|   16|          0|
    |res_pack_reg_642                                                             |  16|   0|   16|          0|
    |sX_1                                                                         |  32|   0|   32|          0|
    |sY_1                                                                         |  32|   0|   32|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7  |  24|   0|   24|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 309|   0|  309|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|layer4_out_dout            |   in|   48|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|   32|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

