#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 30 18:01:01 2021
# Process ID: 4436
# Current directory: C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.762 ; gain = 100.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'SPO' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'dFlip' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/dFlip.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dFlip' (1#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/dFlip.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPO' (2#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/SPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'Coordinate_Converter' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Coordinate_Converter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Coordinate_Converter' (3#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Coordinate_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowmax' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/slowmax.v:23]
WARNING: [Synth 8-6014] Unused sequential element final_reg was removed.  [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/slowmax.v:64]
INFO: [Synth 8-6155] done synthesizing module 'slowmax' (4#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/slowmax.v:23]
INFO: [Synth 8-6157] synthesizing module 'mainmenu' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenu.v:22]
INFO: [Synth 8-3876] $readmem data file 'menudata.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenu.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenu.v:92]
INFO: [Synth 8-6155] done synthesizing module 'mainmenu' (5#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenu.v:22]
INFO: [Synth 8-6157] synthesizing module 'volumebar' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:3]
INFO: [Synth 8-3876] $readmem data file 'pausedata.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:175]
WARNING: [Synth 8-6014] Unused sequential element ctr6p25m_reg was removed.  [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:81]
WARNING: [Synth 8-6014] Unused sequential element clk6p25m_reg was removed.  [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:82]
INFO: [Synth 8-6155] done synthesizing module 'volumebar' (6#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:3]
INFO: [Synth 8-6157] synthesizing module 'waveform' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:23]
INFO: [Synth 8-3876] $readmem data file 'pausedata.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:122]
INFO: [Synth 8-6155] done synthesizing module 'waveform' (7#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:23]
INFO: [Synth 8-6157] synthesizing module 'voicepong' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:23]
INFO: [Synth 8-3876] $readmem data file 'pausedata.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:74]
INFO: [Synth 8-3876] $readmem data file 'gameover.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:331]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:362]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:396]
INFO: [Synth 8-6155] done synthesizing module 'voicepong' (8#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:23]
INFO: [Synth 8-6157] synthesizing module 'solidsnake' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:23]
INFO: [Synth 8-3876] $readmem data file 'pausedata.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:77]
INFO: [Synth 8-3876] $readmem data file 'gameover.txt' is read successfully [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:298]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:401]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:446]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:491]
INFO: [Synth 8-6155] done synthesizing module 'solidsnake' (9#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (10#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (11#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:153]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (12#1) [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
WARNING: [Synth 8-3331] design solidsnake has unconnected port btnC
WARNING: [Synth 8-3331] design solidsnake has unconnected port btnD
WARNING: [Synth 8-3331] design solidsnake has unconnected port btnU
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[15]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[14]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[13]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[12]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[11]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[10]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[9]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[8]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[7]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[6]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[5]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[4]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[3]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[2]
WARNING: [Synth 8-3331] design voicepong has unconnected port sw[1]
WARNING: [Synth 8-3331] design voicepong has unconnected port btnC
WARNING: [Synth 8-3331] design voicepong has unconnected port btnD
WARNING: [Synth 8-3331] design voicepong has unconnected port btnU
WARNING: [Synth 8-3331] design voicepong has unconnected port dbounceL
WARNING: [Synth 8-3331] design voicepong has unconnected port dbounceR
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[6]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design waveform has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[15]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[14]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[13]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[12]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[11]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[10]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[9]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[8]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[7]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[6]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[5]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[4]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[3]
WARNING: [Synth 8-3331] design waveform has unconnected port sw[2]
WARNING: [Synth 8-3331] design waveform has unconnected port btnC
WARNING: [Synth 8-3331] design waveform has unconnected port btnD
WARNING: [Synth 8-3331] design waveform has unconnected port btnU
WARNING: [Synth 8-3331] design waveform has unconnected port dbounceL
WARNING: [Synth 8-3331] design waveform has unconnected port dbounceR
WARNING: [Synth 8-3331] design waveform has unconnected port globalreset
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[15]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[14]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[13]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[12]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[11]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[10]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[9]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[8]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[7]
WARNING: [Synth 8-3331] design volumebar has unconnected port sw[2]
WARNING: [Synth 8-3331] design volumebar has unconnected port btnC
WARNING: [Synth 8-3331] design volumebar has unconnected port btnD
WARNING: [Synth 8-3331] design volumebar has unconnected port btnU
WARNING: [Synth 8-3331] design mainmenu has unconnected port btnC
WARNING: [Synth 8-3331] design mainmenu has unconnected port btnD
WARNING: [Synth 8-3331] design mainmenu has unconnected port btnL
WARNING: [Synth 8-3331] design mainmenu has unconnected port btnR
WARNING: [Synth 8-3331] design mainmenu has unconnected port btnU
WARNING: [Synth 8-3331] design mainmenu has unconnected port dbounceL
WARNING: [Synth 8-3331] design mainmenu has unconnected port dbounceR
WARNING: [Synth 8-3331] design Top_Student has unconnected port JDisplay[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.441 ; gain = 208.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.441 ; gain = 208.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.441 ; gain = 208.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 873.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 873.566 ; gain = 617.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 873.566 ; gain = 617.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 873.566 ; gain = 617.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenu.v:66]
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:122]
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledpause0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anreg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anreg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:96]
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/voicepong.v:276]
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ballXvel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastPlayerWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ballXvel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastPlayerWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pausectr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "playerBlink0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anreg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anreg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segreg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segreg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segreg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pelletxpos" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lastdir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pausectr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anreg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk20k0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ledreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 873.566 ; gain = 617.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |solidsnake__GB0   |           1|     19319|
|2     |datapath__91__GD  |           1|      8279|
|3     |datapath__90__GD  |           1|      8279|
|4     |solidsnake__GB3   |           1|     16521|
|5     |solidsnake__GB4   |           1|     34191|
|6     |Top_Student__GCB0 |           1|     26854|
|7     |Top_Student__GCB1 |           1|      9144|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register commandline_reg [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:116]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   2760 Bit       Adders := 3     
	   2 Input    485 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	             2760 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 53    
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   4 Input   2760 Bit        Muxes := 1     
	   2 Input   1536 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 61    
	   4 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 15    
	   4 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 20    
	   4 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  32 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 106   
	  11 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register commandline_reg [C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.srcs/sources_1/new/solidsnake.v:116]
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
Module dFlip__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module solidsnake 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   2760 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             2760 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   2760 Bit        Muxes := 1     
	   2 Input   1536 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 19    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	  11 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module dFlip__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Coordinate_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
Module mainmenu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module volumebar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
Module dFlip__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module voicepong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module waveform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    485 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module slowmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module dFlip__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledpause0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ballXvel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastPlayerWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d0/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d0/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk20k0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pausectr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledreg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s0/max" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
WARNING: [Synth 8-3331] design Top_Student has unconnected port JDisplay[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (snakei_6/\pelletxpos_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (snakei_6/\anreg_reg[3] )
INFO: [Synth 8-3886] merging instance 'snakei_6/statechange_reg[0]' (FDRE) to 'snakei_6/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'snakei_6/statechange_reg[1]' (FDRE) to 'snakei_6/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'snakei_6/statechange_reg[2]' (FDRE) to 'snakei_6/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[0]' (FDE) to 'snakei_6/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[1]' (FDE) to 'snakei_6/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[2]' (FDE) to 'snakei_6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[3]' (FDE) to 'snakei_6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[4]' (FDE) to 'snakei_6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[5]' (FDE) to 'snakei_6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[7]' (FDE) to 'snakei_6/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[8]' (FDE) to 'snakei_6/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[9]' (FDE) to 'snakei_6/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[12]' (FDE) to 'snakei_6/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'snakei_6/oled_data_reg[13]' (FDE) to 'snakei_6/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[0]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/bar/oled_data_reg[0]' (FDE) to 'i_0/bar/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[0]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[1]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[1]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[2]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[2]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[3]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[3]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[4]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[4]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[5]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[5]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[6]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[6]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[7]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[7]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[8]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[8]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[9]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/bar/oled_data_reg[9]' (FDE) to 'i_0/bar/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[9]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[10]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[10]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[11]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[11]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[12]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[12]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/oled_data_reg[13]' (FDSE) to 'i_0/pong/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/menu/oled_data_reg[13]' (FDE) to 'i_0/menu/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/statechange_reg[0]' (FDRE) to 'i_0/pong/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/statechange_reg[1]' (FDRE) to 'i_0/pong/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/statechange_reg[3]' (FDRE) to 'i_0/pong/statechange_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/bar/statechange_reg[0]' (FDRE) to 'i_0/bar/statechange_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/bar/statechange_reg[1]' (FDRE) to 'i_0/bar/statechange_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/bar/statechange_reg[3]' (FDRE) to 'i_0/bar/statechange_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/pong/segreg_reg[0]' (FDE) to 'i_0/pong/segreg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/bar/\anreg_reg[2] )
WARNING: [Synth 8-3332] Sequential element (anreg_reg[2]) is unused and will be removed from module volumebar.
INFO: [Synth 8-3886] merging instance 'i_1/wave/volarray_reg[2]' (FD) to 'i_1/wave/volarray_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/volarray_reg[3]' (FD) to 'i_1/wave/volarray_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/volarray_reg[4]' (FD) to 'i_1/wave/volarray_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/volarray_reg[0]' (FD) to 'i_1/wave/volarray_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\wave/volarray_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_1/wave/statechange_reg[0]' (FDRE) to 'i_1/wave/statechange_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/statechange_reg[1]' (FDRE) to 'i_1/wave/statechange_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/statechange_reg[2]' (FDRE) to 'i_1/wave/statechange_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[0]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[1]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[2]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[3]' (FDE) to 'i_1/wave/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[5]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[6]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[7]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[8]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[9]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[10]' (FDE) to 'i_1/wave/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/wave/oled_data_reg[13]' (FDE) to 'i_1/wave/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data_reg[9]' (FDE) to 'i_0/oled_data_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 1008.703 ; gain = 752.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|mainmenu    | p_0_out    | 8192x16       | LUT            | 
|volumebar   | p_0_out    | 8192x16       | LUT            | 
|waveform    | p_0_out    | 8192x16       | LUT            | 
|voicepong   | p_0_out    | 8192x16       | LUT            | 
|voicepong   | p_0_out    | 8192x16       | LUT            | 
|solidsnake  | p_0_out    | 8192x16       | LUT            | 
|solidsnake  | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|mainmenu    | p_0_out    | 8192x16       | LUT            | 
|volumebar   | p_0_out    | 8192x16       | LUT            | 
|voicepong   | p_0_out    | 8192x16       | LUT            | 
|voicepong   | p_0_out    | 8192x16       | LUT            | 
|waveform    | p_0_out    | 8192x16       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |solidsnake__GB0   |           1|     11034|
|2     |solidsnake__GB3   |           1|      8226|
|3     |solidsnake__GB4   |           1|     20328|
|4     |Top_Student__GCB0 |           1|      4680|
|5     |Top_Student__GCB1 |           1|      2175|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1008.703 ; gain = 752.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:43 . Memory (MB): peak = 1149.219 ; gain = 893.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |solidsnake__GB0   |           1|     11034|
|2     |solidsnake__GB3   |           1|      8226|
|3     |solidsnake__GB4   |           1|     19673|
|4     |Top_Student__GCB0 |           1|      4680|
|5     |Top_Student__GCB1 |           1|      2175|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'wave/oled_data_reg[4]' (FDE) to 'wave/oled_data_reg[15]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:02:57 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:02:57 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   316|
|3     |LUT1   |   107|
|4     |LUT2   |   573|
|5     |LUT3   |  1599|
|6     |LUT4   |   582|
|7     |LUT5   |   405|
|8     |LUT6   |  6371|
|9     |MUXF7  |   889|
|10    |MUXF8  |   362|
|11    |FDE_1  |    32|
|12    |FDRE   |  5558|
|13    |FDSE   |    22|
|14    |IBUF   |    13|
|15    |OBUF   |    37|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     | 16871|
|2     |  bar              |volumebar            |   411|
|3     |  c0               |Coordinate_Converter |   546|
|4     |  d0               |Oled_Display         |   303|
|5     |  dbC              |SPO                  |     7|
|6     |    flip1          |dFlip_34             |     2|
|7     |    flip2          |dFlip_35             |     1|
|8     |    flip3          |dFlip_36             |     2|
|9     |    flip4          |dFlip_37             |     2|
|10    |  dbD              |SPO_0                |     6|
|11    |    flip1          |dFlip_30             |     2|
|12    |    flip2          |dFlip_31             |     1|
|13    |    flip3          |dFlip_32             |     2|
|14    |    flip4          |dFlip_33             |     1|
|15    |  dbL              |SPO_1                |     6|
|16    |    flip1          |dFlip_26             |     2|
|17    |    flip2          |dFlip_27             |     1|
|18    |    flip3          |dFlip_28             |     2|
|19    |    flip4          |dFlip_29             |     1|
|20    |  dbR              |SPO_2                |     6|
|21    |    flip1          |dFlip_22             |     2|
|22    |    flip2          |dFlip_23             |     1|
|23    |    flip3          |dFlip_24             |     2|
|24    |    flip4          |dFlip_25             |     1|
|25    |  dbRESET          |SPO_3                |     8|
|26    |    flip1          |dFlip_18             |     2|
|27    |    flip2          |dFlip_19             |     1|
|28    |    flip3          |dFlip_20             |     2|
|29    |    flip4          |dFlip_21             |     3|
|30    |  dbU              |SPO_4                |     6|
|31    |    flip1          |dFlip_14             |     2|
|32    |    flip2          |dFlip_15             |     1|
|33    |    flip3          |dFlip_16             |     2|
|34    |    flip4          |dFlip_17             |     1|
|35    |  menu             |mainmenu             |   196|
|36    |  microphone       |Audio_Capture        |   104|
|37    |  pong             |voicepong            |  1021|
|38    |    twentytoCLK    |SPO_9                |    36|
|39    |      flip1        |dFlip_10             |     2|
|40    |      flip2        |dFlip_11             |     1|
|41    |      flip3        |dFlip_12             |    26|
|42    |      flip4        |dFlip_13             |     7|
|43    |  s0               |slowmax              |   105|
|44    |  snake            |solidsnake           | 12996|
|45    |    twentytwotoCLK |SPO_5                |  2776|
|46    |      flip1        |dFlip                |     2|
|47    |      flip2        |dFlip_6              |     1|
|48    |      flip3        |dFlip_7              |  2772|
|49    |      flip4        |dFlip_8              |     1|
|50    |  wave             |waveform             |   939|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1201.980 ; gain = 945.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:02:50 . Memory (MB): peak = 1201.980 ; gain = 536.648
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1201.980 ; gain = 945.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 1201.980 ; gain = 958.648
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rondayvoo/Documents/Vivado/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1201.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 18:04:17 2021...
