<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DDRCTRL_0</name><vendor/><library>work</library><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>sdram_lb_defines_0.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>