#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 18 16:11:04 2019
# Process ID: 6376
# Current directory: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9616 C:\Users\Scott Foerster\Documents\GitHub\ENES246\-3AndNand\project_1\project_1.xpr
# Log file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/vivado.log
# Journal file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-2VoltageControlledBuffer/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 825.328 ; gain = 32.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
WARNING: [Synth 8-3330] design vcb has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 864.152 ; gain = 71.441
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw0 with 1st driver pin 'sw0' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw0 with 2nd driver pin 'sw1' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.152 ; gain = 71.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.152 ; gain = 71.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1118.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1230.816 ; gain = 438.105
8 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1230.816 ; gain = 438.105
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Jan 18 16:12:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1688.992 ; gain = 0.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.004 ; gain = 0.000
[Fri Jan 18 16:13:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
WARNING: [Synth 8-3330] design vcb has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw0 with 1st driver pin 'sw0' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw0 with 2nd driver pin 'sw1' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1863.809 ; gain = 0.000
7 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Jan 18 16:16:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Jan 18 16:16:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/sources_1/imports/project_1/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1863.809 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Jan 18 16:17:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Fri Jan 18 16:17:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Jan 18 16:24:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-3AndNand/project_1/project_1.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 16:33:10 2019...
