// Seed: 285398370
module module_0;
  if (id_1) assign id_2 = id_1;
  else always $display(id_1);
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always id_1 <= -1 == id_1;
  module_0 modCall_1 ();
  parameter id_3 = -1;
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1,
    output tri1 id_2
);
  for (id_4 = id_4; -1; id_2 = -1) wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_3 = id_2 !== id_3;
  uwire id_4;
  wire id_5, id_6;
  id_7 :
  assert property (@(posedge ((id_7)) | -1) id_3) @(posedge 1) id_3.id_4 -= -1'b0 + {id_4{-1}};
  module_0 modCall_1 ();
  logic [7:0][1] id_8 = (-1'd0);
endmodule
