============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 06 2024  09:28:45 am
  Module:                 exec_top
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (51 ps) Setup Check with Pin jump_target_PC_flop_reg[31]/CK->D
          Group: clk
     Startpoint: (R) PC_flop_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) jump_target_PC_flop_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      40                  
       Uncertainty:-      30                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=      51                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  PC_flop_reg[0]/CK                   -       -      R     (arrival)    193    -     0     -       0    (-,-) 
  PC_flop_reg[0]/Q                    -       CK->Q  F     DFFR_X1        1  3.6     9    88      88    (-,-) 
  g3209/CO                            -       B->CO  F     HA_X1          1  3.0     7    33     121    (-,-) 
  g3208/CO                            -       CI->CO F     FA_X1          2  4.1    17    72     193    (-,-) 
  exec_stage_add_33_23_g2543__7344/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    19     212    (-,-) 
  exec_stage_add_33_23_g2541__2703/ZN -       A1->ZN F     NAND2_X1       2  4.1    11    18     230    (-,-) 
  exec_stage_add_33_23_g2538__2250/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     246    (-,-) 
  exec_stage_add_33_23_g2536__7114/ZN -       A1->ZN F     NAND2_X1       2  4.1    11    18     264    (-,-) 
  exec_stage_add_33_23_g2535__5703/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     280    (-,-) 
  exec_stage_add_33_23_g2533__1786/ZN -       A1->ZN F     NAND2_X1       2  4.1    11    18     298    (-,-) 
  exec_stage_add_33_23_g2532__8757/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     314    (-,-) 
  exec_stage_add_33_23_g2530__7675/ZN -       A1->ZN F     NAND2_X1       2  4.1    11    18     332    (-,-) 
  exec_stage_add_33_23_g2529__2391/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  exec_stage_add_33_23_g2527__6877/ZN -       A1->ZN F     NAND2_X1       2  4.1    11    18     366    (-,-) 
  exec_stage_add_33_23_g2526__1309/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     382    (-,-) 
  exec_stage_add_33_23_g2524__9682/ZN -       A1->ZN F     NAND2_X1       4  7.3    16    25     407    (-,-) 
  exec_stage_add_33_23_g2523__4547/ZN -       A1->ZN R     NAND3_X1       1  1.9    12    20     427    (-,-) 
  exec_stage_add_33_23_g2520__4296/ZN -       A1->ZN F     NAND2_X1       2  3.5    11    18     444    (-,-) 
  exec_stage_add_33_23_g2517__9906/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    16     460    (-,-) 
  exec_stage_add_33_23_g2513__7344/ZN -       A1->ZN F     NAND3_X1       1  3.0    14    22     482    (-,-) 
  exec_stage_add_33_23_g2508__5266/CO -       CI->CO F     FA_X1          2  4.1    17    75     557    (-,-) 
  exec_stage_add_33_23_g2507__7114/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    19     575    (-,-) 
  exec_stage_add_33_23_g2505__5953/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    17     592    (-,-) 
  exec_stage_add_33_23_g2504__1786/ZN -       A1->ZN F     AND2_X1        3  4.5     9    34     626    (-,-) 
  exec_stage_add_33_23_g2500__2391/ZN -       A1->ZN R     NAND3_X1       2  3.8    16    21     647    (-,-) 
  exec_stage_add_33_23_g2494__9682/ZN -       B1->ZN F     OAI21_X1       2  3.4    12    20     667    (-,-) 
  g3202/ZN                            -       C1->ZN R     AOI221_X1      1  2.0    44    50     717    (-,-) 
  g3/ZN                               -       A->ZN  F     INV_X1         3  5.2    15    20     736    (-,-) 
  g2/ZN                               -       A1->ZN F     AND3_X1        1  1.8     7    34     770    (-,-) 
  exec_stage_add_33_23_g2467__6877/ZN -       B1->ZN R     OAI21_X1       1  1.9    19    27     797    (-,-) 
  exec_stage_add_33_23_g2465__2683/ZN -       A1->ZN F     NAND2_X1       1  2.4    10    17     814    (-,-) 
  exec_stage_add_33_23_g2463__4547/ZN -       A->ZN  F     XNOR2_X1       1  1.2    11    37     851    (-,-) 
  g576__5266/ZN                       -       A1->ZN F     AND2_X1        1  1.4     6    29     880    (-,-) 
  jump_target_PC_flop_reg[31]/D       <<<     -      F     DFFR_X1        1    -     -     0     880    (-,-) 
#-------------------------------------------------------------------------------------------------------------

