library Arithmetic;

library IEEE;

use IEEE.STD_LOGIC_1164.all;
use Arithmetic.all;

ENTITY CRC_ENCODER IS
	PORT( d_in: std_logic_vector(15 downto 0); IN STD_LOGIC;
			crc_r :std_logic_vector(7 downto 0); OUT STD_LOGIC;

	);
END CRC_ENCODER;

ARCHITECTURE Structural OF CRC_ENCODER IS
SIGNAL d8and10,d9and10,d13and15,d20and21,d22and23 : STD_LOGIC;
SIGNAL d19and20,d21and22,d15and16,d18and19 : STD_LOGIC;
SIGNAL d8to10,d9to11,d13to15,d20to23,d17and18, d15to17 : STD_LOGIC;
SIGNAL d12_14_17,d8and9,d14to16,d21to23 :STD_LOGIC;

component Ar_xor2to1
    port(x0,x1 : in STD_LOGIC;
         y: out STD_LOGIC);
end component;
 

component Ar_xor4to1
    port(x0,x1,x2,x3 : in STD_LOGIC;
         y: out STD_LOGIC);
end component;  

BEGIN



END Structural;