// Seed: 1539451174
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  assign id_3[1] = id_0;
  module_0();
endmodule
module module_2 (
    output wand  id_0,
    input  wor   id_1,
    output uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    output uwire id_5,
    output tri1  id_6,
    input  wand  id_7,
    output tri   id_8,
    input  wand  id_9,
    output wor   id_10,
    input  wire  id_11,
    output tri0  id_12,
    output wand  id_13,
    output wand  id_14,
    input  tri   id_15,
    output wand  id_16
);
  assign id_14 = id_1;
  module_0();
endmodule
