.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000110000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000011000000000
000000001000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000111000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001101010000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000011000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000111000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000001000000
010100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000011110010
000000000011110000
000000000000000000
000000000000000001
000010111000000001
000011111000000000

.io_tile 12 0
000000000000000000
000100000000000000
100000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000001000
101000000000001000000000000000000000000000001000000000
000000000000000001000010110000001101000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000010100000011010000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000110010000000000000000000100000100
000000000000000000000011011011000000000010001010000101
000000000000000000000000000001101100010000010000000000
000000000000000000000000001001011011111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000000000110000000001110000001010100000000
000000000000000000000000000111000000000010100001000000
111010100000000000000000000000011010001100000100000000
000001000000000000000000000000001110001100000000000010
010000000000000000000000000111000001010000100100000000
100000000000000000000000000000001100010000100000000001
000010000000000001100010100011000000000000000100000000
000001000000000000000100000111100000101001010000000001
000000000000000000000000011000001110000001010100000000
000000000000000000000010001101000000000010100000000001
000000000000001000000000001000000000001001000100000000
000000000000000001000000001111001110000110000000000001
000000000000001001100000000001001110000001010100000000
000000000000001011000000000000100000000001010000000001
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000101000000000001001010010101010000000000
000000000000000000100011100000010000010101010000000000
111000000000000000000110000001101010010101010100000000
000000000010001101000000000000010000010101010010000000
010000000000000000000010100000000001000000100100000000
010000000000000000000110110000001110000000000010000000
000000000000001101000000001000001110101000000000000000
000000000000001111100000000101010000010100000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000000101000000000000000000000000000010000000
000000000000000000000010000000000001000000100100000100
000000000000000000000000000000001010000000000010000100
010000000000000101100000000000000001001111000100000001
000000000000000000000000000000001001001111000010000000

.logic_tile 5 1
000000000000000000000000011000000000000000000100000000
000000000000000000000010000001000000000010000000000000
101000000000001001100000011000000001011001100000000000
000000000000000101000011100011001110100110010000000100
000000000000001001100000001111001011110011000000000000
000000000000000101000000000011101001000000000000000000
000000000000000000000110101001011111011111110000000000
000000000000001101000000001111101010111111110001000000
000000000000000101000111101011000000111111110000000000
000000000000000000100010111101000000000000000000000000
000000000000001101000010000011001110010101010000000000
000000000000100001100000000000110000010101010000000000
000000000000101011100010110011111000100010000000000000
000000000000001011000111110111101010000100010000000000
000100000000000101000000010000000000100000010000000000
000100000000001101000010001011001110010000100000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
101000000000000000000000010000011100000100000100000000
000000000000000000000011110000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011001110000000000000000
000000000000001001000000000000011010110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010001110000000000000000101000000000000000100000000
000001100000001111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 7 1
000000000000100000000110000000000001000000001000000000
000000000001010000000011110000001010000000000000001000
101000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001111001101000100100000000000
000000000000000001100000010000001001010000010100000000
000000000000000000000010001001001001100000100000000000
000000000000000000000000010011111000111101010000000000
000000000000000000000010000000010000111101010000100000
000000000000000001000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000011011001000010100000000
000000000000000000000000001111011010000100100000000000
110000000000000001000110001011011010011111110000000000
110000000000000000000000001101101001111111110001000000

.logic_tile 8 1
000000000000000000000000000001100000010110100000000000
000000000000000000000010010000000000010110100000000001
101000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000111000000000000000111000011
110000000000000000000000000000100000000001001000100101

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000111000010110000000000000000001000000000
000000000000000000000011100000001011000000000000001000
101000000000000101000011110001100000000000001000000000
000000000000000101000010000000100000000000000000000000
010000000000000011000010100001000000000000001000000000
010000000000000000100110110000100000000000000000000000
000000000000000111100000000101001000111100001000000000
000000000000000011100000000000000000111100000000000000
000000000000000000000000001001101000111100000000000000
000010000000000000000000000001100000000000000000000000
000000000000000000000000001101100000111001110001000000
000000000000000000000000000001001011101001010010000000
000000000000000000000000010000011010000011110000000000
000000000000000000000010100000000000000011110000000000
010000000000000000000000000001100000101111010100000000
000000000000000000000000001111001000110110111000000000

.logic_tile 2 2
100000100000000111100000000000000001000000001000000000
000000000000000000000011010000001011000000000000001000
111000000000000111000110100001011010001100111010000000
000000000000000000000000000000111000110011000000000100
010000000100000000000110000001101000001100110010000000
100000000000000000000010111001100000110011000000000101
000010100000000101000011111000000001001001000100000000
000001000000000000100110001101001000000110000000000000
000000000000000000000000001000011000000001010100000000
000000000000000000000000000111000000000010100000000000
000000000000000000000000000000001011001100000100000000
000000001100000000000000000000011000001100000000000000
000000000000000000000000000001100001010000100100000000
000000000000000000000000000000001010010000100000000000
010000000000000001100000000000000001001001000100000000
000000000000000000000000001101001000000110000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001011000000000000001000
000000000000000000000000000101011010001100111000000000
000000000000001101000010100000110000110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000100100000000001000110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000001000000000010100000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100110000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 2
000001000000000000000011100011100001011001100000000000
000000000000000000000111000000101100011001100000000000
101000000001000000000000010000011000111100110010000001
000000000000000000000011100000011010111100110000000000
010000000000000111000110100000011100000010100000000000
010010100000001111000010110101000000000001010000100001
000000000000001101100110110000011011001100110000000000
000000001110000101000010100000001011001100110000000000
000010000000000000000000000101101011001100000000000000
000001000000000000000000001101011101110000000000000000
000100000001010111000110000101011111000001100100000111
000000001000101001000110000000001100000001100011000000
000000000000000000000000000001011100001000010100100000
000000000000000000000000000000101010001000010001000000
010000000000000001100000000000011011001100110000000000
000001001100000000000000000000011011001100110000000000

.logic_tile 6 2
000000000000010000000000000000000001000000100100000000
000010100000000101000000000000001011000000000000100000
101000000000000000000110100000001010000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000100
000000000000011001000000000001000000000010000000000000
000000000000000000000010001101011101100010000000000000
000000000000000000000110101011111001001000100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000011000000000000000100000100
000000000000000000000000000000000000000001000000000001

.logic_tile 7 2
000000000000000111000000010001100000000000000100000000
000000000000001001000011100000000000000001000000000000
101000000000000111100110000000011100000100000100000000
000000000000000000100100000000010000000000000000000000
010000000000000000000000000001000000101001010000000000
010000000000000000000000000011000000000000000000000000
000000000000000111100111000111000000101001010000100000
000000000000000000000100000001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000000000000000000011011111100110010000000
000000000000000000000011100000001001111100110010000000
000000000000000011100000000000011110000100000100000100
000000000000000000100000000000010000000000000000000000
010000000000000000000000000101100000000000000100000000
000000001100000000000010110000100000000001000000000000

.logic_tile 8 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000111100000000001000000100100000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100010100000000000000
000001000000000000000000000111010000101000000010000001
000000000000000000000110001000000000010110100010000000
000000000000000000000000001001000000101001010000000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000111000011101001011101000010000000000000
000000000000000000100111111011001011000000000000000000
101010000000000000000010010000001100111101010000000000
000000000000000101000110001001010000111110100010000000
010000000000001111100010110001111010001001000000000000
010000000010000011000111100011101010000001000000000000
000000000000000000000010100000000001001111000000000000
000000000000000101000000000000001100001111000000000000
000000000000001000000000011000000000000000000110000000
000000000000000001000010000001000000000010000000000101
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000100000000000000000101001010101000000000000000
000000000100000000000010001101100000000000000000000000
010010100000000000000000000001111000000010000000000000
000001000000000000000000001111101001000111000000000000

.logic_tile 2 3
100000000000001111100110001000000000001001000100000000
000000000000001011000000000001001000000110000000000000
111000000000000000000000000001000000000000000100000000
000000000000000101000000001001000000010110100000000000
010000000000000000000000001000000000001001000100000000
100000000000000000000000001111001000000110000000000001
000000000000001000000000000001000000010000100100000000
000000000000000001010000000000001110010000100000000000
000000000001000001100000000000001110001100000100000000
000000000000100000000000000000011000001100000000000001
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001000000010110100000000001
000000000000001000000000010011000000000000000100000000
000010000000000001000011010001000000101001010000000000
010000000000000000000110001001000000000000000100000000
000000000000000000000000000101000000010110100000000001

.ramb_tile 3 3
010000000000000000000111100111101110000000
001000000000000000000000000011110000010000
111000000000001000000000000111101110000000
000001000000001011000000001001110000000001
110000000010101111000000001011001110000001
111000000000001101000000000011110000000000
000000000000000011100111000101001110000000
001000000000000001100100000111010000000000
000000000000000000000110000011101110000000
001000000000001111000100000111010000000000
000000000000001001100000011101101110000000
001000001110000101100010100101010000000000
000000000100001101100010001111101110000000
001000000000000101000010001011010000000000
010000000000001000000110010101101110000001
011000000000001001000110010101110000000000

.logic_tile 4 3
000000000000000111100010100001000000000000000100000000
000000000000000000100000000000100000000001000000000001
111000000001010001100000010001100000000000000100000000
000000000000000101100011110000000000000001000000000100
110000000000001101000110101001001101110000010000000000
110000000000001001000010100101011110111001100000000000
000010000000000001100000000101000000000000000110100000
000000000000000000100010100000000000000001000000000000
000000000000000000000010100000001010000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000010101100000000101011111111001010000000000
000000000000100101000000001111111000100110000000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000010010000100000000001000010000000
010000000000000001100111001011111000001000010000000000
000000000000000000000000000011011010000000000000000010

.logic_tile 5 3
000000000000001000000000000000000000000000000100000000
000000000010000111000011111101000000000010000000000000
111000000110000000000010110001000000000000000000000000
000010000000000000000011111111000000111111110000000000
110000000000000000000010111011011011001100000000000000
110000000010000101000011011111101110000000000000000000
000000000000001000000000000000000001000000100100000000
000010100000001011000000000000001001000000000000000000
000000000001000001100010100101000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000111001000000010010000000000
000000000000000000000000000101011100100100000000000000
000000000000000101000111100000000001000000100101000000
000000000000000000100110110000001111000000000000000100
010001000000000111000110000001100000011001100000000000
000000000001000000100100000000101111011001100000000000

.logic_tile 6 3
000000000000000000000000000000000001000000100100000000
000000000000000101000000000000001000000000000000000100
101000000000001000000000000000000000000000000100000000
000000000000000101000010100101000000000010000000000000
000000000000001101000110100000000000000000000100000000
000001000000000101000000000111000000000010000000000001
000000000000000000000000000001100000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000010100011011011110011000000000000
000000000000000000000100000101101101010010000000000000
000001000001000101000000010000001010000100000100000100
000000000000100000100010000000010000000000000000000000
000000000000000001100111000000000001100110010000000000
000000000000000000000000001111001110011001100000000000
000000000000000011100000000001001011100010010000000000
000000000010010000100000001011001100000110010000000000

.logic_tile 7 3
000000000000010000000110000000001110000100000100000000
000000000000000101000000000000010000000000000001000000
111000000000000000000000000000011010000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000101000000000000000001000000100100000000
000000001110000000000000000000001000000000000000000000
000000000000001000000010100101000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000000110000001
000000000000000000000000000000000000000001000000000000
000000000000000001100000010001000000000000000100000000
000000000000000000000010000000100000000001000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000011000000

.logic_tile 8 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000110000101100000000000001000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000010101001000001100110100000000
000000000000000000000010000000100000110011000100000000
000000000000000001100000000000011011100000000000000000
000000000000000000000000001101001001010000000000000000
000000000000000000000000001101011000101000000001000000
000000000000000000000000000101110000000010100000000000
000000000000000000000000001101100000001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000001001111000100000000
010001000000000000000000000000001001001111000100000000

.logic_tile 9 3
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000110100000001000000100000100000000
110000000000000000000100000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010110111000000000000001000000000
001000000000000000000111100000100000000000000000001000
101000000000000101000110000000000001000000001000000000
000000000000001101100010100000001000000000000000000000
010000000000100000000110000000000001000000001000000000
011000000001000000000010110000001000000000000000000000
000000000000000000000010010000001001111100001000000000
001000000000000001000011100000001011111100000000000000
000000000000000000000000001101101000111100000100000101
001000000000000000000000001111000000000000000000000010
000000000000000001000000001000000001111001110000000000
001000000000000000000000001001001100110110110010000000
000000000000000000000000001101011010001001010000000000
001000000000000001000010101111101011101100000000000000
010000000000000000000011100001111010010100000000000000
001000000000000000000000000111111001100000000000000000

.logic_tile 2 4
010000000000001001100011111111101000101000110000000000
001000000000001111000111010001011001011000110000000000
111000000000001001100000010001011001101000000000000000
000000000000001001100010011001111111111001110000000000
000000000000000111100111111101100001100000010000000000
001000000000000000000011111101001100111001110000000000
000000000000001111100111010011011010101000010000000000
001000000000000101000111010111001001011101100000100000
000000000000000000000000000011101110101000010010000000
001000000000001001000010000101111000100000000000000000
000000000000001000000110010111101001110101010000000000
001000000000001001000110101001011000111000000000000000
000000000000001000000111110101101010110110100100000010
001000000000000001000010001101111101010110100010000000
010010000000000101000000000111011100110000010000000000
001000000000000101000010101001111000111001100000000000

.ramt_tile 3 4
000000000000101000000111101111011010000000
000000001010001011000100000101010000000000
101000000000000000000000010001011010000001
000000000000001001000011001001010000000000
110000000000001000000011100011011010000001
010000000000001111000010001111110000000000
000000000000000111100010001001101100000000
000000000000000000100010000111110000000000
000000000000001001100110000011011010000000
000000000000000111100110000011010000010000
000000000000000000000000000101001100000000
000000000000000001000000001111110000000000
000000000000001000000111011111101010000000
000000000100001001000111000001110000000000
110000000000000011100000010011111010000010
110000000000001111100010010101010000000000

.logic_tile 4 4
010000000000000011100010100001000000000000001000000000
001000000000101001100010110000100000000000000000001000
101000000000000000000000010000001011001100111000000000
000001000000000000000010010000011010110011000000000000
010000000000000101000010100101001000001100111000000000
011000000000000101000010100000000000110011000000000000
000011100000000000000111100101001000001100111000000000
001011000000000101000010100000000000110011000000000000
000000000000000001000000000001001000001100111000000000
001001000010000000100000000000000000110011000010000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100110000000000
001000001000000000000000000000001001110011000000000000
000000000000100000000000000001011010000011100100000000
001000000001010000000000001101011100000010100010000000

.logic_tile 5 4
010000000000001000000010100101100000000000000100000000
001000001100001111000100000000100000000001000000000000
101000000000000111100010110000000000000000000100000000
000000001000001101100010100101000000000010000000000000
000000000000001000000110101111111011100000000010000000
001000000000000001000010111101001111000000000000000000
000000001110001101100110000000000000011001100010000000
001000000000001001000110101001001011100110010000000000
000000000000000000000110100001111111001100000000000000
001000000000000000000000000001011010110000000000000000
000000000010100000000110100001100000011001100000000001
001000000001000000000000000000001001011001100000000000
000000000000000000000000001011011101011010010000000000
001000000000000000000000001001111010000000000000000000
000000000000000101100010111101011111011010010000000000
001000000000000101000010001001101000000000000001000000

.logic_tile 6 4
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000100000001100000000000000000000000100100000000
001000000000000000000000000000001101000000000000000000
000001000000101000000000000101000000000000000100000000
001000000001000001000000000000000000000001000000000000
000000000000001000000000010111100000000000000100000000
001000000000000001000011010000000000000001000000000000
000011100000101011100000000000001100000100000100000000
001010100001000011100000000000000000000000000000000100
000000000000000000000000010000011010000100000100000000
001000000000000000000010000000000000000000000000100000
000000000000000000000000000000000000000000100100000000
001000100000000001000000000000001111000000000000000010

.logic_tile 7 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000001000
101000000000001111000000000101000001000000001000000000
000000000000000111000000000000001010000000000000000000
010000000000000001000110001111001000001100110100000000
111000000000000000000010000101100000110011001000000100
000000000000001001000000001000001110001111010000000000
001000000000000001000000000001011110001111100000000000
000000000000000000000000000101011011001100110100000000
001000000000000000000000000000101110110011001000000000
000000000000000000000000000111100000010110100100000001
001000000000000000000000000000000000010110100000000000
000010100000000000000110010111000000010110100000000000
001001000000000101000110000000000000010110100010000000
010000000000000001100000000111101111000000100000000000
011000000000000000000000001111011000000000000000000000

.logic_tile 8 4
010000000001010111000010100000001101111000100110000000
001000001010001101100000000001011100110100010000000000
101001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
010000000001000000000110100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000010000100000000000
001000000000010000000000000001001001100000010000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000001000000000001000000000000000000100000000
001000000000000001000000001001000000000010000000000000
011000000000000000000000010000000001000000100100000000
100000000000000000000010000000001100000000000000000000
110000000000000001100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000001100000000000000000000000100100000000
001000000000000000000000000000001111000000000000000000
000000000000000000000010010111100000000000000100000000
001000000000000000000011100000000000000001000000000000
000000000000001000000000000001000000000000000100000000
001000000100000001000000000000000000000001000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
010000000101000000
100000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000010011100000000000001000000000
001000000000000000000011110000000000000000000000001000
101000000000000101000110000000000001000000001000000000
000000000000001101100110110000001110000000000000000000
010000000000000001000000000000001000111100001000000000
011000000000000001000000000000000000111100000000000000
000000000000001011100010101001111001000010000000000000
001000000000000111100010100101101000000000000000000000
000001000000000000000000000001100000010110100000000000
001010100000000000000000000000000000010110100000000000
000000000000000001100000000001100000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000000000000000111011001010110000100000000
001000000000000101000000000101011010000110000000100000
000000000000001000000000000101100001101001010000000000
001000000000000001000000000101101011011111100000100000

.logic_tile 2 5
110000000001000000000000000111000000010000100100000000
001000000000100000000000000000101111010000100000000000
111000000000000101000000001101100000000000000100000000
000000000000000000000000000011100000101001010000000000
010000000001100000000000000000000001001111000000000000
101000000001010000000011100000001101001111000000000000
000000000000000001100110000011100000000000000100000000
001000000000000000100000001111000000101001010000000000
000000000000000001100110001101011001111000000001000000
001000000110000000000000000111101010111010100000000000
000010000000001011100000000000000000001001000100000000
001001000000001101000010110111001111000110000000100000
000001000000101000000110110011101100010100000100000000
001000000000000001000111000000000000010100000000000100
010000000000000101000000000000000000010000100100000000
001000000000000000000000001111001101100000010000000000

.ramb_tile 3 5
010000000000001011100110100011111100000000
001000000000000101000011101101010000000100
111000000000000000000000000011101110000000
000000000000000000000000001101110000000000
110100000010000000000111000101111100000010
111000000110001111000010010011010000000000
000000000000001000000000000011101110000000
001000000000000111000000000011010000000001
000001000000000111100000000101011100000000
001010100000001001000010001011010000000000
000000000000000101000010010001001110000000
001000000000000001100111000001110000000000
000000000001000000000010001001011100000000
001010000000100000000100001111110000000000
110000000000000011100111001001001110000000
111000000000001111000000000111010000000000

.logic_tile 4 5
010000000000000000000111110011111111010111100100000000
001000000000000000000110001111101100000010000001000000
101000001110001101000010100101011011000011000100000000
000000000000001101100100000101101010000111000000000000
010000000000000111100111100000011101111000000000000000
011000000000001101100100001111001111110100000010000000
000000000000001101000010000111011111010110000110000000
001000000000001111100010111001001000000110000000000000
000000000000001001000000010111001111000110000000000000
001000000000001001100011010011011011001010000000000000
000000000110001011100010001101011010000011000100000000
001000000000000001100100001101101100000111000000000010
000000000000000111100111100001111000000010100100000001
001000000000001101000010000101101011001001010000000000
000000000000000111000011101001101100000011100100000000
001000000000000101100000000001011001000001010010000000

.logic_tile 5 5
010000000000000101000010100000000000000000001000000000
001000000000000000100100000000001100000000000000001000
000000000000000000000000000011101100001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000000000000001001001100111000000000
001000000000001101000000000000001011110011000000000000
000000000100000101000010100000001000001100111000000000
001000000000000000100110110000001000110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000101000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
001001000000000101000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000001000000000000000000000000001001001100110000000000
001000000000000000000000000000001011110011000000000000

.logic_tile 6 5
010000000001011000000000000000000000000000100100000000
001000000000101011000011100000001001000000000000000000
101011101000000101100010110011001111000010010000000000
000001000000001111000110100011011111011000000000000000
000000000000001000000111001011001011011010010000000000
001000000000000001000100001101001001000000000000000000
000010100000001000000110100001100000000000000110000000
001001000000000101000000000000000000000001000010100001
000000000000001001100000010011111001100010000000000000
001000000000000001100010001101011110000100010000000000
000011000000000001000000010000011001001100110000000000
001000000000000000000010000000011000001100110000000010
000000000000100000000010100000000000000000100100000000
001000000001010000000100000000001000000000000000000000
000000000000000001100000001011101101001100000000000000
001000000000000000000010110101111000110000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000111000010100000000000000000000000000000
101000000000000101000010110001000000000000000100000000
000000100000000101000010000000000000000001000000000000
110000000001011000000011110001100001011111100010000000
011000000000100111000011010011101000101001010000000000
000000000000000111100010111001111011111101010000000000
001000000000001101100111110101011101110100010000000000
000000000000101001100000010101101111011010010000000000
001000000000000101000010000000101100011010010000000000
000000000000000000000110000011101011000000110000000000
001000000000001101000000001101011110110000000000000000
000000000000000000000000000000001010000100000100000000
001000000001011101000000000000000000000000000000000000
010000000000001000000000000001101001100000010000000000
111000000000000001000000000011111000100000100000000000

.logic_tile 8 5
010000000000000000000000000000000001000110000000000000
001000000000000000000010111001001010001001000001000101
011000000000000001100000001000000000000000000100000000
100000000000000000100000000001000000000010000000000000
010000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000101000010100000011000000100000100000000
001000000000000101000000000000010000000000000000000000
011000000000000000000010100000000001000000100100000000
100000000000000011000010100000001010000000000000000000
110000000000000000000000001011000000101001010000000000
111000000000000000000000000001100000000000000000000010
000000000000000000000000000001100000000000000100000000
001000000010000101000000000000100000000001000000000000
000000000000000111100111100000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000110000001000000000000000100000000
001000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000011000000001010000100100000000
001000000000000000000011011111001011100000010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001010000000000000000010000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000100000000000000000000000000001000000001000000000
000000000000000000000011110000001001000000000000001000
101000000000000011100000010001000001000000001000000000
000000000000000000100010000000101110000000000000000000
010000000000000000000111000011101000001100110000000001
110000000000000000000000001001000000110011000000000000
000000000000000000000011100001101001001100110010000001
000000000000000000000000000000111110110011000000000001
000000000000000000000110010001101101011000000100000000
000000000000000000000010000000011011011000000000000000
000000000000000001100000001011011010101011110100000000
000000000000000000000000000001110000111101011000000000
000000000000000000000000001000011001000100100100000001
000000000000000000000000001001001011001000010010000010
010000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 6
100100000000000111100110110101001011111000000000000000
000100000000001101000010101101101101111100000000000000
111000000000000001000110010111011010000001010100000000
000000000000001001100010100000110000000001010010000000
010000000000000000000110011101101000000011100000000000
100000000000001101000010100001111101000001000000000000
000000000000001000000111010001111101000010100000000000
000000000000001011000110101001101111001001000000000000
000000000000000011100000000111001100101001010000000000
000000000000001001000010100001101001010100100000000001
000000000000000000000000010000000001010000100101000000
000000000000001001000011010001001010100000010000000000
000000000000000000000010010001111000101001010000000100
000010000000000000000010000001101001010100100000000000
010010100000000000000000001011011000000110000000000000
000000000000000101000010100111011001001010000000000000

.ramt_tile 3 6
000000000100001000000111010011101110000000
000000000010100011000011010111110000000000
101000000000001111000000011111101100000000
000000000000000011100011100001010000000000
110000100000000011100111000011001110000000
010000000000000000000111111101010000000001
000000000000000011100000010001101100000000
000000000000001111100011001001010000000100
000000000000000001100000000111101110000000
000000001000000000100011110101110000000100
000000000000000000010110000001001100000000
000000000000000000000100001101110000000000
000000000001100111000000001101101110000010
000010000001010000100011111001110000000000
010000000000000001100000011001001100000000
110000000000000000100010010101010000010000

.logic_tile 4 6
000000000000001000000111011101111000100100010000000000
000000000010001011000111010101001110110100110000000000
101000000000001011100111010001011011101100010000000000
000000000000000111000011010101011010011100010000000000
010000000000001101100011101011111010100001010000000000
110000000010000011000010001101101001111010100000000000
000000000000000011100010000111100000000000000100000000
000000000010000001100000000000100000000001000010000000
000000000000001001100000001101101101111000110000000000
000000000000001001100010001001001011011000100000000000
000000100000001000000110000011011000011100000000000000
000000000000000001000100000000001011011100000001000010
000001000000000001100111110111011000101000010000000000
000000000000000000000110001111111101101110010000000000
110000000000000111100111100101011101111001000000000000
110000000000000000000000001001001010110101000000000000

.logic_tile 5 6
000000100000100000000010101000000000000000000100000000
000001000001010000000011110001000000000010000001000100
101001001010100101000111000000000000000000000100000000
000000100001000101000000001001000000000010000001000100
010000000000000000000000000011000000100000010000000100
010000000000000000000010100000001110100000010000000000
000000000000000000000010101000000000000000000110000000
000000000000000000000010101101000000000010000001000000
000000000000000111100000001111011000000001000000000000
000000000000000000000000001111111111101001000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000001100111110000000001000000100110000001
000000000000000000100010110000001011000000000000000010
010000000000000000000010000000000000000000000110000000
000000000000000000000000001101000000000010000000000000

.logic_tile 6 6
000000000000001001100000000000000000001111000110100000
000000000000000101000000000000001100001111000000000100
101000000000000111000000001001000000000000000000000000
000000000000000000000000001101000000111111110000000000
110000000000100101100110101000011100010101010100100000
010000000001010001000000000011000000101010100000000000
000000000000000101100000000101011010001010000000000000
000000000000000000000010100001101010010000010000000000
000000000000001001100000000000001100000100000100000000
000000000000000001100010000000000000000000000001000100
000000000000001001100000010011111110010101010100000000
000000000000001001100010010000110000010101010000100000
000000001010000000000000010000011000100101100000000000
000000000000000000000010010101001000011010010000000000
010000000000000000000110000000000000011001100000000000
000000000000000000000100000011001111100110010000000010

.logic_tile 7 6
000000000000000111100110100111000000000000000100000000
000000000000000000000010100000000000000001000000000000
101000000000000111000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000000001001001100010000000011110000100000100000000
010000000000110001000000000000000000000000000000000000
000000000000001101000000010000000000000000100100000000
000000000000001011000010100000001000000000000000000000
000010000000000000000010100011011010000000100000000000
000001000000000000000100001101101010101000010000000000
000000000110000101000000010111011011001000000000000001
000000000000000000100010001001001011000000000000000000
000000000000001001100110010111011010111100010000000000
000010000000000011100010001101101111101000100000000000
110000000000000001000000001101011100111000000000000000
110000000000000111000000000011111010111010100000000000

.logic_tile 8 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000001010000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000010110000000001000000100100000000
000000000000000101000011000000001010000000000010000000
101000000000010000000000000101100000000000000100000001
000000000000100101000010100000100000000001000010000000
010000000000000101000000000001000000000000000100000000
010000000000000000000000000000100000000001000000000100
000000000000000101000010100000011000000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001010000000000000000000
000010100000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000100
000000000000000001100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000110
000000000000000000000000000111000000000000000100000100
000000000000000000000000000000000000000001000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
100000000000000000000000000000011110010100000100000000
000000000000000000000000001101000000101000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
100100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000011110000000000
000010000000000010
010010010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000110010011100001001001000100000001
000000000000000000000010000000101101001001000000000000
111000100000001000000000000001011100000001010100000001
000001000000000001000000000000110000000001010000000100
010000000000001000000010101000000001010000100100000001
000000000000000001000100001011001000100000010000000000
000000000000000001100000000000011100000001010100000001
000000000000000000000010110101010000000010100000000000
000000000000000000000000001000000001001001000110000000
000000000000010000000000000101001101000110000000000000
000000000000000000000110000011100001010000100100000000
000000000000000000000010000000101011010000100000000000
000000000000100000000000000001000001001001000100000000
000000000011010000000000000000101101001001000000000010
010000000000000000000000000011101010010100000100000000
000000000000000000000000000000110000010100000010000000

.logic_tile 2 7
100100000010110101000110000000001111000111000000000000
000100001111010000100000001011001100001011000010000000
111000000000000001100000010101001101111000000000000000
000000000000001101000010101111101111111100000000000001
010000000001000000000010110001101111101001010010000000
000000000000110000000111010011011000010100100000000000
000000000000000000000000010011101110000010000000000000
000000000000000000000011011011111011001011000000000000
000001000010001101000110110101100001010000100100000000
000010100000000001000010010000101001010000100000000000
000000000000000000000010110111111101010110000000000000
000000000000001001000010011101111101000001000000000000
000000000100001101100010110011001011000010100000000000
000000000000010101000010010111011101000010010000000000
010000000000000000000110110011001100111000000000000000
000000000000000000000010001001101000111100000000000010

.ramb_tile 3 7
000000000000001000000011100001111110000000
000000000110001111000011100111100000000000
111000000000001011100111111001001110000000
000001000000000111100111111011010000000000
110000000011000011100000000001011110000000
110000000000100000000000001001100000000000
000000000000000000000000001001101110000000
000000000000001111000000000101110000000000
000010100000001000000000001111111110000000
000000000000000111000000000001100000000000
000000000000001001000111011011001110000000
000000000000000111100011100011010000000000
000000000000000011100010000111011110000000
000000000000000000100010000101100000000000
110000000000000000000000001011101110000000
010000000000000001000010000001110000000000

.logic_tile 4 7
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111010101100000101100000001111011101000110100000000000
000001000000000000000000000011011000000100000000000000
000000000000001001100000000000001000000011110000000000
000000000000000101000010110000010000000011110000000001
000000000000001000000000001000000000000000000100000000
000000000000000001000000000111000000000010000010000000
000000100000000011100000001101001100010000110000000000
000000000000001111000000001011001110100110110000000000
000000000000001101000000000011001010101001010000000000
000000000000001011100011111111001011101000010000100000
000000000000000111000000000000000001000000100000000000
000000000000001101000011110000001110000000000000000000
000000000000001101100000000011111101110010100000000000
000000000000000101000000000111011010110001100000000010

.logic_tile 5 7
000000000000000101000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100101111000001000010000000000
010000000000000000000110111111011010100001000000000000
000000000000000000000010100000000000000000100100000000
000000000001001111000100000000001000000000000000100101
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000101
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000001
000010000000000000000010000000000000000000000100000000
000001000000000000000000001101000000000010000000000001
010000000000000000000110000000011110000011110100000100
000000000000100000000000000000010000000011110000000011

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000000011000011100000010000000000000000000000
000000000110000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
101000000000001000000000000000000001000000100000000000
000000000000000001000010110000001100000000000000000000
010000000000000000000000000111000001010000100100000000
010000000000000000000000000000001010010000100000000001
000000000000000111100111010101100000010000100100000100
000000000000001101000111110000001110010000100000000100
000000000000000000000000000111100000111001110000000000
000000000000000000000000000000001110111001110000000001
000010100000000101000000001000011001010000110000000000
000000000000001001100000001101011111100000110000100000
000000000000001101100000001000011011010011100000000000
000000000000000101000000000001001011100011010000000000
110000000000000000000000010000011010110000000100000000
010000000000000101000010000000001110110000000000000001

.logic_tile 8 7
000000000000000101000000000000000001000000100000000000
000000000000010000100011110000001010000000000000000000
101000101100000000000000010101011101100011010100000001
000001000000000000000010010001001010000011000000000000
010000000000000001100000001000000001000110000000000000
010000000000000000100000001001001010001001000000000100
000000000000000001100000001000000000000000000000000000
000000000000001001100000001111000000000010000000000000
000000000000000000000000000111111011101001110000000010
000000000000000000000000000000101100101001110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 9 7
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
000000000100000000000000000000100000000001000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001101100000001010100000000
100000000000000000000000000000000000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000111010000000000
100000000000000000
100000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
010010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000001000000000001000000000001001000110000000
000000000000000001000000000001001011000110000000000000
111000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000000001100000010110100000000100
000000000000000000000000001000000000001001000110000000
000000000000000000000000001011001011000110000000000000
000000000000000001000000010101000001010000100100000000
000000000000000000100011000000101100010000100000000001
000000000000000000000000000000000000010000100100000000
000000000000000000000000001101001000100000010010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
100001000000100000000011100011100000000000000000000000
000010100011010000000010000000000000000001000000000000
111000000000000011100000001111011011000100000000000000
000000000000000000000000000001111011011100000000000000
010011001110000011100011100111111001010000100000000000
000000000000000000100100000011001011010000010000000010
000000000000000000000111001101101000001001000000000000
000000000000000101000110010001111100000001010000000000
000001000000000101000000001011111001000001000000000000
000010100000001001000000001101101101010110000000000000
000000000000000001100010101101000000000000000100000000
000000000000001001100010010101100000010110100000000000
000001001110000000000010100000001000111101010000000001
000000100000000000000000000101010000111110100010100010
010000000000000000000000001101111101000001000000000000
000000000000000101000010101111101000100001010000100000

.ramt_tile 3 8
000010000000000000000000010101011010000000
000000000000000111000011111001010000000000
101000000000001111100111110101101100000000
000000000000001111000010011011100000000000
110000000000001111100111101011111010000000
110000000000000101100100001001010000001000
000000000000000000000111101101001100000000
000000000000000000000110000111000000000000
000010100000000000010111100001111010000000
000001001010000001000000000001110000000100
000000000000001011100110101101001100000000
000000000000001001100000001111100000000000
000000000000000000000111101001111010000000
000000001010000000000100000111010000000100
010000000000001101000000011011101100000000
010000000000000101000010101011000000000000

.logic_tile 4 8
000000000001010000000111011111111100001001000000000000
000000000000001101000010011011001101000001010001000000
101000000000001000000000011001001011111001010110000000
000000000000001001000010011101011010110000001010100000
000000000000001000000010101011011111010100000000000000
000000000000000111000100000111101101100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000000000001010000000111000000000001000000100000000000
000001001110000000000110110000001001000000000000000000
000000000000000011100000010001001110110001010100000000
000000100000000000000011000101111001110000001000000001
000000100001010000000010000111000000000000000000000000
000001000100100101000000000000000000000001000000000000
010000000000001101000000000001100000000000000000000000
000000000000000011100000000000000000000001000000000000

.logic_tile 5 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000101000000000101011010001100111000000000
000000000000001101000000000000110000110011000000000000
000000000110000000000010100001101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000000000010100000001001001100111000000000
000000001010000101000010100000001011110011000000000001
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001000110011000000000001
000000000000000101000000000000001000001100111000000001
000000000000000000100000000000001010110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000000100000000000001000001000001100110000000000
000000001110000000000000000101000000110011000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001101000000000000000000000100
110000001010001111000010000111100000010110100001000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000000001111100000000000000000000000
000000000000000101000000001101101010000110000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100110000000011100000100000100000000
110000000000000000000000000000000000000000000010000000

.logic_tile 7 8
000010100000100000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
101000100000000000000010101101100000111111110100000000
000000000000000000000000000101100000010110100000000100
110000000000000001100010110001101100000000000000000000
110000000000000000100011001001111011000001000000000100
000000000000000001000110100001001011000100000000000000
000000000000000101000000001011111001000000000000000100
000000000000000000000010101111100000111111110000000000
000000000000000000000000001101001010110110110000000000
000000100000000000000000000101011011010110010000000000
000000000000000000000000001101011110101110010000000000
000000000000000000000011100101011011000001000000000100
000000000000000000000000000000101011000001000000100000
010000000000001000000000000000000000010110100000000010
110000000000000101000000001101000000101001010001000000

.logic_tile 8 8
000000000101010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000111101101011000111111110000000000
000000000000000001000000001111000000010101010000000000
010000000001010101000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000011100000001101011001001000000000000000
000000000000000000000000001001001111000000000000000000
000010000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000001000000
000001000000000000000000000000000000000000000000000000
000000100010010000000000000000000000000000000000000000
000000000000000000000000001001111110000000110000000100
000000000110000000000000000001111010001011000001000000
010100000000000000000000010000000000000000000000000000
110000000000000000000011100000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010010100000000000000110111000000000000000000100000000
110001000000000000000011000001000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000100
000000000000000000000000000000010000000000000000000100
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000000000110010000000001001001000101000000
000000000000000000000011011001001101000110000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011000011110010100000100000000
000000000000000000000010001011000000101000000010000000
000000000000000000000000000000011100000001010100000000
000000000000000000000000001101010000000010100010000000
000000000000001000000000001000000000010000100100000000
000000000000000001000000001011001100100000010010000000
000000000000000000000000001011100000000000000110000000
000000000000000000000010011111100000010110100000000000
000000000000000000000000001000011000010100000100000000
000000000000000000000000001011010000101000000000000010
010000000000001000000000010011100000000000000100000000
000000000000000001000010001001100000010110100000000010

.logic_tile 2 9
100000000000000001100110000000011001001100000100000000
000000000000000000000000000000001101001100000000000000
111000000000000101100000000101111100000001010100000000
000000000000000000000000000000010000000001010000000000
010000000000000000000000011101100000000000000100000000
000000000000010000000010001011000000101001010000000000
000000000000001101000110000111111100000001010100000001
000000000000000001000000000000010000000001010000000000
000100001110000000000000001000000001001001000100000000
000000000000000000000000001101001101000110000000000000
000000000000000000000000010000011100000000110100000000
000000000000000000000011010000011011000000110000000000
000000000001010000000000001000001000010100000100000000
000000000000000000000000001011010000101000000000000000
010000100000010001100000000011100000000000000100000000
000001000000100000000000000001100000010110100000000000

.ramb_tile 3 9
000000000000001000000011100101101100000000
000000000000011111000111111001000000000001
111000000000001000000000010111101110000000
000000000000100101000011011011010000000000
110001000001000101100000010111001100000000
110000000000000000000011100111000000000000
000000000000000001000110100101001110000000
000000000000000011000000001001010000000000
000001000000000001000011100111101100000000
000010100110000000100000000001000000000000
000010100000000001000000001101101110000000
000001000000000000000000000011110000000000
000010000010001111000010001111101100000000
000000000000000111000100001001100000000000
010000000000000001100000000001101110000000
110000000000001111100011111101010000000000

.logic_tile 4 9
000000000000000101000010100011101100101000000000000000
000000000000001001100100000001000000000000000000000000
101000000000000001100010110000001100010101010000000000
000000000000001101000110010001000000101010100000000000
010000000000010000000111101000000001011001100100000000
110000000000000001000100001001001011100110010000000100
000000000000000000000110000000011111100000000000000000
000000000000001101000100000111001001010000000000000000
000000000000001101100000000001111110000100000000000000
000000000000000101000000000001011110100000000000000000
000000000000000101000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000001101001000001010000000000000
000000000000000101000000000001011110100000100000000000
010000000000000101100000010001111011001010000000000000
000000000000000000000010001001111010010000010000000000

.logic_tile 5 9
000000000000000101000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
101000000000000000000110000101101111001000000000000000
000000000000000000000011100111111001000001000000000000
110000000000001000000010101001000000111111110000000000
010000000000000001000010101001000000000000000000000100
000000000000000101000110100000001010001100110000000000
000000000000000101000010100000011011001100110000000001
000000000001000101000000010101100000000000000110000000
000000000000000000100011110000000000000001000000000000
000000000000001000000000000011101110001100000000000000
000000000000000001000000000101001111110000000000000000
000000000000001001100110010001001010010101010000000100
000000000000001011100011000000010000010101010000000000
010000000000000000000000000101100001110000110000000000
000000000000000000000000000011001011001111000000000000

.logic_tile 6 9
000000000000000000000010110101000000000000000100000001
000000000000001101000110010000100000000001000000000000
101000000001010000000000001101001000000010100000000000
000000000000000000000000001101110000000011110000000000
110000000000000000000110001000000000000000000100100000
110000000000000000000110110101000000000010000000000000
000000000000000101000010101000000000000000000100000000
000000000000000000100111110011000000000010000000100000
000000000000000000000000000001000000000000000100000000
000010000000000000000000000000100000000001000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001000000000000000000010
000000000000000000000000000000011010000100000100000000
000000000000010000000000000000010000000000000000000010

.logic_tile 7 9
000000000000000101000000010101111101000110100000000000
000000000000000000000010001111101111000011000010100100
101010100000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
110000000000000000000010100000000000000000000100000000
010000000000001101000000000111000000000010000000000000
000000000000000000000000010001100000000000000000000000
000000000000000000000011010000100000000001000000000000
000000001111000000000000010001011100001111000000000001
000000000000100000000010101001011111011111000000000000
000010100000000001000010100000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000001000110100111101011000110100000000000
000000000000000000000000001101101101001111110000000000
110000000000000011000010001000001000001000000000000000
110000001110000000000011100011011000000100000000000011

.logic_tile 8 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000001000000000000000001000000100000000000
010000000000000000000000000000001110000000000000000000
000000000000001001000000000000000001000000100100000000
000000000000001011000000000000001010000000000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000001100000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000001100000000000001110000100000100000001
000000000000000000100000000000010000000000000000100101

.logic_tile 9 9
000000000000000000000011100000011000000100000100100000
000000000000000000000000000000000000000000000000100101
101000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100111000101000000000000000100000001
110000000000000000000110000000100000000001000000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001011000000000000000101
000010100001010000000000000101000000000000000100000110
000000000000000000000000000000000000000001000000100100
000000000000000000000110000001000000000000000110000010
000000000000000000000100000000100000000001000000100100
000010000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000100010

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111000
001110000000000000
000001010000000000
000000000000000000
000100000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000001000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000010000000001110110110000000000
000000000000000000000011111001001010111001110000000000
000000000000000011100000000000000001001001000100100001
000000000000000000100000001101001110000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001001000000111111110000000010
000000000000001111000000000001000000000000000010000010

.logic_tile 2 10
100000000000000000000000000000000000000000001000000000
000000000000001101000000000000001010000000000000001000
111000000000000101000000000001001010001100111000000000
000000000000001101100010110000000000110011000000000001
110000000000000101000000000001101000001100111010000000
110000000100000000100010110000000000110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000000000000000000110011000000000000
000001000000101000000000000011101000001100111000000001
000010100001011101000000000000000000110011000000000000
000000000000000011100000000000001000001100111000000001
000000000000000000000000000000001011110011000000000000
000001000000000000000010001000001000001100110000000000
000000100000001101000000001001000000110011000000000000
010001000000000101000000000011011110010100000100000001
000000100000000000100000000111000000000000000010000010

.ramt_tile 3 10
000000000000000111100111111001111110000000
000000001010000000100111011101000000000001
101000000000001111100000010011001010000000
000000000000001111100011111101110000001000
010000100000000000000011111001011110000000
110001000110000000000111111001100000000001
000000000000001001100111101111101010000000
000000000000000111100100000101010000001000
000000000000000000000000010011111110000000
000000000000000000000010011111100000000100
000000000000000111000111011001001010000000
000000000000000000100110010011110000000001
000000000000101000000011101111011110000000
000000000001011001000000000101000000000100
010000000000000001100000000011101010000000
010000000000000001100000000001110000000100

.logic_tile 4 10
000010000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000000000000000000000000100000000
000000001110000000000000000101000000000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
000010100000000001000010100000001100001100110000000000
000001000000000001100000000000011111001100110000000000
000000000000000001100000011101011011000010010000000000
000000000000000000000010000011111111100100000000000000

.logic_tile 5 10
000000000001000101000010100111111111001000010000000000
000000000000101101100100000011101011100001000000000000
101000000001001000000000000111001010010101010110000000
000000000000000011000010100000010000010101010000000000
110000000000000000000010000011100000000000000000000000
110000000000000000000010100001100000111111110000000000
000000000000100101000111000101001110000011000000100000
000000000010000101100000000001101111110000000000000000
000000000000000000000000001000000000011001100100000000
000000000000000001000000000001001011100110010010000000
000000000000010000000010000101111000100010000000000000
000000000000100000000000001101011001001000100000000000
000010100000000001000111110000011010011010010000000000
000001000000000000000010000011001000100101100000000000
010000000000000000000000010000001111001100110100000000
000000000000000001000010000000001101001100110000000000

.logic_tile 6 10
000000000000000111100011100000001010110110100100000000
000000000000000000000100000101001100111001010000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000001111001100111001010100000000
110000000000000111000000001011001100110000000000000000
000000000100000111000000000011101100111001010100000000
000000000000000000100000000000001001111001010000000000
000000000000001011100000000001000001111001110100000000
000000000000000101100000000011001100110000110000000000
000000000010000001000000000101101100101000000100000000
000000000000000001000010000000000000101000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
110000000100000101000000011011101101101000010100000000
110000000000010000000011010011101111110100010000000000

.logic_tile 7 10
000000000000000001100110010001001010000100000000000000
000000000000000000000111010111101101000000000000000000
111000000000001000000000000011001110111001010000000000
100000000000001011000010101001101010111110110010000000
010000000000000000000111100101111100000000000000000000
110000000000000001000000000111101001000000100000000000
000001000000000000000000010001001110101000000000000100
000000100000000000000010011001110000000000000000000000
000000000000001000000000000011100000100000010001000001
000000000000000101000010000000101001100000010000000001
000000000001010001000110001001111000101011110100000000
000000000000100000000000000111011000111011110000000000
000000000000100101100110100000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000001000000000001111001100010000000000000000
000000000000001011000000000011101010100000010000000000

.logic_tile 8 10
000000000000000101000000001001001101000100000000000000
000000000000000000000000000101001001000000000011000001
101010000000001000000010100001111001101100000000000001
000001000000000101000010100011101001111100000000000000
010000000000001000000110101001100000011111100010000000
110000000000000001000100001001101111111111110001000101
000000000001000101000000000101100000000110000000000000
000000000000100000000000000001001100000000000000000000
000000000000001001000000001001100000111111110010000011
000000000000000011000000001001101111011111100000000001
000000000000000000000000000001101110010110100000000000
000000000000001001000000000101110000000001010000000000
000000000000001000000110011111001110001111110100000000
000000000000001011000010000111101100011111111000000000
110000000001010101000000001000000000010000100000000100
010000000000000000000000001001001010100000010001000000

.logic_tile 9 10
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000011101000000001100000010000000001
110000000000000000000000000101001000010000100000000100
000000100000010101100000001011000000010110100100000000
000001000010001101000000000101000000111111110001000000
000000000000001000000000000001001110010111110100000000
000000000000000011000000000000010000010111110001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000010000011111001111110100000000
000000000000000000000011000000001101001111110001000000
010010100001011000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
001100000000000000
010000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000001001101100000011000000000000000000100000000
000000000000000101000011001101000000000010000010000010
111000000000000001100110110000000000000000000000000000
000000000000000000100110010000000000000000000000000000
010000000000001000000011100001001111110011000000000000
010000000000000011000100000001001010110001000010000000
000000000000000001100010101101011001000011000000000000
000000000000000000000000000001111001110000000000000000
000000000000000000000000001101001110101011110010000000
000000000000000000000000000111000000101001010000000000
000010100000000000000000000111100000000000000100000000
000001000000000000000000000000100000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 11
000010000000000101000010100000000000000000100100000001
000000000000000000100110110000001001000000000000000000
111000000000000101000010100000000000000000000100000001
000000000000000000100110110001000000000010000000000001
110000000000001101000110100000000001000000100100000000
010000000000000111000010100000001001000000000000000011
000000000000000000000000000000011001001100110110000000
000000001010001101000000000000011000001100110000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000011010000000000000000000000100100
000000000000000000000000000000000000000000000100000001
000000000000100000000000001001000000000010000000000010
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000010000010
010000000000000000000000000101001010001000010000000000
000000000000000000000000001101101010100001000000000010

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000011100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000110000000000000000000000000000000
000010000000010000000000000000000000000000
001001000000100000000000000000000000000000

.logic_tile 4 11
000000000000001001100111100001100000000000000100000000
000000001010000011000100000000100000000001000001000000
111000000000001000000110000101100000000000000100000000
000000000000001011000000000000100000000001000000000000
000000000000000000000000000000000000000000000111000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110001000000000000000000110000000
000000000001010000000100000111000000000010000001000000
000000000000000101000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000111100000000001000001110000110000000000
000001000000000000100000000111101101111001110001000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000

.logic_tile 5 11
000001000000000000000000001000000000000000000100000000
000010101100000000000000001001000000000010000000000000
101000000000000000000000010000000001000000100100100000
000000000000000000010010000000001111000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001101000000000000100010
000000000000000000000000010000000000000000000100000000
000000000000000000000011010111000000000010000000000000
000000000000001101000000000000000000000000000100000000
000000000000001011100000000111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001101000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011010000100000100000001
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000100101000000000000000000000000000000000000
000001000001010000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000110001101000000101001010100000000
010000000000000101000110100001000000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000001100010100000000000000000000100000000
000000000000000000000010000011000000000010000000000000
101000000001010000000000000000000000000000100100000000
000000000000000111000000000000001010000000000000000000
010000000010000001000000000000001010000100000100000000
010000000000000001000010000000010000000000000000000001
000000000000000001000010111000011000010000000000000000
000000000000000001000011001101001001100000000000000001
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110001001001110000110100000000000
000000000000001011000000001101001111001111110000000000
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001010000000000000000000

.logic_tile 9 11
000000000000000111100110110011000000000000000100000000
000000000000000001100010000000000000000001000010000000
101000000000001011100110000001001100011110100000000000
000000000000000011000000000001111001101110000000000000
110001000000001011100000000001100000000000000100000000
110010000000000101000000000000000000000001000000000000
000000000000001000000000000001011110000110100000000000
000000000000000101000000001001011010001111110010000000
000000000000000001000000011101111000010010100000000000
000000000000000000000010011111011101110011110000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000010000000000000000000100100000000
000000000010000000000000000000001110000000000000000000
000000000000000000000110000000001010000100000100000000
000000001010000000000100000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000001111111100010110110100000000
000000000000000000000000000001111100111111110010000000
101000000000000000000000000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
100000000000000000
100000000000000001
000010000000010010
000001010000110000
001110000000000000
000001110000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000000110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000110000011111110111101010010000001
001000000000000000000000000000010000111101010000000100
111000000000000000000000001000000000100110010000000000
000000000000000000000000001011001001011001100000000010
010000000000000000000011100000011010000100000000000000
111000000000000000000000000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
001000000000000001000010001101000000000010000000000000
000000000000000001100000000011111110111111100000000000
001000000000000000000000000000111111111111100000000000
000000000000000011100110000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000110000001011100010100000000000000
001000000000000000000000000000110000010100000000000000
010000000000000000000000000000000000000000000100000000
001000000000000000000010000011000000000010000000000000

.logic_tile 2 12
010000000000001101000000000000000001000000001000000000
001000000000001111000010100000001000000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000001101000000000000001000110011000000100001
000000000001000000000000000101001000001100111000000001
001000000000000101000000000000000000110011000010000000
000000000000000101000000000101101000001100111000000000
001000000000000101000010100000000000110011000010000000
000000000000000000000000000101101000001100111010000001
001000000000000000000000000000000000110011000010000000
000000000000000000000000000001001000001100111000000001
001000000000000000000000000000000000110011000010000000
000000000000000000000000000000001000001100111000000001
001000000000000000000000000000001001110011000000100000
000000000000000000000000001000001000001100110000000001
001000000000000000000000001101000000110011000000000000

.ramt_tile 3 12
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000111101101011111011010010000000000
001001000000000101000110000101101000000000000000000000
111000000000001101000111111011000000000000000100000000
000000000001011111000011111111000000111111110000000000
010000000000000000000111011011111000101000000000000000
111000000000000000000111111011110000000000000000000000
000000000001000001100010001001011100000011110000000100
001000000000001001000100001111000000111100000000000000
000000000000001000000000010111000000000000000110000000
001001000000000111000011010000100000000001000001000100
000000000000000000000110010000001101001100110000000000
001000000000001111000010000000011010001100110000000000
000000000001010000000000011111001001000101000000000000
001000000110100101000011101101011001010000010000000000
010000000000001000000011101001011111001100000000000000
001000000000000011000011110101111000110000000000000000

.logic_tile 5 12
010000000000000011100000010011100000000000000000000000
001000000000000000100011010000100000000001000000000000
101000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000000011100000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
000000000000000000000000000111100000011001100000000000
001000000000000000000000000000001101011001100000000000
000000000000000000000111100000000000000000000100000000
001000000000000000000100000101000000000010000000000000
000000000000000000000111100000000000000000000100000100
001000000000000000000100000001000000000010000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 6 12
010000000000000111100000000000000001000000100100100000
001000000000000000000000000000001011000000000000000000
101000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000001000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010001000000010
000000100000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000100000
010000000001000000000000001000000000000000000100000000
011000000000000000000000000001000000000010000000100000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000010001000000000000000000000000000
001000000000001111000000000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000100000
000000000000000000000000000000011011001111110000000000
001000000000000000000000000000011010001111110010000000

.logic_tile 8 12
010000000001010000000010010001001100010010100000100000
001000000000000000000110001101111110110011110000000000
101001000000000000000111001011100000000000000000000000
000010100000000000000111100011100000101001010001100000
010000000000000101000010111000000000100000010000000000
011000000000000000100011011011001010010000100010000000
000000000000000001000010100000011010000100000110000000
001000000000000000000010000000000000000000000000000000
000010000000000001000010100001101101000111110000000000
001000000000000000000110001011101011011111110000100000
000001000000000001000000011000001110101001110000000000
001000100000000000000010001101001011010110110000000010
000000000000000001000000000101011010000001010000000000
001000000000000000000000000000110000000001010000000000
000000000000000000000000000001111100101000000000000000
001000001110000000000000000000110000101000000000000010

.logic_tile 9 12
010000000000000000000000010011101100010111100000100000
001010000000000111000011010001101111001011100000000000
101000000100000011100111001001001011000111110000100000
000000000000000000100010100111101100101111110000000000
010000000000000011100111001011011001010110000000100000
111000000000000001100100001101001001111111000000000000
000000000000000111000011100000000001000000100100000001
001000000000000000000000000000001001000000000000000101
000000001110000101000000000000000001000000100110000100
001000000000000000100000000000001010000000000010000000
000000000000000001100011000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
001000000000000001000000000101000000000010000000000010

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000001001111100010110000000000000
001000000000000111000000000111011100111111000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100100000
000000000100000000
000000000100000001
000000000101100001
000000000101110000
000000000100000000
000000000100010000
000010000000000000
000001010000000000
000011111000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000010000100000000
000000110100000000
000000000100000000
000000000100000000
101100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000101000000000000000001000000001000000000
001000000000000000000010100000001000000000000000001000
111000000000000101100000000101000001000000001000000000
000000000000001101000010100000001110000000000000000000
010000000000001111000010100111001000010010100100000000
011000000000000101000000001011101110101000010000000000
000000000000000000000010101111001101000001110100000000
001000000000001101000000000111011010000011010000000000
000000100000000000000000010000000000010110100000000000
001000000000000000000010101111000000101001010000000000
000000000000000000000000001001101110001001010000000000
001000000000000000000000001111111111101001010000000000
000000000000000101100110010001011110000010100100000000
001000000000000000000010000000010000000010100000000000
010000000000001000000000011101011010101010000000000000
001000000000000001000010000001111010101010100000000001

.logic_tile 2 13
010000001110000000000110010001001011100001010000000000
001000000000001001000011101101111001101001010000000000
111000000000001000000110110101011000000000010000000000
000000000000000001000010101101111001000000000000000000
010010000000001011100110111001000000010110100000000000
011000000000000001100010100101100000000000000000100000
000000000000000101100010100000011110000001010010000000
001000000000000000000010101011010000000010100000000000
000000001110000001000110000000000001001111000100000000
001000000000000000100100000000001000001111000010000010
000000000000000000000000000101011110101011110000000000
001000000000000000000000000101010000101001010000000100
000000001110000000000000001101011000110010110000000000
001000001000000000000000000101011010110000110010000000
010000000000000000000110001001011010000011000000000000
001000000000000000000100001101011100110000000010000000

.ramb_tile 3 13
010000000000100000000000000000000000000000
001000010001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000001000000010100011011000011010010000000000
001000000000001001000110100001001011000000000000000000
111000000000100101000000000000000001011001100000000000
000000000000010000100000001101001101100110010000000000
000000000001000000000110000000001110101010100000000000
001000000000100101000110111101000000010101010000000000
000000000000001000000111100011011111100000000000000000
001000000000000001000000001111011010000000000000000000
000000000000001001100010000101001100100001010110000001
001000000000000001000100001111011001100010110000000000
000000000000000101100011110101101110011010010000000000
001000000000000000100110100000101001011010010000000000
000000000000000111000110010000000000000000000000000000
001000000000000111100010000000000000000000000000000000
010000000000000001100110011111111101000000010000000000
001000000000000000000011101111011100000000000000000000

.logic_tile 5 13
010000000000000000000010101000011100010101010000000000
001000000000000000010100001111000000101010100000000000
101000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000001010000100000100100000
001000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000100100100000
001000000010000000100000000000001001000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000000100000
000000000000000111100000000001100000000000000100000000
001000000000000000100000000000000000000001000000100000
000000000000000000000000001011111110000011110000000000
001000000000000000000000001111000000111100000000000000
000000000000001000000010100101100000000000000100000000
001000000000000111000000000000000000000001000000100000

.logic_tile 6 13
010010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000011100000100000100000000
001000000000101001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010100000000001000000100000000000
111000000000000011000000000000001011000000000000000000
000000000000000000000110000000001000000100000100000000
001000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000001010000000110101001011000000011110010000000
001000000000000111000010100001101011000011010000000100
101000000000001101100000000001111010101000000000000000
000000000000001001000011100000100000101000000010000000
010000000000000000000110001000000000000000000100000000
011000000000000000000100001011000000000010000010000000
000000000000000011100000001000000000000110000000000000
001000000000000000100010000001001001001001000010000100
000000001100000001000000000111000000000000000100000000
001000000000000000000000000000000000000001000010000000
000000000000000000000010000000000000000000100100000000
001000001010000000000010000000001100000000000010000000
000000000000000000000000000000011010000100000100000000
001000000000000001000000000000010000000000000010000000
000000000000100000000000001001000001101001010000000000
001000000001000000000011001111001101110110110000000001

.logic_tile 9 13
010000000000001000000000010000000000000000000000000000
001000000000000011000011110000000000000000000000000000
101000000000001000000010100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000001000000000000000111000000000000000100000000
011000000000000000000000000000100000000001000000000000
000000100000000000000000000000000000000000000000000000
001001001010000000000011100000000000000000000000000000
000000000000000000000000000001111101100010110000000001
001000000000000000000000000001111000010110110000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010101100000000000000100000100
001000001000000000000010110000100000000001000000000000
000000000000000001000000000000011110000100000100000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010010100000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000001000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000111100000000011100001001001000100000000
000000000000000000100000001011101011001111000011000000
010000000000000111000111000011011010111100100110000000
111000000000000000100100000000111110111100100000000000
000000000000000111100111110101111010000010100000000000
001000000000000000100110000000100000000010100000000000
000000000000000000000111101001001101000101010110000000
001000000000000000000100001111111110000110100000000000
000000000000000111100000000101111111010001110100000000
001000000000000000100011101011101100110100010000000000
000000000001010111100000001001101101100100000000000000
001000000000100000100000001101011110111100000000000000
000000000000000011100111100111101010101100010100000001
001000000000000000100100001001001101111100110000000010

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100000000000
001000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100111100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000101000001001001000000000000
000000000000000000000000000000101011001001000000100000
000000000000000000000000000000011110010100000100000000
000000000000000000000000001001000000101000000000000010
010000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 2 14
100000000000000000000000000101111010111110100000000000
000000000000000000000000000101100000111111110010100000
111000000000000111000000001101011010111111110000000001
000000000000000000000000001101001101100100000000000000
010000000000000111000000000011011011101010110000100000
100000000000000000000000000101111010010101010000000000
000000000000001101000000010000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000000000000000000000010110000011011101100000000000000
000000000000000000000110001111011010011100000000100000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000011000001010000100100000000
000000000000000000000000000000101000010000100000000010

.ramt_tile 3 14
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010101011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000001000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000011100000000101100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000010
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000010011100000011001100100000000
000000000000000000000011100000001110011001100000000000
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011001100100000000
000000000000001001000000000011001101100110010000000000
000100000000000111100010001000000000100110010100000000
000100000000000000000100000111001111011001100000000000
000000000000000111000011101000000000011001100100000000
000000000000000000100100000101001101100110010000000000
000000001010000111000111100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000000000000001000000000111000001011001100100000000
000000000001000000100000000000101010011001100000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010001000000000000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000001000000000010011101110011110100000000000
000000000000000011000010100101001011101110000000000000
101000000000000000000111000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
110000000000000101000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110011000000000010000000000000
000000000000000001000010010001111010011111110000000000
000000000000000000000011011001111000001111010000000000
000000000000000001100000000000001110000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000010000001000101
000000000000000000000000000000000000000000000011100110

.logic_tile 9 14
000000000000000000000111000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
101000000000001000000011100000000000000000100100000000
000000000000000011000000000000001001000000000000000001
110000000000001001000000011111001010000110100000000000
010000000000000011000011000001111110001111110000000000
000000000000000001000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110110011000000000000000110000000
000000000000000001000111010000100000000001000000100000
000000000000000000000010000000001100000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000001100000010101011001011110100000000000
000000000000000000000011100101011011101111110000000000
010000000000000000000000001101101001110011110000000000
000000000110000000000000001011011011100001010000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000010010
000001010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000110000100000000
000000000000000000000000000000101100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
100000000000100000000110100001100000000000001000000000
000000000001000000000010100000100000000000000000001000
111010000000000000000110010001111110001100111000000000
000001000000000101000011100000111101110011000000000000
010000000000000000000111111101101000110011000000000000
110000000000000000000010001001000000001100110000000000
000000000000001000000000010000000001001111000000000000
000000000000000001000010000000001011001111000000000000
000000000000000001100110001101011100000110000100000000
000000000000000000000000000001101001000111000000000000
000000000000000001100000001000000001100000010000000000
000000000000000000100000001101001010010000100000000000
000000000000100000000000000011101101000110100100000000
000000000001010000000000001001001000000001010000000000
010000000000000000000110000000000000001111000000000000
000000000000000000000000000000001001001111000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000001010000001010100000000
000000000000000000000000000101000000000010100001100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000100101000010100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000011000011010010001110100000000
000000000000000000000011011101001000100010110010000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000001111011110101010110000000
000000000000100000000000001101011010111001010000000000
000000000000000000000000000101011011011001010100000000
000000000000000000000000001001101011010110010000000100

.logic_tile 9 15
000000000000000000000000010101011010011110100100000001
000000000000000000000011110011101111111111110000000000
101000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000010101101111110110110100100000000
000000000000000111000010101101111110111111110000000010
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010001000000000001111101011101111110100000000
000000000000000011000000000001101110001111110000000010
000000000000001000000111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000001000000011100000000000000000000000000000
010000000000001001000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001010000010000
001100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001000000010010000010
000000000000000101000000000000001111000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101001000000000000001
000000000000000000000010110000001111001000000000100000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000111111110000000000
000000000000000000000000000101100000010110100000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010110000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001000
100000000000000000
000000000000000001
000000000000001100
000000000000000100
001100011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
001000000000000000
000000000000000000
000000000001100001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000001111000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 41 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 42 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 43 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 44 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 51 i_smi_a1_SB_LUT4_I1_O[0]
.sym 52 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 53 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 54 smi_ctrl_ins.int_cnt_09[5]
.sym 125 lvds_rx_09_inst.o_fifo_data[31]
.sym 177 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 178 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 179 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 180 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 181 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 183 i_smi_a1_SB_LUT4_I1_O[1]
.sym 184 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 186 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 188 smi_ctrl_ins.int_cnt_09[4]
.sym 191 $PACKER_VCC_NET
.sym 255 i_smi_a1_SB_LUT4_I1_O[2]
.sym 294 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 295 w_rx_24_fifo_pull
.sym 296 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 328 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 407 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 408 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 409 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 410 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 411 w_smi_data_output[6]
.sym 412 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 437 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 440 w_rx_09_fifo_pulled_data[14]
.sym 460 $PACKER_VCC_NET
.sym 485 lvds_clock
.sym 521 i_smi_a2_SB_LUT4_I1_O[1]
.sym 522 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 523 smi_ctrl_ins.int_cnt_24[4]
.sym 524 smi_ctrl_ins.int_cnt_24[5]
.sym 525 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 552 w_rx_24_fifo_empty
.sym 596 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 633 w_rx_24_fifo_data[9]
.sym 634 w_rx_24_fifo_data[14]
.sym 635 w_rx_24_fifo_data[12]
.sym 636 w_rx_24_fifo_data[11]
.sym 637 w_rx_24_fifo_data[10]
.sym 638 w_rx_24_fifo_data[8]
.sym 639 w_rx_24_fifo_data[13]
.sym 640 w_rx_24_fifo_data[7]
.sym 666 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 668 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 746 w_rx_24_fifo_data[4]
.sym 749 w_rx_24_fifo_data[5]
.sym 750 w_rx_24_fifo_data[2]
.sym 751 w_rx_24_fifo_data[3]
.sym 752 w_rx_24_fifo_data[6]
.sym 779 w_rx_24_fifo_push
.sym 783 w_rx_24_fifo_data[10]
.sym 801 w_rx_24_fifo_data[7]
.sym 803 w_lvds_rx_09_d1
.sym 827 w_lvds_rx_09_d1
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 w_rx_24_fifo_data[16]
.sym 862 w_rx_24_fifo_data[20]
.sym 863 w_rx_24_fifo_data[22]
.sym 864 w_rx_24_fifo_data[18]
.sym 865 w_rx_24_fifo_data[28]
.sym 866 w_rx_24_fifo_data[26]
.sym 867 w_rx_24_fifo_data[24]
.sym 893 w_rx_24_fifo_data[6]
.sym 897 w_rx_24_fifo_data[2]
.sym 935 w_rx_24_fifo_data[4]
.sym 936 $PACKER_VCC_NET
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 968 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 976 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 977 w_rx_24_fifo_data[0]
.sym 981 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1003 w_rx_24_fifo_data[16]
.sym 1013 w_rx_24_fifo_data[28]
.sym 1088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1090 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1091 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 1092 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 1093 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1143 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1147 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 1165 w_lvds_rx_24_d1
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1203 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1204 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1205 lvds_rx_24_inst.r_state_if[1]
.sym 1206 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1208 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1209 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1228 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 1239 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 1260 w_lvds_rx_09_d0
.sym 1277 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 1319 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 1320 lvds_rx_24_inst.r_phase_count[1]
.sym 1321 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 1322 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 1323 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1348 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 1360 $PACKER_VCC_NET
.sym 1391 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1416 $PACKER_VCC_NET
.sym 1434 lvds_rx_24_inst.r_phase_count[0]
.sym 1435 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1436 w_rx_24_fifo_data[1]
.sym 1474 $PACKER_VCC_NET
.sym 1547 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 1808 i_smi_a1_SB_LUT4_I1_O[3]
.sym 1879 lvds_rx_09_inst.o_fifo_data[31]
.sym 1880 lvds_rx_09_inst.o_fifo_data[29]
.sym 1881 lvds_rx_09_inst.o_fifo_data[21]
.sym 1882 lvds_rx_09_inst.o_fifo_data[23]
.sym 1883 lvds_rx_09_inst.o_fifo_data[19]
.sym 1884 lvds_rx_09_inst.o_fifo_data[27]
.sym 1885 lvds_rx_09_inst.o_fifo_data[25]
.sym 1932 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1936 i_smi_soe_se$rename$0
.sym 1943 i_smi_soe_se$rename$0
.sym 1950 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1972 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 1973 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1975 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 1979 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 1984 smi_ctrl_ins.int_cnt_09[5]
.sym 1987 i_smi_soe_se$rename$0
.sym 1988 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2001 $nextpnr_ICESTORM_LC_19$O
.sym 2004 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2007 $nextpnr_ICESTORM_LC_20$I3
.sym 2010 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2017 $nextpnr_ICESTORM_LC_20$I3
.sym 2023 smi_ctrl_ins.int_cnt_09[5]
.sym 2026 i_smi_soe_se$rename$0
.sym 2032 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 2033 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2034 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 2035 i_smi_soe_se$rename$0
.sym 2049 r_counter[0]_$glb_clk
.sym 2050 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2064 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2065 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2066 lvds_rx_09_inst.o_fifo_data[18]
.sym 2067 lvds_rx_09_inst.o_fifo_data[22]
.sym 2068 lvds_rx_09_inst.o_fifo_data[20]
.sym 2069 lvds_rx_09_inst.o_fifo_data[16]
.sym 2070 lvds_rx_09_inst.o_fifo_data[17]
.sym 2085 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2092 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2113 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2118 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2123 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2124 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2126 w_rx_24_fifo_pull
.sym 2129 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2136 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2153 i_smi_soe_se$rename$0
.sym 2154 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 2155 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2156 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2157 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2158 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2159 i_smi_soe_se$rename$0
.sym 2161 $PACKER_VCC_NET
.sym 2162 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2163 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 2164 smi_ctrl_ins.int_cnt_09[4]
.sym 2165 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2178 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2184 $nextpnr_ICESTORM_LC_10$O
.sym 2187 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 2190 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 2192 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2196 $nextpnr_ICESTORM_LC_11$I3
.sym 2198 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2202 $nextpnr_ICESTORM_LC_11$COUT
.sym 2204 $PACKER_VCC_NET
.sym 2206 $nextpnr_ICESTORM_LC_11$I3
.sym 2209 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2210 i_smi_soe_se$rename$0
.sym 2212 $nextpnr_ICESTORM_LC_11$COUT
.sym 2215 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2216 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2217 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2224 smi_ctrl_ins.int_cnt_09[4]
.sym 2227 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2228 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2229 i_smi_soe_se$rename$0
.sym 2231 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 2232 r_counter[0]_$glb_clk
.sym 2233 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2234 lvds_rx_09_inst.o_fifo_data[24]
.sym 2235 lvds_rx_09_inst.o_fifo_data[28]
.sym 2236 lvds_rx_09_inst.o_fifo_data[15]
.sym 2237 lvds_rx_09_inst.o_fifo_data[26]
.sym 2238 lvds_rx_09_inst.o_fifo_data[11]
.sym 2239 lvds_rx_09_inst.o_fifo_data[14]
.sym 2240 lvds_rx_09_inst.o_fifo_data[30]
.sym 2241 lvds_rx_09_inst.o_fifo_data[13]
.sym 2248 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 2254 w_smi_data_output[6]
.sym 2255 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2257 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2258 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2259 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2260 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2261 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2262 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2264 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2268 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 2269 lvds_rx_09_inst.o_fifo_data[9]
.sym 2270 w_smi_data_output[6]
.sym 2271 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2272 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2288 io_pmod[2]$SB_IO_IN
.sym 2289 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2290 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2291 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2293 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2294 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2295 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2296 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2297 i_smi_soe_se$rename$0
.sym 2298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2299 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2302 smi_ctrl_ins.int_cnt_09[5]
.sym 2303 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 2305 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2308 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2309 smi_ctrl_ins.int_cnt_09[4]
.sym 2313 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2320 smi_ctrl_ins.int_cnt_09[4]
.sym 2321 io_pmod[2]$SB_IO_IN
.sym 2322 smi_ctrl_ins.int_cnt_09[5]
.sym 2323 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2326 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2329 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2332 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 2333 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2334 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2335 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2344 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2356 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2357 i_smi_soe_se$rename$0
.sym 2359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2362 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2363 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2364 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2365 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2366 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2370 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 2372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 2373 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2375 w_rx_09_fifo_full
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2381 rx_09_fifo.wr_addr[0]
.sym 2382 io_pmod[2]$SB_IO_IN
.sym 2383 i_smi_soe_se$rename$0
.sym 2384 i_smi_soe_se$rename$0
.sym 2385 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2386 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2393 w_rx_24_fifo_pull
.sym 2395 smi_ctrl_ins.int_cnt_09[4]
.sym 2398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2399 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2406 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2409 w_rx_24_fifo_pull
.sym 2413 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2416 i_smi_soe_se$rename$0
.sym 2424 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2425 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 2426 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2427 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2428 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2429 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2433 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2434 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2436 $PACKER_VCC_NET
.sym 2437 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2443 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2446 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2448 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2453 i_smi_soe_se$rename$0
.sym 2454 $nextpnr_ICESTORM_LC_12$O
.sym 2456 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2460 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 2463 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2466 $nextpnr_ICESTORM_LC_13$I3
.sym 2469 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2472 $nextpnr_ICESTORM_LC_13$COUT
.sym 2475 $PACKER_VCC_NET
.sym 2476 $nextpnr_ICESTORM_LC_13$I3
.sym 2479 i_smi_soe_se$rename$0
.sym 2480 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2482 $nextpnr_ICESTORM_LC_13$COUT
.sym 2485 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2487 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2491 i_smi_soe_se$rename$0
.sym 2492 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2493 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2494 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2497 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2498 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2499 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 2500 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2501 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2502 r_counter[0]_$glb_clk
.sym 2503 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2504 lvds_rx_09_inst.o_fifo_data[7]
.sym 2505 lvds_rx_09_inst.o_fifo_data[10]
.sym 2506 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2507 lvds_rx_09_inst.o_fifo_data[6]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 2509 lvds_rx_09_inst.o_fifo_data[9]
.sym 2510 lvds_rx_09_inst.o_fifo_data[12]
.sym 2511 lvds_rx_09_inst.o_fifo_data[8]
.sym 2516 w_rx_09_fifo_pulled_data[28]
.sym 2517 w_rx_09_fifo_full
.sym 2518 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2522 rx_09_fifo.rd_addr[3]
.sym 2523 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2525 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2526 rx_09_fifo.rd_addr[4]
.sym 2528 w_lvds_rx_09_d1
.sym 2529 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2531 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2532 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2533 lvds_rx_09_inst.o_fifo_data[12]
.sym 2537 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2539 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2559 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2561 smi_ctrl_ins.int_cnt_24[4]
.sym 2562 smi_ctrl_ins.int_cnt_24[5]
.sym 2563 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2564 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2565 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2566 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2569 w_rx_24_fifo_empty
.sym 2570 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2571 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2572 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2578 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2581 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2585 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2589 $nextpnr_ICESTORM_LC_17$O
.sym 2591 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2595 $nextpnr_ICESTORM_LC_18$I3
.sym 2598 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2605 $nextpnr_ICESTORM_LC_18$I3
.sym 2608 w_rx_24_fifo_empty
.sym 2609 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2610 smi_ctrl_ins.int_cnt_24[5]
.sym 2611 smi_ctrl_ins.int_cnt_24[4]
.sym 2615 smi_ctrl_ins.int_cnt_24[5]
.sym 2621 smi_ctrl_ins.int_cnt_24[4]
.sym 2626 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2627 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2629 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2632 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2633 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2634 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2636 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2637 r_counter[0]_$glb_clk
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2640 $io_pmod[5]$iobuf_i
.sym 2641 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2643 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2644 w_rx_09_fifo_data[0]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2649 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2657 rx_09_fifo.wr_addr[7]
.sym 2659 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2662 rx_09_fifo.wr_addr[3]
.sym 2663 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 2664 w_rx_24_fifo_data[13]
.sym 2665 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2667 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2668 w_rx_24_fifo_data[9]
.sym 2670 w_rx_24_fifo_data[14]
.sym 2671 w_rx_24_fifo_pull
.sym 2672 w_rx_24_fifo_data[12]
.sym 2674 w_rx_24_fifo_data[11]
.sym 2686 w_rx_24_fifo_data[14]
.sym 2694 $PACKER_VCC_NET
.sym 2697 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2698 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2703 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2707 i_smi_soe_se$rename$0
.sym 2710 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2711 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2713 smi_ctrl_ins.int_cnt_24[5]
.sym 2720 smi_ctrl_ins.int_cnt_24[4]
.sym 2724 $nextpnr_ICESTORM_LC_0$O
.sym 2727 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2730 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2732 $PACKER_VCC_NET
.sym 2733 smi_ctrl_ins.int_cnt_24[4]
.sym 2737 $PACKER_VCC_NET
.sym 2738 smi_ctrl_ins.int_cnt_24[5]
.sym 2740 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2744 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2745 smi_ctrl_ins.int_cnt_24[4]
.sym 2746 $PACKER_VCC_NET
.sym 2750 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2751 i_smi_soe_se$rename$0
.sym 2752 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2755 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2756 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2758 i_smi_soe_se$rename$0
.sym 2761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2763 i_smi_soe_se$rename$0
.sym 2764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2771 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2772 r_counter[0]_$glb_clk
.sym 2773 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2774 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2776 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2778 w_rx_24_fifo_data[15]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2783 w_rx_09_fifo_data[0]
.sym 2786 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 2787 rx_09_fifo.rd_addr[0]
.sym 2790 $PACKER_VCC_NET
.sym 2794 w_rx_09_fifo_pulled_data[15]
.sym 2795 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2798 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 2800 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2801 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2805 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2806 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2808 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2817 w_rx_24_fifo_data[0]
.sym 2829 w_rx_24_fifo_data[12]
.sym 2830 w_rx_24_fifo_data[11]
.sym 2831 w_rx_24_fifo_data[10]
.sym 2835 w_rx_24_fifo_data[9]
.sym 2838 w_rx_24_fifo_data[5]
.sym 2840 w_rx_24_fifo_data[8]
.sym 2841 w_rx_24_fifo_data[6]
.sym 2849 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2850 w_rx_24_fifo_data[7]
.sym 2861 w_rx_24_fifo_data[7]
.sym 2862 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2867 w_rx_24_fifo_data[12]
.sym 2869 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2874 w_rx_24_fifo_data[10]
.sym 2878 w_rx_24_fifo_data[9]
.sym 2881 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2884 w_rx_24_fifo_data[8]
.sym 2886 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2891 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2892 w_rx_24_fifo_data[6]
.sym 2897 w_rx_24_fifo_data[11]
.sym 2898 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2903 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2905 w_rx_24_fifo_data[5]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2909 w_rx_24_fifo_data[8]
.sym 2910 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2912 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2913 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2914 w_rx_24_fifo_data[17]
.sym 2915 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 2916 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2924 w_rx_24_fifo_pull
.sym 2928 i_smi_soe_se$rename$0
.sym 2931 w_rx_24_fifo_data[5]
.sym 2932 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2934 w_rx_24_fifo_data[26]
.sym 2936 w_rx_24_fifo_data[24]
.sym 2938 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2941 w_rx_24_fifo_pull
.sym 2946 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2947 w_rx_24_fifo_data[5]
.sym 2948 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2962 w_rx_24_fifo_data[4]
.sym 2966 w_rx_24_fifo_data[2]
.sym 2967 w_rx_24_fifo_data[3]
.sym 2973 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2983 w_rx_24_fifo_data[1]
.sym 2984 w_rx_24_fifo_data[0]
.sym 2995 w_rx_24_fifo_data[2]
.sym 2997 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3013 w_rx_24_fifo_data[3]
.sym 3014 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3019 w_rx_24_fifo_data[0]
.sym 3021 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3026 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3027 w_rx_24_fifo_data[1]
.sym 3031 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3033 w_rx_24_fifo_data[4]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3044 w_rx_24_fifo_data[30]
.sym 3045 w_rx_24_fifo_data[19]
.sym 3046 w_rx_24_fifo_data[25]
.sym 3047 w_rx_24_fifo_data[29]
.sym 3048 w_rx_24_fifo_data[23]
.sym 3049 w_rx_24_fifo_data[27]
.sym 3050 w_rx_24_fifo_data[31]
.sym 3051 w_rx_24_fifo_data[21]
.sym 3057 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 3059 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3068 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3069 w_rx_24_fifo_data[1]
.sym 3071 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3075 w_rx_24_fifo_data[3]
.sym 3077 rx_24_fifo.wr_addr[4]
.sym 3079 w_rx_24_fifo_data[0]
.sym 3099 w_rx_24_fifo_data[14]
.sym 3100 w_rx_24_fifo_data[22]
.sym 3104 w_rx_24_fifo_data[24]
.sym 3107 w_rx_24_fifo_data[20]
.sym 3113 w_rx_24_fifo_data[16]
.sym 3119 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3125 w_rx_24_fifo_data[18]
.sym 3127 w_rx_24_fifo_data[26]
.sym 3130 w_rx_24_fifo_data[14]
.sym 3132 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3142 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3145 w_rx_24_fifo_data[18]
.sym 3148 w_rx_24_fifo_data[20]
.sym 3151 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3154 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3156 w_rx_24_fifo_data[16]
.sym 3160 w_rx_24_fifo_data[26]
.sym 3161 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3166 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3169 w_rx_24_fifo_data[24]
.sym 3172 w_rx_24_fifo_data[22]
.sym 3173 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3176 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3177 lvds_clock_buf
.sym 3178 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3180 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3181 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3182 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3183 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3185 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3186 w_rx_09_fifo_push
.sym 3197 w_rx_24_fifo_data[20]
.sym 3199 w_rx_24_fifo_data[22]
.sym 3201 w_rx_24_fifo_data[18]
.sym 3205 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3207 rx_24_fifo.wr_addr[5]
.sym 3222 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3232 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3234 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3237 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3242 w_lvds_rx_24_d1
.sym 3245 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3260 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3277 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3279 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3283 w_lvds_rx_24_d1
.sym 3285 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3307 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3308 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3311 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3314 rx_24_fifo.wr_addr[2]
.sym 3315 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3316 rx_24_fifo.wr_addr[6]
.sym 3317 rx_24_fifo.wr_addr_gray[5]
.sym 3318 rx_24_fifo.wr_addr[4]
.sym 3319 rx_24_fifo.wr_addr[3]
.sym 3320 rx_24_fifo.wr_addr[7]
.sym 3321 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3329 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3331 w_rx_09_fifo_push
.sym 3333 rx_24_fifo.rd_addr[5]
.sym 3337 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3338 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3339 rx_24_fifo.wr_addr[4]
.sym 3340 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3343 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3344 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3346 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3348 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3349 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3355 $PACKER_VCC_NET
.sym 3359 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3361 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3367 w_lvds_rx_09_d0
.sym 3368 w_lvds_rx_09_d1
.sym 3369 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3372 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3373 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3374 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3375 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3378 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3380 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3382 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3391 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3396 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3398 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3400 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3412 w_lvds_rx_09_d0
.sym 3413 w_lvds_rx_09_d1
.sym 3414 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3415 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3418 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3419 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3420 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3421 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3424 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3425 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3427 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3431 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3446 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3450 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3451 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3452 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3453 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 3454 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 3455 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3456 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3461 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3462 rx_24_fifo.wr_addr[7]
.sym 3464 rx_24_fifo.wr_addr_gray[5]
.sym 3466 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3467 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3472 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3478 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3480 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3481 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3482 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3486 w_rx_24_fifo_push
.sym 3492 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3505 lvds_rx_24_inst.r_state_if[1]
.sym 3513 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3514 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3516 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3519 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3523 w_rx_24_fifo_push
.sym 3525 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3529 lvds_rx_24_inst.r_state_if[1]
.sym 3532 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3536 w_rx_24_fifo_push
.sym 3538 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3541 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3543 lvds_rx_24_inst.r_state_if[1]
.sym 3550 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3553 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3560 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3561 lvds_rx_24_inst.r_state_if[1]
.sym 3562 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3572 lvds_rx_24_inst.r_state_if[1]
.sym 3574 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3577 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3585 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3586 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3587 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3588 rx_24_fifo.wr_addr[0]
.sym 3589 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3590 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3591 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 3603 rx_24_fifo.wr_addr[5]
.sym 3609 w_rx_24_fifo_data[1]
.sym 3611 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3612 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3613 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3617 w_lvds_rx_09_d0
.sym 3638 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3639 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3641 lvds_rx_24_inst.r_phase_count[0]
.sym 3642 w_lvds_rx_24_d1
.sym 3643 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3645 w_lvds_rx_24_d0
.sym 3646 $PACKER_VCC_NET
.sym 3648 lvds_rx_24_inst.r_state_if[1]
.sym 3649 lvds_rx_24_inst.r_phase_count[0]
.sym 3652 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3655 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3662 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3663 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3664 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3665 lvds_rx_24_inst.r_phase_count[1]
.sym 3667 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3669 $nextpnr_ICESTORM_LC_4$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3682 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3683 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3684 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_24_inst.r_phase_count[1]
.sym 3689 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3690 lvds_rx_24_inst.r_phase_count[0]
.sym 3691 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3694 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3700 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3701 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3702 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3703 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3707 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3709 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3712 w_lvds_rx_24_d1
.sym 3713 lvds_rx_24_inst.r_state_if[1]
.sym 3714 w_lvds_rx_24_d0
.sym 3715 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3719 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3720 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3721 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3726 w_rx_09_fifo_data[1]
.sym 3732 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3734 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3736 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 3754 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3774 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3778 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3783 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3786 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3800 w_lvds_rx_24_d0
.sym 3831 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3836 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3837 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3841 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3844 w_lvds_rx_24_d0
.sym 3851 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3855 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3856 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3857 lvds_rx_09_inst.r_phase_count[1]
.sym 3858 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3859 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3860 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3861 lvds_rx_09_inst.r_phase_count[0]
.sym 3867 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3869 $PACKER_VCC_NET
.sym 3870 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3878 i_smi_a1$SB_IO_IN
.sym 3880 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3918 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3928 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3934 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3959 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3960 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3986 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3987 lvds_clock_buf
.sym 3988 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3994 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3996 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4006 $PACKER_VCC_NET
.sym 4010 w_rx_24_fifo_push
.sym 4020 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4157 o_shdn_tx_lna$SB_IO_OUT
.sym 4248 io_pmod[7]$SB_IO_IN
.sym 4249 io_pmod[6]$SB_IO_IN
.sym 4254 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4256 w_rx_09_fifo_full
.sym 4282 lvds_rx_09_inst.o_fifo_data[23]
.sym 4292 lvds_rx_09_inst.o_fifo_data[27]
.sym 4294 lvds_rx_09_inst.o_fifo_data[17]
.sym 4297 lvds_rx_09_inst.o_fifo_data[21]
.sym 4299 lvds_rx_09_inst.o_fifo_data[19]
.sym 4303 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4304 lvds_rx_09_inst.o_fifo_data[29]
.sym 4309 lvds_rx_09_inst.o_fifo_data[25]
.sym 4312 lvds_rx_09_inst.o_fifo_data[29]
.sym 4315 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4321 lvds_rx_09_inst.o_fifo_data[27]
.sym 4325 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4326 lvds_rx_09_inst.o_fifo_data[19]
.sym 4330 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4331 lvds_rx_09_inst.o_fifo_data[21]
.sym 4336 lvds_rx_09_inst.o_fifo_data[17]
.sym 4339 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4342 lvds_rx_09_inst.o_fifo_data[25]
.sym 4344 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4349 lvds_rx_09_inst.o_fifo_data[23]
.sym 4351 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4382 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4385 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4386 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 4412 lvds_rx_09_inst.o_fifo_data[29]
.sym 4419 w_rx_09_fifo_push
.sym 4420 lvds_rx_09_inst.o_fifo_data[21]
.sym 4422 lvds_rx_09_inst.o_fifo_data[23]
.sym 4425 lvds_rx_09_inst.o_fifo_data[19]
.sym 4427 lvds_rx_09_inst.o_fifo_data[27]
.sym 4429 lvds_rx_09_inst.o_fifo_data[25]
.sym 4431 w_rx_09_fifo_push
.sym 4443 smi_ctrl_ins.int_cnt_09[4]
.sym 4444 $PACKER_VCC_NET
.sym 4447 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4449 smi_ctrl_ins.int_cnt_09[5]
.sym 4452 lvds_rx_09_inst.o_fifo_data[15]
.sym 4453 lvds_rx_09_inst.o_fifo_data[18]
.sym 4455 lvds_rx_09_inst.o_fifo_data[14]
.sym 4456 lvds_rx_09_inst.o_fifo_data[16]
.sym 4457 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4471 lvds_rx_09_inst.o_fifo_data[20]
.sym 4474 $nextpnr_ICESTORM_LC_1$O
.sym 4477 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4482 $PACKER_VCC_NET
.sym 4483 smi_ctrl_ins.int_cnt_09[4]
.sym 4484 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4487 $PACKER_VCC_NET
.sym 4488 smi_ctrl_ins.int_cnt_09[5]
.sym 4490 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4493 lvds_rx_09_inst.o_fifo_data[16]
.sym 4495 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4499 lvds_rx_09_inst.o_fifo_data[20]
.sym 4502 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4507 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4508 lvds_rx_09_inst.o_fifo_data[18]
.sym 4512 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4513 lvds_rx_09_inst.o_fifo_data[14]
.sym 4517 lvds_rx_09_inst.o_fifo_data[15]
.sym 4519 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[16]
.sym 4525 w_rx_09_fifo_pulled_data[17]
.sym 4526 w_rx_09_fifo_pulled_data[18]
.sym 4527 w_rx_09_fifo_pulled_data[19]
.sym 4528 w_rx_09_fifo_pulled_data[20]
.sym 4529 w_rx_09_fifo_pulled_data[21]
.sym 4530 w_rx_09_fifo_pulled_data[22]
.sym 4531 w_rx_09_fifo_pulled_data[23]
.sym 4542 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4545 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4547 smi_ctrl_ins.int_cnt_09[4]
.sym 4548 rx_09_fifo.wr_addr[5]
.sym 4549 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4550 rx_09_fifo.wr_addr[0]
.sym 4553 i_smi_a3$SB_IO_IN
.sym 4555 lvds_rx_09_inst.o_fifo_data[29]
.sym 4558 i_smi_a3$SB_IO_IN
.sym 4565 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4566 lvds_rx_09_inst.o_fifo_data[12]
.sym 4568 lvds_rx_09_inst.o_fifo_data[26]
.sym 4569 lvds_rx_09_inst.o_fifo_data[22]
.sym 4577 lvds_rx_09_inst.o_fifo_data[11]
.sym 4582 lvds_rx_09_inst.o_fifo_data[28]
.sym 4589 lvds_rx_09_inst.o_fifo_data[24]
.sym 4591 lvds_rx_09_inst.o_fifo_data[9]
.sym 4596 lvds_rx_09_inst.o_fifo_data[13]
.sym 4598 lvds_rx_09_inst.o_fifo_data[22]
.sym 4600 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4604 lvds_rx_09_inst.o_fifo_data[26]
.sym 4605 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4610 lvds_rx_09_inst.o_fifo_data[13]
.sym 4612 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4617 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4618 lvds_rx_09_inst.o_fifo_data[24]
.sym 4624 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4625 lvds_rx_09_inst.o_fifo_data[9]
.sym 4628 lvds_rx_09_inst.o_fifo_data[12]
.sym 4629 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4634 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4635 lvds_rx_09_inst.o_fifo_data[28]
.sym 4640 lvds_rx_09_inst.o_fifo_data[11]
.sym 4641 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[24]
.sym 4648 w_rx_09_fifo_pulled_data[25]
.sym 4649 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4650 w_rx_09_fifo_pulled_data[27]
.sym 4651 w_rx_09_fifo_pulled_data[28]
.sym 4652 w_rx_09_fifo_pulled_data[29]
.sym 4653 w_rx_09_fifo_pulled_data[30]
.sym 4654 w_rx_09_fifo_pulled_data[31]
.sym 4662 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4666 w_rx_09_fifo_pulled_data[16]
.sym 4667 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4670 lvds_rx_09_inst.o_fifo_data[12]
.sym 4671 rx_09_fifo.rd_addr[4]
.sym 4672 lvds_rx_09_inst.o_fifo_data[15]
.sym 4673 rx_09_fifo.rd_addr[3]
.sym 4674 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4675 w_rx_09_fifo_pulled_data[0]
.sym 4676 lvds_rx_09_inst.o_fifo_data[11]
.sym 4677 io_pmod[7]$SB_IO_IN
.sym 4678 lvds_rx_09_inst.o_fifo_data[14]
.sym 4680 w_rx_09_fifo_pulled_data[12]
.sym 4681 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 4682 lvds_rx_09_inst.o_fifo_data[13]
.sym 4688 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4689 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4690 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4691 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4692 w_rx_09_fifo_pulled_data[20]
.sym 4693 w_rx_09_fifo_pulled_data[21]
.sym 4694 w_rx_09_fifo_pulled_data[22]
.sym 4697 i_smi_soe_se$rename$0
.sym 4698 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 4699 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4700 w_rx_24_fifo_pull
.sym 4701 w_rx_09_fifo_pulled_data[28]
.sym 4702 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4703 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4704 w_rx_09_fifo_pulled_data[12]
.sym 4706 w_rx_09_fifo_push
.sym 4708 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4710 w_rx_09_fifo_pulled_data[30]
.sym 4711 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 4712 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4714 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 4715 w_rx_09_fifo_pulled_data[14]
.sym 4716 w_rx_09_fifo_pulled_data[4]
.sym 4717 w_rx_09_fifo_pulled_data[5]
.sym 4718 w_rx_09_fifo_pulled_data[6]
.sym 4721 w_rx_09_fifo_pulled_data[20]
.sym 4722 w_rx_09_fifo_pulled_data[4]
.sym 4723 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4724 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4727 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4728 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4729 w_rx_09_fifo_pulled_data[6]
.sym 4730 w_rx_09_fifo_pulled_data[22]
.sym 4733 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4734 w_rx_24_fifo_pull
.sym 4735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4739 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4740 w_rx_09_fifo_pulled_data[12]
.sym 4741 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4742 w_rx_09_fifo_pulled_data[28]
.sym 4745 i_smi_soe_se$rename$0
.sym 4746 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 4747 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4748 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 4751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4752 w_rx_09_fifo_pulled_data[5]
.sym 4753 w_rx_09_fifo_pulled_data[21]
.sym 4754 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4757 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4758 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4759 w_rx_09_fifo_push
.sym 4760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 4763 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4764 w_rx_09_fifo_pulled_data[14]
.sym 4765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4766 w_rx_09_fifo_pulled_data[30]
.sym 4768 lvds_clock_buf
.sym 4769 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4770 w_rx_09_fifo_pulled_data[0]
.sym 4771 w_rx_09_fifo_pulled_data[1]
.sym 4772 w_rx_09_fifo_pulled_data[2]
.sym 4773 w_rx_09_fifo_pulled_data[3]
.sym 4774 w_rx_09_fifo_pulled_data[4]
.sym 4775 w_rx_09_fifo_pulled_data[5]
.sym 4776 w_rx_09_fifo_pulled_data[6]
.sym 4777 w_rx_09_fifo_pulled_data[7]
.sym 4785 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 4787 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4789 rx_09_fifo.rd_addr[7]
.sym 4790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 4792 rx_09_fifo.rd_addr[0]
.sym 4793 i_smi_soe_se$rename$0
.sym 4794 rx_24_fifo.wr_addr[6]
.sym 4795 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4798 w_rx_09_fifo_push
.sym 4800 rx_09_fifo.wr_addr[6]
.sym 4801 w_rx_09_fifo_data[1]
.sym 4804 w_rx_09_fifo_pulled_data[11]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4816 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4821 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4824 w_rx_09_fifo_pulled_data[29]
.sym 4826 lvds_rx_09_inst.o_fifo_data[8]
.sym 4828 lvds_rx_09_inst.o_fifo_data[10]
.sym 4830 lvds_rx_09_inst.o_fifo_data[6]
.sym 4831 io_pmod[6]$SB_IO_IN
.sym 4832 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4833 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4835 lvds_rx_09_inst.o_fifo_data[7]
.sym 4837 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4838 io_pmod[7]$SB_IO_IN
.sym 4840 w_rx_09_fifo_pulled_data[13]
.sym 4845 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4846 io_pmod[7]$SB_IO_IN
.sym 4850 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4851 lvds_rx_09_inst.o_fifo_data[8]
.sym 4858 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4862 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4863 io_pmod[6]$SB_IO_IN
.sym 4868 w_rx_09_fifo_pulled_data[13]
.sym 4869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4870 w_rx_09_fifo_pulled_data[29]
.sym 4871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4874 lvds_rx_09_inst.o_fifo_data[7]
.sym 4876 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4881 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4883 lvds_rx_09_inst.o_fifo_data[10]
.sym 4886 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4888 lvds_rx_09_inst.o_fifo_data[6]
.sym 4890 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4891 lvds_clock_buf
.sym 4892 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4893 w_rx_09_fifo_pulled_data[8]
.sym 4894 w_rx_09_fifo_pulled_data[9]
.sym 4895 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4896 w_rx_09_fifo_pulled_data[11]
.sym 4897 w_rx_09_fifo_pulled_data[12]
.sym 4898 w_rx_09_fifo_pulled_data[13]
.sym 4899 w_rx_09_fifo_pulled_data[14]
.sym 4900 w_rx_09_fifo_pulled_data[15]
.sym 4901 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4905 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4906 io_pmod[4]$SB_IO_IN
.sym 4908 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4912 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4913 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4915 io_smi_data[0]$SB_IO_OUT
.sym 4916 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4918 rx_24_fifo.wr_addr[7]
.sym 4920 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 4921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4922 w_rx_24_fifo_pulled_data[10]
.sym 4923 rx_24_fifo.wr_addr[2]
.sym 4924 w_rx_24_fifo_data[2]
.sym 4926 w_rx_24_fifo_pulled_data[12]
.sym 4928 w_rx_09_fifo_push
.sym 4934 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4935 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 4936 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4938 w_rx_24_fifo_pulled_data[10]
.sym 4939 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4940 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4941 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4942 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4944 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4945 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4946 w_lvds_rx_09_d1
.sym 4948 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4949 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4950 w_rx_24_fifo_pulled_data[12]
.sym 4951 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4952 w_rx_24_fifo_pulled_data[2]
.sym 4954 w_rx_24_fifo_pulled_data[14]
.sym 4956 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4960 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4961 w_rx_09_fifo_data[1]
.sym 4962 w_rx_24_fifo_pulled_data[4]
.sym 4964 w_rx_24_fifo_pulled_data[6]
.sym 4967 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4968 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4969 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4970 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4974 w_rx_09_fifo_data[1]
.sym 4976 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4979 w_rx_24_fifo_pulled_data[10]
.sym 4980 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4981 w_rx_24_fifo_pulled_data[2]
.sym 4982 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4985 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4986 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4987 w_rx_24_fifo_pulled_data[6]
.sym 4988 w_rx_24_fifo_pulled_data[14]
.sym 4991 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4992 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4993 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4994 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4997 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 4999 w_lvds_rx_09_d1
.sym 5003 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5004 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5005 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5006 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5009 w_rx_24_fifo_pulled_data[4]
.sym 5010 w_rx_24_fifo_pulled_data[12]
.sym 5011 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5012 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5013 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5016 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5017 w_rx_24_fifo_pulled_data[1]
.sym 5018 w_rx_24_fifo_pulled_data[2]
.sym 5019 w_rx_24_fifo_pulled_data[3]
.sym 5020 w_rx_24_fifo_pulled_data[4]
.sym 5021 w_rx_24_fifo_pulled_data[5]
.sym 5022 w_rx_24_fifo_pulled_data[6]
.sym 5023 w_rx_24_fifo_pulled_data[7]
.sym 5024 io_pmod[7]$SB_IO_IN
.sym 5032 $io_pmod[5]$iobuf_i
.sym 5033 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 5039 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5040 w_rx_24_fifo_pulled_data[14]
.sym 5041 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 5044 rx_24_fifo.rd_addr[4]
.sym 5045 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 5046 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5048 rx_24_fifo.wr_addr[0]
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5050 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 5058 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5060 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5061 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5062 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5063 w_rx_24_fifo_data[13]
.sym 5067 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5068 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5071 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5073 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5074 w_rx_24_fifo_pulled_data[9]
.sym 5075 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5076 w_rx_24_fifo_pulled_data[3]
.sym 5077 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5079 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5080 w_rx_24_fifo_pulled_data[15]
.sym 5081 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5082 w_rx_24_fifo_pulled_data[1]
.sym 5083 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5084 w_rx_24_fifo_pulled_data[11]
.sym 5087 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5088 w_rx_24_fifo_pulled_data[7]
.sym 5090 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5092 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5093 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5096 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5097 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5098 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5099 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5102 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5103 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5104 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5105 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5108 w_rx_24_fifo_pulled_data[3]
.sym 5109 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5110 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5111 w_rx_24_fifo_pulled_data[11]
.sym 5115 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5116 w_rx_24_fifo_data[13]
.sym 5120 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5121 w_rx_24_fifo_pulled_data[7]
.sym 5122 w_rx_24_fifo_pulled_data[15]
.sym 5123 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5126 w_rx_24_fifo_pulled_data[1]
.sym 5127 w_rx_24_fifo_pulled_data[9]
.sym 5128 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5129 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5132 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5133 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5134 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5135 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[8]
.sym 5140 w_rx_24_fifo_pulled_data[9]
.sym 5141 w_rx_24_fifo_pulled_data[10]
.sym 5142 w_rx_24_fifo_pulled_data[11]
.sym 5143 w_rx_24_fifo_pulled_data[12]
.sym 5144 w_rx_24_fifo_pulled_data[13]
.sym 5145 w_rx_24_fifo_pulled_data[14]
.sym 5146 w_rx_24_fifo_pulled_data[15]
.sym 5147 io_pmod[6]$SB_IO_IN
.sym 5151 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5152 rx_24_fifo.wr_addr[4]
.sym 5153 w_rx_24_fifo_data[0]
.sym 5154 w_rx_24_fifo_data[3]
.sym 5155 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5158 w_rx_24_fifo_data[1]
.sym 5159 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5160 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5163 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5165 rx_24_fifo.wr_addr[6]
.sym 5166 w_rx_24_fifo_pulled_data[25]
.sym 5167 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 5168 i_smi_a3$SB_IO_IN
.sym 5170 w_rx_24_fifo_pulled_data[27]
.sym 5172 w_rx_24_fifo_pulled_data[28]
.sym 5174 w_rx_24_fifo_data[29]
.sym 5182 w_rx_24_fifo_pulled_data[25]
.sym 5183 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5185 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5189 w_rx_24_fifo_pull
.sym 5191 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5192 w_rx_24_fifo_data[15]
.sym 5194 w_rx_24_fifo_pulled_data[27]
.sym 5195 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5196 w_rx_24_fifo_pulled_data[28]
.sym 5197 w_rx_24_fifo_pulled_data[17]
.sym 5200 w_rx_24_fifo_pulled_data[30]
.sym 5201 w_rx_24_fifo_data[8]
.sym 5202 w_rx_24_fifo_pulled_data[31]
.sym 5203 w_rx_24_fifo_pulled_data[23]
.sym 5207 w_rx_24_fifo_pulled_data[19]
.sym 5208 w_rx_24_fifo_pulled_data[20]
.sym 5210 w_rx_24_fifo_pulled_data[22]
.sym 5214 w_rx_24_fifo_data[8]
.sym 5219 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5220 w_rx_24_fifo_pulled_data[19]
.sym 5221 w_rx_24_fifo_pulled_data[27]
.sym 5222 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5225 w_rx_24_fifo_pulled_data[28]
.sym 5226 w_rx_24_fifo_pulled_data[20]
.sym 5227 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5228 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5231 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5233 w_rx_24_fifo_pulled_data[17]
.sym 5234 w_rx_24_fifo_pulled_data[25]
.sym 5237 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5238 w_rx_24_fifo_pulled_data[23]
.sym 5239 w_rx_24_fifo_pulled_data[31]
.sym 5240 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5243 w_rx_24_fifo_data[15]
.sym 5244 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5249 w_rx_24_fifo_pull
.sym 5252 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5255 w_rx_24_fifo_pulled_data[22]
.sym 5256 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5257 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5258 w_rx_24_fifo_pulled_data[30]
.sym 5259 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5260 lvds_clock_buf
.sym 5261 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5262 w_rx_24_fifo_pulled_data[16]
.sym 5263 w_rx_24_fifo_pulled_data[17]
.sym 5264 w_rx_24_fifo_pulled_data[18]
.sym 5265 w_rx_24_fifo_pulled_data[19]
.sym 5266 w_rx_24_fifo_pulled_data[20]
.sym 5267 w_rx_24_fifo_pulled_data[21]
.sym 5268 w_rx_24_fifo_pulled_data[22]
.sym 5269 w_rx_24_fifo_pulled_data[23]
.sym 5274 w_rx_24_fifo_data[14]
.sym 5276 w_rx_24_fifo_data[9]
.sym 5278 w_rx_24_fifo_data[12]
.sym 5279 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5280 w_rx_24_fifo_data[11]
.sym 5282 w_rx_24_fifo_data[13]
.sym 5283 rx_24_fifo.rd_addr[0]
.sym 5284 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 5285 w_rx_24_fifo_pull
.sym 5286 w_rx_24_fifo_pulled_data[30]
.sym 5287 w_rx_24_fifo_data[10]
.sym 5288 w_rx_24_fifo_pulled_data[31]
.sym 5289 w_rx_09_fifo_push
.sym 5290 rx_24_fifo.wr_addr[6]
.sym 5293 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 5296 rx_24_fifo.wr_addr[3]
.sym 5297 w_rx_09_fifo_data[1]
.sym 5304 w_rx_24_fifo_data[19]
.sym 5306 w_rx_24_fifo_data[29]
.sym 5308 w_rx_24_fifo_data[28]
.sym 5313 w_rx_24_fifo_data[25]
.sym 5315 w_rx_24_fifo_data[23]
.sym 5316 w_rx_24_fifo_data[17]
.sym 5318 w_rx_24_fifo_data[21]
.sym 5325 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5332 w_rx_24_fifo_data[27]
.sym 5338 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5339 w_rx_24_fifo_data[28]
.sym 5343 w_rx_24_fifo_data[17]
.sym 5345 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5348 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5349 w_rx_24_fifo_data[23]
.sym 5355 w_rx_24_fifo_data[27]
.sym 5357 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5360 w_rx_24_fifo_data[21]
.sym 5362 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5368 w_rx_24_fifo_data[25]
.sym 5369 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5372 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5375 w_rx_24_fifo_data[29]
.sym 5378 w_rx_24_fifo_data[19]
.sym 5379 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5382 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5383 lvds_clock_buf
.sym 5384 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5385 w_rx_24_fifo_pulled_data[24]
.sym 5386 w_rx_24_fifo_pulled_data[25]
.sym 5387 w_rx_24_fifo_pulled_data[26]
.sym 5388 w_rx_24_fifo_pulled_data[27]
.sym 5389 w_rx_24_fifo_pulled_data[28]
.sym 5390 w_rx_24_fifo_pulled_data[29]
.sym 5391 w_rx_24_fifo_pulled_data[30]
.sym 5392 w_rx_24_fifo_pulled_data[31]
.sym 5395 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5400 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5404 rx_24_fifo.wr_addr[4]
.sym 5406 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 5409 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5410 rx_24_fifo.wr_addr[7]
.sym 5411 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5412 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5414 rx_24_fifo.wr_addr[2]
.sym 5415 w_rx_09_fifo_push
.sym 5416 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5419 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5426 rx_24_fifo.wr_addr[2]
.sym 5430 rx_24_fifo.wr_addr[4]
.sym 5431 rx_24_fifo.wr_addr[3]
.sym 5432 rx_24_fifo.wr_addr[7]
.sym 5435 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5436 rx_24_fifo.wr_addr[6]
.sym 5442 w_rx_09_fifo_full
.sym 5447 rx_24_fifo.wr_addr[5]
.sym 5450 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5453 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 5455 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5458 $nextpnr_ICESTORM_LC_3$O
.sym 5461 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5466 rx_24_fifo.wr_addr[2]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5472 rx_24_fifo.wr_addr[3]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5478 rx_24_fifo.wr_addr[4]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5484 rx_24_fifo.wr_addr[5]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5491 rx_24_fifo.wr_addr[6]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5495 rx_24_fifo.wr_addr[7]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5501 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5502 w_rx_09_fifo_full
.sym 5504 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5505 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 5506 lvds_clock_buf
.sym 5507 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5521 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 5522 rx_24_fifo.rd_addr[0]
.sym 5523 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 5526 rx_24_fifo.rd_addr[7]
.sym 5528 w_rx_24_fifo_data[26]
.sym 5529 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5530 w_rx_24_fifo_data[24]
.sym 5531 w_rx_24_fifo_pull
.sym 5534 rx_24_fifo.wr_addr[3]
.sym 5535 w_rx_24_fifo_data[28]
.sym 5536 rx_24_fifo.wr_addr[7]
.sym 5539 rx_24_fifo.rd_addr[4]
.sym 5540 rx_24_fifo.wr_addr[0]
.sym 5541 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5542 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5550 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5551 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5552 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5555 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5556 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5557 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5558 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5559 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5560 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5561 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5567 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5584 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5588 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5596 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5602 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5612 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5624 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5625 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5626 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5627 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5629 lvds_clock_buf
.sym 5630 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5653 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5655 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5656 rx_24_fifo.wr_addr[6]
.sym 5657 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5659 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5661 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5665 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5666 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5672 rx_24_fifo.wr_addr[5]
.sym 5673 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5674 rx_24_fifo.wr_addr[6]
.sym 5676 rx_24_fifo.wr_addr[0]
.sym 5680 rx_24_fifo.wr_addr[2]
.sym 5684 rx_24_fifo.wr_addr[4]
.sym 5685 rx_24_fifo.wr_addr[3]
.sym 5686 rx_24_fifo.wr_addr[7]
.sym 5704 $nextpnr_ICESTORM_LC_9$O
.sym 5707 rx_24_fifo.wr_addr[0]
.sym 5710 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5713 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5714 rx_24_fifo.wr_addr[0]
.sym 5716 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5718 rx_24_fifo.wr_addr[2]
.sym 5720 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5722 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5724 rx_24_fifo.wr_addr[3]
.sym 5726 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5728 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5730 rx_24_fifo.wr_addr[4]
.sym 5732 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5734 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5736 rx_24_fifo.wr_addr[5]
.sym 5738 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5740 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5743 rx_24_fifo.wr_addr[6]
.sym 5744 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5747 rx_24_fifo.wr_addr[7]
.sym 5750 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5766 rx_24_fifo.wr_addr[5]
.sym 5768 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5772 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5774 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5776 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5781 w_rx_09_fifo_data[1]
.sym 5785 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5786 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5788 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5795 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5797 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5798 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5799 rx_24_fifo.wr_addr[0]
.sym 5801 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5802 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5803 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5804 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5805 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5806 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5808 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 5809 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5810 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5812 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5814 lvds_rx_24_inst.r_state_if[1]
.sym 5826 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5828 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5829 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5830 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5831 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5834 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5835 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5836 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5837 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5840 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 5841 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5846 lvds_rx_24_inst.r_state_if[1]
.sym 5849 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5854 rx_24_fifo.wr_addr[0]
.sym 5858 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5859 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5861 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5864 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 5865 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5866 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5867 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5870 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5871 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5872 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5873 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5874 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5889 w_rx_24_fifo_full
.sym 5890 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5891 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5898 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5899 rx_24_fifo.wr_addr[0]
.sym 5923 w_lvds_rx_09_d0
.sym 5927 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5930 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5931 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5932 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5936 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5937 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5945 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5951 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5952 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5954 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5957 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5958 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5959 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5960 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5963 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5964 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5965 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5966 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5975 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5977 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5978 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5994 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5995 w_lvds_rx_09_d0
.sym 5997 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5998 lvds_clock_buf
.sym 5999 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 6012 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6043 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6044 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6045 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6047 $PACKER_VCC_NET
.sym 6048 lvds_rx_09_inst.r_phase_count[0]
.sym 6051 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6052 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6053 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6055 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6058 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6060 lvds_rx_09_inst.r_phase_count[1]
.sym 6062 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 6072 lvds_rx_09_inst.r_phase_count[0]
.sym 6073 $nextpnr_ICESTORM_LC_2$O
.sym 6075 lvds_rx_09_inst.r_phase_count[0]
.sym 6079 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6081 $PACKER_VCC_NET
.sym 6082 lvds_rx_09_inst.r_phase_count[1]
.sym 6083 lvds_rx_09_inst.r_phase_count[0]
.sym 6086 $PACKER_VCC_NET
.sym 6087 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6089 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6094 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6098 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6099 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6100 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6101 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 6104 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6106 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6110 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6111 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 6112 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6113 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6118 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6120 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6121 lvds_clock_buf
.sym 6122 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 6135 o_shdn_tx_lna$SB_IO_OUT
.sym 6138 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6139 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6153 i_smi_a2_SB_LUT4_I1_O[2]
.sym 6168 i_smi_a1$SB_IO_IN
.sym 6184 i_smi_a3$SB_IO_IN
.sym 6194 i_smi_a2$SB_IO_IN
.sym 6228 i_smi_a3$SB_IO_IN
.sym 6229 i_smi_a2$SB_IO_IN
.sym 6230 i_smi_a1$SB_IO_IN
.sym 6240 i_smi_a1$SB_IO_IN
.sym 6241 i_smi_a2$SB_IO_IN
.sym 6242 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6260 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a1$SB_IO_IN
.sym 6346 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 6347 rx_09_fifo.wr_addr_gray[3]
.sym 6348 rx_09_fifo.wr_addr_gray[2]
.sym 6349 io_smi_data[6]$SB_IO_OUT
.sym 6350 rx_09_fifo.wr_addr_gray[1]
.sym 6351 rx_09_fifo.wr_addr_gray[0]
.sym 6352 rx_09_fifo.wr_addr[5]
.sym 6353 rx_09_fifo.wr_addr[0]
.sym 6423 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 6424 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 6425 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 6426 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 6427 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 6428 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 6429 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 6465 rx_09_fifo.wr_addr[5]
.sym 6467 i_smi_a3$SB_IO_IN
.sym 6469 rx_09_fifo.wr_addr[0]
.sym 6475 i_smi_a3$SB_IO_IN
.sym 6486 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 6496 w_rx_09_fifo_pulled_data[17]
.sym 6497 rx_09_fifo.wr_addr[5]
.sym 6500 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6509 $PACKER_VCC_NET
.sym 6513 $PACKER_VCC_NET
.sym 6514 $PACKER_VCC_NET
.sym 6515 rx_09_fifo.wr_addr[5]
.sym 6518 $PACKER_VCC_NET
.sym 6560 rx_09_fifo.wr_addr[3]
.sym 6561 rx_09_fifo.wr_addr[4]
.sym 6562 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6563 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6564 rx_09_fifo.wr_addr[2]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6566 rx_09_fifo.wr_addr[6]
.sym 6567 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 6614 lvds_rx_09_inst.o_fifo_data[31]
.sym 6620 w_rx_09_fifo_pulled_data[3]
.sym 6625 rx_09_fifo.wr_addr[4]
.sym 6633 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6634 w_rx_09_fifo_push
.sym 6638 rx_09_fifo.wr_addr[7]
.sym 6639 lvds_rx_09_inst.o_fifo_data[19]
.sym 6642 rx_09_fifo.wr_addr[5]
.sym 6643 lvds_rx_09_inst.o_fifo_data[21]
.sym 6645 lvds_rx_09_inst.o_fifo_data[23]
.sym 6646 rx_09_fifo.wr_addr[0]
.sym 6649 lvds_rx_09_inst.o_fifo_data[18]
.sym 6650 rx_09_fifo.wr_addr[2]
.sym 6651 lvds_rx_09_inst.o_fifo_data[20]
.sym 6652 rx_09_fifo.wr_addr[6]
.sym 6654 rx_09_fifo.wr_addr[3]
.sym 6655 rx_09_fifo.wr_addr[4]
.sym 6656 $PACKER_VCC_NET
.sym 6657 $PACKER_VCC_NET
.sym 6658 lvds_rx_09_inst.o_fifo_data[22]
.sym 6660 lvds_rx_09_inst.o_fifo_data[16]
.sym 6661 lvds_rx_09_inst.o_fifo_data[17]
.sym 6663 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 6664 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 6665 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6666 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 6668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 6669 w_smi_data_output[3]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 lvds_rx_09_inst.o_fifo_data[16]
.sym 6692 lvds_rx_09_inst.o_fifo_data[17]
.sym 6693 lvds_rx_09_inst.o_fifo_data[18]
.sym 6694 lvds_rx_09_inst.o_fifo_data[19]
.sym 6695 lvds_rx_09_inst.o_fifo_data[20]
.sym 6696 lvds_rx_09_inst.o_fifo_data[21]
.sym 6697 lvds_rx_09_inst.o_fifo_data[22]
.sym 6698 lvds_rx_09_inst.o_fifo_data[23]
.sym 6699 w_rx_09_fifo_push
.sym 6700 rx_09_fifo.wr_addr[7]
.sym 6705 rx_09_fifo.wr_addr[6]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6707 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6710 w_rx_09_fifo_pulled_data[11]
.sym 6711 w_rx_09_fifo_push
.sym 6716 io_pmod[5]$SB_IO_IN
.sym 6717 w_rx_09_fifo_pulled_data[18]
.sym 6720 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6722 w_rx_09_fifo_pulled_data[31]
.sym 6725 w_rx_09_fifo_pulled_data[2]
.sym 6726 w_rx_09_fifo_pulled_data[25]
.sym 6727 w_rx_09_fifo_pulled_data[23]
.sym 6732 lvds_rx_09_inst.o_fifo_data[25]
.sym 6735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6738 lvds_rx_09_inst.o_fifo_data[27]
.sym 6740 rx_09_fifo.rd_addr[7]
.sym 6742 $PACKER_VCC_NET
.sym 6743 lvds_rx_09_inst.o_fifo_data[29]
.sym 6745 rx_09_fifo.rd_addr[0]
.sym 6746 $PACKER_VCC_NET
.sym 6747 $PACKER_VCC_NET
.sym 6748 rx_09_fifo.rd_addr[4]
.sym 6749 lvds_rx_09_inst.o_fifo_data[28]
.sym 6750 $PACKER_VCC_NET
.sym 6751 lvds_rx_09_inst.o_fifo_data[26]
.sym 6752 lvds_rx_09_inst.o_fifo_data[31]
.sym 6756 lvds_rx_09_inst.o_fifo_data[24]
.sym 6758 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6760 rx_09_fifo.rd_addr[3]
.sym 6761 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6762 lvds_rx_09_inst.o_fifo_data[30]
.sym 6764 io_smi_data[0]$SB_IO_OUT
.sym 6765 w_smi_data_output[2]
.sym 6766 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6767 w_smi_data_output[4]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6769 w_smi_data_output[7]
.sym 6770 w_smi_data_output[1]
.sym 6771 w_smi_data_output[5]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6794 lvds_rx_09_inst.o_fifo_data[26]
.sym 6795 lvds_rx_09_inst.o_fifo_data[27]
.sym 6796 lvds_rx_09_inst.o_fifo_data[28]
.sym 6797 lvds_rx_09_inst.o_fifo_data[29]
.sym 6798 lvds_rx_09_inst.o_fifo_data[30]
.sym 6799 lvds_rx_09_inst.o_fifo_data[31]
.sym 6800 lvds_rx_09_inst.o_fifo_data[24]
.sym 6801 lvds_rx_09_inst.o_fifo_data[25]
.sym 6810 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 6811 w_smi_data_output[3]
.sym 6819 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6820 w_rx_09_fifo_pulled_data[17]
.sym 6821 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6825 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 6827 rx_09_fifo.wr_addr[2]
.sym 6829 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 6834 lvds_rx_09_inst.o_fifo_data[7]
.sym 6835 rx_09_fifo.wr_addr[5]
.sym 6836 io_pmod[7]$SB_IO_IN
.sym 6837 lvds_rx_09_inst.o_fifo_data[6]
.sym 6842 io_pmod[6]$SB_IO_IN
.sym 6844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6845 rx_09_fifo.wr_addr[0]
.sym 6846 io_pmod[4]$SB_IO_IN
.sym 6850 rx_09_fifo.wr_addr[2]
.sym 6851 rx_09_fifo.wr_addr[3]
.sym 6852 rx_09_fifo.wr_addr[4]
.sym 6854 io_pmod[5]$SB_IO_IN
.sym 6855 w_rx_09_fifo_data[0]
.sym 6856 w_rx_09_fifo_data[1]
.sym 6857 $PACKER_VCC_NET
.sym 6861 $PACKER_VCC_NET
.sym 6862 rx_09_fifo.wr_addr[7]
.sym 6863 w_rx_09_fifo_push
.sym 6865 rx_09_fifo.wr_addr[6]
.sym 6866 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 6867 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6869 sys_ctrl_ins.reset_cmd
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6871 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 6872 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_09_fifo.wr_addr[0]
.sym 6883 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_09_fifo_data[0]
.sym 6896 w_rx_09_fifo_data[1]
.sym 6897 io_pmod[4]$SB_IO_IN
.sym 6898 io_pmod[5]$SB_IO_IN
.sym 6899 io_pmod[6]$SB_IO_IN
.sym 6900 io_pmod[7]$SB_IO_IN
.sym 6901 lvds_rx_09_inst.o_fifo_data[6]
.sym 6902 lvds_rx_09_inst.o_fifo_data[7]
.sym 6903 w_rx_09_fifo_push
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 io_pmod[6]$SB_IO_IN
.sym 6911 w_smi_data_output[4]
.sym 6913 w_smi_data_output[5]
.sym 6914 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 6916 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 6919 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 6921 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 6922 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 6923 $PACKER_VCC_NET
.sym 6924 w_rx_09_fifo_pulled_data[14]
.sym 6926 w_rx_24_fifo_data[6]
.sym 6927 $PACKER_VCC_NET
.sym 6928 $PACKER_VCC_NET
.sym 6929 $PACKER_VCC_NET
.sym 6930 w_rx_24_fifo_data[4]
.sym 6931 i_smi_a1_SB_LUT4_I1_O[3]
.sym 6936 lvds_rx_09_inst.o_fifo_data[15]
.sym 6938 lvds_rx_09_inst.o_fifo_data[13]
.sym 6939 rx_09_fifo.rd_addr[3]
.sym 6940 lvds_rx_09_inst.o_fifo_data[11]
.sym 6941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6945 rx_09_fifo.rd_addr[4]
.sym 6946 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6948 rx_09_fifo.rd_addr[7]
.sym 6949 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6950 lvds_rx_09_inst.o_fifo_data[14]
.sym 6953 lvds_rx_09_inst.o_fifo_data[10]
.sym 6954 $PACKER_VCC_NET
.sym 6959 lvds_rx_09_inst.o_fifo_data[8]
.sym 6961 rx_09_fifo.rd_addr[0]
.sym 6962 $PACKER_VCC_NET
.sym 6965 lvds_rx_09_inst.o_fifo_data[9]
.sym 6966 lvds_rx_09_inst.o_fifo_data[12]
.sym 6969 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 6970 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 6971 rx_24_fifo.rd_addr_gray_wr[7]
.sym 6972 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6973 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 6974 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 6975 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6998 lvds_rx_09_inst.o_fifo_data[10]
.sym 6999 lvds_rx_09_inst.o_fifo_data[11]
.sym 7000 lvds_rx_09_inst.o_fifo_data[12]
.sym 7001 lvds_rx_09_inst.o_fifo_data[13]
.sym 7002 lvds_rx_09_inst.o_fifo_data[14]
.sym 7003 lvds_rx_09_inst.o_fifo_data[15]
.sym 7004 lvds_rx_09_inst.o_fifo_data[8]
.sym 7005 lvds_rx_09_inst.o_fifo_data[9]
.sym 7011 i_smi_a2_SB_LUT4_I1_O[2]
.sym 7012 rx_09_fifo.rd_addr[3]
.sym 7013 w_rx_09_fifo_pulled_data[0]
.sym 7014 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 7016 rx_09_fifo.rd_addr[7]
.sym 7017 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7018 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7019 io_pmod[7]$SB_IO_IN
.sym 7020 rx_09_fifo.rd_addr[4]
.sym 7021 i_smi_a3$SB_IO_IN
.sym 7022 w_rx_24_fifo_pulled_data[16]
.sym 7026 w_rx_24_fifo_push
.sym 7028 w_rx_24_fifo_empty
.sym 7038 w_rx_24_fifo_data[1]
.sym 7040 rx_24_fifo.wr_addr[2]
.sym 7041 w_rx_24_fifo_data[2]
.sym 7042 rx_24_fifo.wr_addr[4]
.sym 7043 rx_24_fifo.wr_addr[7]
.sym 7044 w_rx_24_fifo_data[3]
.sym 7045 w_rx_24_fifo_data[0]
.sym 7047 rx_24_fifo.wr_addr[6]
.sym 7050 rx_24_fifo.wr_addr[3]
.sym 7054 w_rx_24_fifo_data[5]
.sym 7058 w_rx_24_fifo_push
.sym 7059 rx_24_fifo.wr_addr[5]
.sym 7060 w_rx_24_fifo_data[7]
.sym 7061 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7063 rx_24_fifo.wr_addr[0]
.sym 7064 w_rx_24_fifo_data[6]
.sym 7065 $PACKER_VCC_NET
.sym 7066 $PACKER_VCC_NET
.sym 7068 w_rx_24_fifo_data[4]
.sym 7070 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 7071 w_rx_24_fifo_empty
.sym 7072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 7074 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7075 $io_pmod[2]$iobuf_i
.sym 7076 rx_24_fifo.rd_addr[5]
.sym 7077 rx_24_fifo.rd_addr[7]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[0]
.sym 7100 w_rx_24_fifo_data[1]
.sym 7101 w_rx_24_fifo_data[2]
.sym 7102 w_rx_24_fifo_data[3]
.sym 7103 w_rx_24_fifo_data[4]
.sym 7104 w_rx_24_fifo_data[5]
.sym 7105 w_rx_24_fifo_data[6]
.sym 7106 w_rx_24_fifo_data[7]
.sym 7107 w_rx_24_fifo_push
.sym 7118 rx_24_fifo.wr_addr[3]
.sym 7124 w_rx_24_fifo_pulled_data[24]
.sym 7125 rx_24_fifo.wr_addr[5]
.sym 7128 w_rx_24_fifo_pulled_data[26]
.sym 7129 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 7131 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 7132 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7134 w_rx_24_fifo_pulled_data[29]
.sym 7140 rx_24_fifo.rd_addr[4]
.sym 7142 rx_24_fifo.rd_addr[0]
.sym 7144 w_rx_24_fifo_pull
.sym 7145 w_rx_24_fifo_data[14]
.sym 7146 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7147 w_rx_24_fifo_data[12]
.sym 7148 w_rx_24_fifo_data[8]
.sym 7149 w_rx_24_fifo_data[11]
.sym 7151 w_rx_24_fifo_data[13]
.sym 7154 $PACKER_VCC_NET
.sym 7155 w_rx_24_fifo_data[9]
.sym 7156 $PACKER_VCC_NET
.sym 7159 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7160 w_rx_24_fifo_data[15]
.sym 7161 w_rx_24_fifo_data[10]
.sym 7163 rx_24_fifo.rd_addr[7]
.sym 7167 $PACKER_VCC_NET
.sym 7168 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7169 rx_24_fifo.rd_addr[6]
.sym 7170 rx_24_fifo.rd_addr[5]
.sym 7172 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7173 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 7174 rx_24_fifo.rd_addr_gray[6]
.sym 7175 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7177 rx_24_fifo.rd_addr[6]
.sym 7178 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 7179 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7192 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[10]
.sym 7203 w_rx_24_fifo_data[11]
.sym 7204 w_rx_24_fifo_data[12]
.sym 7205 w_rx_24_fifo_data[13]
.sym 7206 w_rx_24_fifo_data[14]
.sym 7207 w_rx_24_fifo_data[15]
.sym 7208 w_rx_24_fifo_data[8]
.sym 7209 w_rx_24_fifo_data[9]
.sym 7215 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7223 w_rx_24_fifo_empty
.sym 7226 w_rx_24_fifo_push
.sym 7227 rx_24_fifo.rd_addr_gray_wr[7]
.sym 7234 $PACKER_VCC_NET
.sym 7242 rx_24_fifo.wr_addr[4]
.sym 7244 rx_24_fifo.wr_addr[0]
.sym 7245 rx_24_fifo.wr_addr[3]
.sym 7246 w_rx_24_fifo_data[23]
.sym 7248 rx_24_fifo.wr_addr[6]
.sym 7251 w_rx_24_fifo_data[19]
.sym 7252 rx_24_fifo.wr_addr[7]
.sym 7254 w_rx_24_fifo_data[16]
.sym 7255 w_rx_24_fifo_push
.sym 7257 w_rx_24_fifo_data[21]
.sym 7259 $PACKER_VCC_NET
.sym 7261 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7263 rx_24_fifo.wr_addr[5]
.sym 7266 w_rx_24_fifo_data[18]
.sym 7267 rx_24_fifo.wr_addr[2]
.sym 7269 $PACKER_VCC_NET
.sym 7270 w_rx_24_fifo_data[20]
.sym 7271 w_rx_24_fifo_data[17]
.sym 7272 w_rx_24_fifo_data[22]
.sym 7274 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7275 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 7277 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7278 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7279 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7280 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 7281 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7282 $PACKER_VCC_NET
.sym 7283 $PACKER_VCC_NET
.sym 7284 $PACKER_VCC_NET
.sym 7285 $PACKER_VCC_NET
.sym 7286 $PACKER_VCC_NET
.sym 7287 $PACKER_VCC_NET
.sym 7288 $PACKER_VCC_NET
.sym 7289 $PACKER_VCC_NET
.sym 7290 rx_24_fifo.wr_addr[0]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7301 lvds_clock_buf
.sym 7302 $PACKER_VCC_NET
.sym 7303 w_rx_24_fifo_data[16]
.sym 7304 w_rx_24_fifo_data[17]
.sym 7305 w_rx_24_fifo_data[18]
.sym 7306 w_rx_24_fifo_data[19]
.sym 7307 w_rx_24_fifo_data[20]
.sym 7308 w_rx_24_fifo_data[21]
.sym 7309 w_rx_24_fifo_data[22]
.sym 7310 w_rx_24_fifo_data[23]
.sym 7311 w_rx_24_fifo_push
.sym 7316 rx_24_fifo.rd_addr[4]
.sym 7318 rx_24_fifo.wr_addr[7]
.sym 7320 rx_24_fifo.wr_addr[0]
.sym 7321 rx_24_fifo.wr_addr[3]
.sym 7324 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 7328 rx_24_fifo.rd_addr_gray[6]
.sym 7329 $PACKER_VCC_NET
.sym 7335 $PACKER_VCC_NET
.sym 7338 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7339 i_smi_a1_SB_LUT4_I1_O[3]
.sym 7345 rx_24_fifo.rd_addr[7]
.sym 7346 w_rx_24_fifo_data[29]
.sym 7347 w_rx_24_fifo_data[26]
.sym 7348 w_rx_24_fifo_pull
.sym 7349 w_rx_24_fifo_data[24]
.sym 7350 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7354 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7355 $PACKER_VCC_NET
.sym 7356 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7357 rx_24_fifo.rd_addr[6]
.sym 7359 rx_24_fifo.rd_addr[0]
.sym 7362 w_rx_24_fifo_data[25]
.sym 7365 rx_24_fifo.rd_addr[5]
.sym 7366 w_rx_24_fifo_data[31]
.sym 7367 w_rx_24_fifo_data[28]
.sym 7368 w_rx_24_fifo_data[30]
.sym 7371 rx_24_fifo.rd_addr[4]
.sym 7372 $PACKER_VCC_NET
.sym 7373 w_rx_24_fifo_data[27]
.sym 7376 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 7377 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7378 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 7379 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7380 rx_24_fifo.rd_addr_gray_wr[6]
.sym 7381 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7382 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 7383 rx_24_fifo.rd_addr_gray_wr[2]
.sym 7384 $PACKER_VCC_NET
.sym 7385 $PACKER_VCC_NET
.sym 7386 $PACKER_VCC_NET
.sym 7387 $PACKER_VCC_NET
.sym 7388 $PACKER_VCC_NET
.sym 7389 $PACKER_VCC_NET
.sym 7390 $PACKER_VCC_NET
.sym 7391 $PACKER_VCC_NET
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7395 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7396 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7397 rx_24_fifo.rd_addr[4]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7403 r_counter[0]_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 w_rx_24_fifo_pull
.sym 7406 w_rx_24_fifo_data[26]
.sym 7407 w_rx_24_fifo_data[27]
.sym 7408 w_rx_24_fifo_data[28]
.sym 7409 w_rx_24_fifo_data[29]
.sym 7410 w_rx_24_fifo_data[30]
.sym 7411 w_rx_24_fifo_data[31]
.sym 7412 w_rx_24_fifo_data[24]
.sym 7413 w_rx_24_fifo_data[25]
.sym 7421 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 7423 $PACKER_VCC_NET
.sym 7434 w_rx_24_fifo_push
.sym 7478 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 7479 rx_24_fifo.wr_addr_gray[3]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 7481 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 7482 rx_24_fifo.wr_addr[5]
.sym 7483 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 7485 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 7523 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7528 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 7531 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 7532 rx_24_fifo.rd_addr_gray[4]
.sym 7533 rx_24_fifo.wr_addr[5]
.sym 7537 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 7543 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 7581 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 7582 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 7583 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 7584 w_rx_24_fifo_full
.sym 7585 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 7587 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 7625 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 7626 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 7630 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7631 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 7633 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 7645 w_rx_24_fifo_push
.sym 7682 rx_24_fifo.rd_addr_gray_wr[4]
.sym 7683 rx_24_fifo.rd_addr_gray_wr[1]
.sym 7684 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 7685 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7686 rx_24_fifo.rd_addr_gray_wr[5]
.sym 7687 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 7728 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 7739 i_smi_a1_SB_LUT4_I1_O[3]
.sym 7740 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 7789 w_rx_24_fifo_push
.sym 7827 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 7829 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 7833 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 7835 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 7837 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 7841 w_rx_24_fifo_push
.sym 8041 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8113 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.wr_addr_gray_rd[1]
.sym 8119 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8120 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 8121 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8122 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8123 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8124 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 8125 io_smi_data[1]$SB_IO_OUT
.sym 8161 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8162 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8164 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8167 rx_09_fifo.wr_addr[0]
.sym 8170 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8171 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8172 i_smi_a3$SB_IO_IN
.sym 8173 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 8176 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8180 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8187 w_smi_data_output[6]
.sym 8189 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8194 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8196 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8200 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8202 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8207 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8211 i_smi_a3$SB_IO_IN
.sym 8214 w_smi_data_output[6]
.sym 8219 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8226 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8231 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 8237 rx_09_fifo.wr_addr[0]
.sym 8239 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8240 lvds_clock_buf
.sym 8241 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 8246 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8247 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8248 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 8249 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 8250 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8252 smi_ctrl_ins.int_cnt_09[4]
.sym 8253 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 8260 rx_09_fifo.wr_addr_gray[0]
.sym 8261 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8262 rx_09_fifo.wr_addr_gray[3]
.sym 8263 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8264 rx_09_fifo.wr_addr_gray[2]
.sym 8281 w_smi_data_output[6]
.sym 8288 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 8291 i_smi_soe_se$rename$0
.sym 8295 rx_09_fifo.wr_addr[0]
.sym 8296 w_smi_data_output[1]
.sym 8297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 8298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8300 w_rx_09_fifo_full
.sym 8303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8323 rx_09_fifo.wr_addr[3]
.sym 8327 rx_09_fifo.wr_addr[2]
.sym 8329 rx_09_fifo.wr_addr[5]
.sym 8332 rx_09_fifo.wr_addr[4]
.sym 8334 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8337 rx_09_fifo.wr_addr[6]
.sym 8338 rx_09_fifo.wr_addr[0]
.sym 8345 rx_09_fifo.wr_addr[7]
.sym 8355 $nextpnr_ICESTORM_LC_7$O
.sym 8358 rx_09_fifo.wr_addr[0]
.sym 8361 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 8363 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8365 rx_09_fifo.wr_addr[0]
.sym 8367 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 8370 rx_09_fifo.wr_addr[2]
.sym 8371 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 8373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 8375 rx_09_fifo.wr_addr[3]
.sym 8377 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 8379 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 8382 rx_09_fifo.wr_addr[4]
.sym 8383 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 8385 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 8387 rx_09_fifo.wr_addr[5]
.sym 8389 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 8391 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 8393 rx_09_fifo.wr_addr[6]
.sym 8395 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 8399 rx_09_fifo.wr_addr[7]
.sym 8401 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 8405 rx_09_fifo.wr_addr_gray[5]
.sym 8406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8407 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8408 rx_09_fifo.wr_addr_gray[6]
.sym 8409 rx_09_fifo.wr_addr_gray[4]
.sym 8410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8411 rx_09_fifo.wr_addr[7]
.sym 8412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8422 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8426 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8427 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8434 rx_09_fifo.wr_addr[7]
.sym 8435 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8437 rx_09_fifo.wr_addr[3]
.sym 8438 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8439 w_smi_data_output[7]
.sym 8447 w_rx_09_fifo_pulled_data[11]
.sym 8449 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8450 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8451 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8452 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8454 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8455 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8457 w_rx_09_fifo_pulled_data[19]
.sym 8459 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8460 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8465 w_rx_09_fifo_pulled_data[27]
.sym 8466 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8467 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8472 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8473 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8475 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8477 w_rx_09_fifo_pulled_data[3]
.sym 8480 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8486 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8491 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8492 w_rx_09_fifo_pulled_data[11]
.sym 8493 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8494 w_rx_09_fifo_pulled_data[27]
.sym 8498 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8506 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8509 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8510 w_rx_09_fifo_pulled_data[19]
.sym 8511 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8512 w_rx_09_fifo_pulled_data[3]
.sym 8516 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8521 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8522 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8523 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8524 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8525 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8526 lvds_clock_buf
.sym 8527 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 8528 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8529 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 8530 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8531 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8532 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8533 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8534 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8535 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8538 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 8543 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8550 rx_09_fifo.wr_addr[2]
.sym 8553 w_rx_09_fifo_push
.sym 8555 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8557 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8558 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8560 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8561 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 8562 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8563 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8569 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8570 rx_09_fifo.wr_addr[5]
.sym 8571 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 8572 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8575 rx_09_fifo.wr_addr[7]
.sym 8577 rx_09_fifo.wr_addr[3]
.sym 8578 rx_09_fifo.wr_addr[4]
.sym 8579 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8581 rx_09_fifo.wr_addr[2]
.sym 8583 rx_09_fifo.wr_addr[6]
.sym 8584 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8586 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8601 $nextpnr_ICESTORM_LC_5$O
.sym 8603 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8607 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 8610 rx_09_fifo.wr_addr[2]
.sym 8611 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8613 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 8615 rx_09_fifo.wr_addr[3]
.sym 8617 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 8619 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 8621 rx_09_fifo.wr_addr[4]
.sym 8623 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 8625 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 8627 rx_09_fifo.wr_addr[5]
.sym 8629 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 8631 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 8634 rx_09_fifo.wr_addr[6]
.sym 8635 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 8640 rx_09_fifo.wr_addr[7]
.sym 8641 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 8644 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8645 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8646 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8647 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8648 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 8649 r_counter[0]_$glb_clk
.sym 8652 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8653 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8654 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8655 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8656 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8657 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8658 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8663 $PACKER_VCC_NET
.sym 8665 $PACKER_VCC_NET
.sym 8666 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8667 $PACKER_VCC_NET
.sym 8670 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8671 $PACKER_VCC_NET
.sym 8673 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8674 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8679 w_smi_data_output[1]
.sym 8683 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8694 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 8695 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8696 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8697 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8699 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8700 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 8701 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8703 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8704 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 8705 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8706 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8707 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8708 w_rx_09_fifo_pulled_data[24]
.sym 8709 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8710 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 8712 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8713 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 8715 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8716 w_rx_09_fifo_pulled_data[8]
.sym 8717 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8718 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8719 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8720 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8721 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8723 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8725 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8726 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8727 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8728 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8731 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 8732 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8733 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 8734 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8737 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8739 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8740 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 8743 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8744 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8745 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8746 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8749 w_rx_09_fifo_pulled_data[24]
.sym 8750 w_rx_09_fifo_pulled_data[8]
.sym 8751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8752 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8755 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8756 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8757 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8758 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8761 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8762 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8763 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8769 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8770 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 8771 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 8772 r_counter[0]_$glb_clk
.sym 8774 rx_09_fifo.rd_addr[4]
.sym 8775 rx_09_fifo.rd_addr[3]
.sym 8776 io_smi_data[2]$SB_IO_OUT
.sym 8777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8779 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8780 rx_09_fifo.rd_addr[7]
.sym 8781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 8798 w_rx_09_fifo_full
.sym 8801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8804 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8807 rx_09_fifo.rd_addr[4]
.sym 8808 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 8809 rx_09_fifo.rd_addr[3]
.sym 8815 w_rx_09_fifo_pulled_data[2]
.sym 8817 w_rx_09_fifo_pulled_data[23]
.sym 8818 w_rx_09_fifo_pulled_data[25]
.sym 8819 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8821 w_rx_09_fifo_pulled_data[17]
.sym 8822 w_rx_09_fifo_pulled_data[31]
.sym 8823 w_rx_09_fifo_pulled_data[18]
.sym 8824 w_rx_09_fifo_pulled_data[9]
.sym 8825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8826 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 8827 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8830 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8831 w_rx_09_fifo_pulled_data[0]
.sym 8832 w_rx_09_fifo_pulled_data[1]
.sym 8833 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8838 w_rx_09_fifo_pulled_data[7]
.sym 8840 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8841 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8842 w_rx_09_fifo_pulled_data[15]
.sym 8844 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 8846 $PACKER_VCC_NET
.sym 8848 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8849 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8850 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8854 w_rx_09_fifo_pulled_data[18]
.sym 8855 w_rx_09_fifo_pulled_data[2]
.sym 8856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8857 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8860 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8861 w_rx_09_fifo_pulled_data[7]
.sym 8862 w_rx_09_fifo_pulled_data[23]
.sym 8863 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8867 $PACKER_VCC_NET
.sym 8872 w_rx_09_fifo_pulled_data[17]
.sym 8873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8874 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8875 w_rx_09_fifo_pulled_data[1]
.sym 8879 w_rx_09_fifo_pulled_data[0]
.sym 8880 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8881 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8884 w_rx_09_fifo_pulled_data[15]
.sym 8885 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8886 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8887 w_rx_09_fifo_pulled_data[31]
.sym 8890 w_rx_09_fifo_pulled_data[25]
.sym 8891 w_rx_09_fifo_pulled_data[9]
.sym 8892 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8893 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8894 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 8899 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8900 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 8901 rx_24_fifo.rd_addr[7]
.sym 8902 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 8903 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 8904 rx_24_fifo.rd_addr[0]
.sym 8912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8917 sys_ctrl_ins.reset_cmd
.sym 8919 io_pmod[5]$SB_IO_IN
.sym 8920 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8922 rx_24_fifo.rd_addr[7]
.sym 8928 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8930 w_cs[0]
.sym 8941 w_cs[0]
.sym 8943 w_rx_24_fifo_pulled_data[5]
.sym 8946 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8947 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 8948 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 8950 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8954 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8955 w_rx_24_fifo_pulled_data[16]
.sym 8958 w_rx_24_fifo_pulled_data[24]
.sym 8959 w_rx_24_fifo_pulled_data[13]
.sym 8960 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8962 w_rx_24_fifo_pulled_data[8]
.sym 8963 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8964 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8966 rx_24_fifo.rd_addr[7]
.sym 8967 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 8977 w_rx_24_fifo_pulled_data[13]
.sym 8978 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8979 w_rx_24_fifo_pulled_data[5]
.sym 8980 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8986 w_cs[0]
.sym 8989 rx_24_fifo.rd_addr[7]
.sym 8995 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8996 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8997 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8998 w_rx_24_fifo_pulled_data[16]
.sym 9001 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9002 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 9003 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 9004 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 9009 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 9013 w_rx_24_fifo_pulled_data[8]
.sym 9014 w_rx_24_fifo_pulled_data[24]
.sym 9015 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9016 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9018 lvds_clock_buf
.sym 9021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9023 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9024 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9026 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9033 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9040 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9045 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9046 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9047 $PACKER_VCC_NET
.sym 9048 rx_24_fifo.rd_addr[5]
.sym 9049 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9050 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 9051 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9052 w_rx_09_fifo_push
.sym 9054 rx_24_fifo.rd_addr[0]
.sym 9061 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9063 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9064 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9065 rx_24_fifo.rd_addr[7]
.sym 9067 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 9069 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9073 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9075 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9079 w_rx_24_fifo_pulled_data[18]
.sym 9080 w_rx_24_fifo_pulled_data[29]
.sym 9082 w_rx_24_fifo_pulled_data[26]
.sym 9083 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9085 rx_24_fifo.rd_addr[5]
.sym 9088 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9089 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9090 w_rx_24_fifo_pulled_data[21]
.sym 9094 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9095 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9096 w_rx_24_fifo_pulled_data[18]
.sym 9097 w_rx_24_fifo_pulled_data[26]
.sym 9100 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9101 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9102 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9103 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9106 w_rx_24_fifo_pulled_data[21]
.sym 9107 w_rx_24_fifo_pulled_data[29]
.sym 9108 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9109 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9120 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 9124 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9125 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9126 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9127 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9131 rx_24_fifo.rd_addr[5]
.sym 9137 rx_24_fifo.rd_addr[7]
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9143 rx_24_fifo.rd_addr[5]
.sym 9144 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 9145 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9146 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9147 rx_24_fifo.rd_addr[4]
.sym 9148 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9149 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9150 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9158 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9159 w_rx_24_fifo_empty
.sym 9163 $PACKER_VCC_NET
.sym 9165 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9167 rx_24_fifo.wr_addr[7]
.sym 9170 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9171 rx_24_fifo.wr_addr_gray[5]
.sym 9174 $io_pmod[2]$iobuf_i
.sym 9176 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 9177 w_rx_24_fifo_pull
.sym 9184 w_rx_24_fifo_pull
.sym 9185 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9187 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9188 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9189 rx_24_fifo.rd_addr[6]
.sym 9190 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9191 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9192 rx_24_fifo.rd_addr[7]
.sym 9195 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9196 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9199 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9200 rx_24_fifo.rd_addr[5]
.sym 9201 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 9205 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 9208 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9209 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9213 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9214 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9217 w_rx_24_fifo_pull
.sym 9218 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 9220 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 9223 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9226 rx_24_fifo.rd_addr[5]
.sym 9229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9231 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9235 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9237 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9238 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9241 w_rx_24_fifo_pull
.sym 9242 rx_24_fifo.rd_addr[6]
.sym 9243 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9244 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9248 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9253 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9254 rx_24_fifo.rd_addr[7]
.sym 9255 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9256 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9259 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9260 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9261 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9262 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9263 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9266 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9267 rx_24_fifo.rd_addr_gray[4]
.sym 9268 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9269 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9270 rx_24_fifo.rd_addr_gray[5]
.sym 9271 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 9272 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 9273 rx_24_fifo.rd_addr_gray[3]
.sym 9290 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9292 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9295 w_rx_09_fifo_full
.sym 9298 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9301 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 9315 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9318 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9322 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 9326 rx_24_fifo.rd_addr[0]
.sym 9327 rx_24_fifo.wr_addr[7]
.sym 9328 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9331 rx_24_fifo.wr_addr_gray[5]
.sym 9332 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9334 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9336 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9337 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9341 rx_24_fifo.wr_addr_gray[5]
.sym 9346 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9359 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9366 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9373 rx_24_fifo.wr_addr[7]
.sym 9378 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9379 rx_24_fifo.rd_addr[0]
.sym 9382 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9383 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9384 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9385 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 9387 r_counter[0]_$glb_clk
.sym 9389 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 9390 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9392 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9393 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 9394 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9395 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9410 rx_24_fifo.rd_addr_gray[4]
.sym 9418 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9420 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9422 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9424 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9430 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9431 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9433 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 9434 rx_24_fifo.rd_addr_gray[6]
.sym 9437 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9445 rx_24_fifo.rd_addr_gray[3]
.sym 9447 rx_24_fifo.rd_addr_gray[2]
.sym 9452 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9455 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 9458 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9464 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9470 rx_24_fifo.rd_addr_gray[3]
.sym 9475 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9481 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9487 rx_24_fifo.rd_addr_gray[6]
.sym 9495 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9499 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 9500 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 9501 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9505 rx_24_fifo.rd_addr_gray[2]
.sym 9510 lvds_clock_buf
.sym 9512 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9513 rx_24_fifo.rd_addr_gray[2]
.sym 9515 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 9516 rx_24_fifo.rd_addr_gray[0]
.sym 9517 rx_24_fifo.rd_addr_gray[1]
.sym 9535 $PACKER_VCC_NET
.sym 9536 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9538 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9539 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9541 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9542 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9545 rx_24_fifo.rd_addr_gray[5]
.sym 9546 $PACKER_VCC_NET
.sym 9553 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9555 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9556 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9557 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 9558 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9559 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9560 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9563 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9564 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9565 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9566 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 9568 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9569 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9571 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9573 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9575 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9576 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9577 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9579 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9581 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 9583 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9584 w_rx_24_fifo_push
.sym 9586 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 9587 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9588 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 9589 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 9592 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9593 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9598 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9599 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9601 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9604 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9605 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9607 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9611 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9618 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9619 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9622 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9623 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9624 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9625 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9628 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9629 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9630 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9631 w_rx_24_fifo_push
.sym 9632 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9633 lvds_clock_buf
.sym 9634 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9635 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9637 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9638 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9639 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9640 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9641 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9642 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9647 $PACKER_VCC_NET
.sym 9655 $PACKER_VCC_NET
.sym 9659 w_rx_24_fifo_full
.sym 9665 rx_24_fifo.rd_addr_gray[1]
.sym 9669 w_rx_24_fifo_push
.sym 9676 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9678 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 9679 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9681 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9684 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 9686 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 9687 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 9688 w_rx_24_fifo_full
.sym 9691 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9692 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 9693 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 9695 w_rx_24_fifo_push
.sym 9697 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9698 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9699 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9700 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9701 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9702 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 9703 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 9705 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9706 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9707 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 9709 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9710 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 9711 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 9712 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9715 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 9717 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9721 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 9724 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9727 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 9728 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 9729 w_rx_24_fifo_full
.sym 9730 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 9733 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 9734 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 9735 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 9736 w_rx_24_fifo_push
.sym 9740 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9741 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9742 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9751 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9752 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9753 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9754 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9756 lvds_clock_buf
.sym 9757 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9758 rx_24_fifo.wr_addr_gray[6]
.sym 9761 rx_24_fifo.wr_addr_gray[4]
.sym 9762 rx_24_fifo.wr_addr_gray[0]
.sym 9763 rx_24_fifo.wr_addr_gray[2]
.sym 9765 rx_24_fifo.wr_addr_gray[1]
.sym 9773 $PACKER_VCC_NET
.sym 9799 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9808 rx_24_fifo.rd_addr_gray[4]
.sym 9811 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9815 rx_24_fifo.rd_addr_gray[5]
.sym 9824 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9825 rx_24_fifo.rd_addr_gray[1]
.sym 9832 rx_24_fifo.rd_addr_gray[4]
.sym 9838 rx_24_fifo.rd_addr_gray[1]
.sym 9845 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9851 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9858 rx_24_fifo.rd_addr_gray[5]
.sym 9863 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9879 lvds_clock_buf
.sym 9910 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 9931 w_rx_24_fifo_full
.sym 9934 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 9940 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 9985 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 9988 w_rx_24_fifo_full
.sym 10001 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 10002 lvds_clock_buf
.sym 10003 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10020 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10217 io_smi_data[1]$SB_IO_OUT
.sym 10225 io_smi_data[2]$SB_IO_OUT
.sym 10226 rx_09_fifo.wr_addr_gray_rd[0]
.sym 10227 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10229 io_smi_data[7]$SB_IO_OUT
.sym 10231 spi_if_ins.spi.SCKr[0]
.sym 10233 rx_09_fifo.wr_addr_gray_rd[3]
.sym 10239 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10241 io_smi_data[2]$SB_IO_OUT
.sym 10258 i_sck$SB_IO_IN
.sym 10270 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10272 rx_09_fifo.wr_addr_gray[1]
.sym 10273 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10274 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10276 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10277 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10280 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10283 rx_09_fifo.wr_addr[0]
.sym 10285 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10286 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10287 i_smi_a3$SB_IO_IN
.sym 10288 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10289 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10291 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10292 w_smi_data_output[1]
.sym 10293 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10294 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10295 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10296 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10297 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10298 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10301 rx_09_fifo.wr_addr_gray[1]
.sym 10307 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10309 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10313 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10314 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10315 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10316 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10319 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10320 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10321 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10322 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10325 rx_09_fifo.wr_addr[0]
.sym 10326 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10332 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10334 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10337 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10338 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10339 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10340 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10343 i_smi_a3$SB_IO_IN
.sym 10345 w_smi_data_output[1]
.sym 10348 r_counter[0]_$glb_clk
.sym 10354 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10355 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10358 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10359 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10360 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 10361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10363 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10364 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10369 w_smi_data_output[7]
.sym 10385 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10398 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10400 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10402 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10410 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10420 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10421 io_smi_data[0]$SB_IO_OUT
.sym 10433 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10434 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10437 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10439 w_rx_09_fifo_push
.sym 10440 i_smi_soe_se$rename$0
.sym 10441 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10442 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10443 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10444 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10445 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10446 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10451 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10452 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10453 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10454 rx_09_fifo.wr_addr[0]
.sym 10460 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10465 rx_09_fifo.wr_addr[0]
.sym 10466 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10472 w_rx_09_fifo_push
.sym 10473 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10476 i_smi_soe_se$rename$0
.sym 10479 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10484 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10485 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10488 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10489 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10490 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10491 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10495 i_smi_soe_se$rename$0
.sym 10496 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10497 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10501 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10502 i_smi_soe_se$rename$0
.sym 10503 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10508 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10509 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10510 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10513 rx_09_fifo.wr_addr_gray_rd[4]
.sym 10514 rx_09_fifo.wr_addr_gray_rd[5]
.sym 10515 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 10517 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 10518 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10519 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10520 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 10523 $PACKER_VCC_NET
.sym 10525 w_rx_09_fifo_push
.sym 10527 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10529 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10530 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10537 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10538 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 10539 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10540 io_smi_data[0]$SB_IO_OUT
.sym 10541 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10544 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10546 rx_09_fifo.wr_addr_gray_rd[4]
.sym 10547 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 10554 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10556 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10560 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10561 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10562 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10564 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10565 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10566 w_rx_09_fifo_full
.sym 10571 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10573 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10579 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10581 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10583 w_rx_09_fifo_push
.sym 10585 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10587 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10594 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10599 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10600 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10601 w_rx_09_fifo_push
.sym 10602 w_rx_09_fifo_full
.sym 10607 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10612 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10617 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10619 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10620 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10625 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10630 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10631 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10633 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10634 lvds_clock_buf
.sym 10635 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10636 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10637 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10638 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10639 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10640 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10642 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10643 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10650 io_pmod[2]$SB_IO_IN
.sym 10651 i_smi_soe_se$rename$0
.sym 10652 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10657 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10658 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10661 rx_09_fifo.rd_addr[0]
.sym 10662 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10663 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10665 rx_09_fifo.rd_addr_gray[4]
.sym 10666 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 10671 rx_09_fifo.rd_addr_gray[6]
.sym 10677 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10680 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10681 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10682 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10683 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 10684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10685 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10687 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10688 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10689 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 10690 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10691 rx_09_fifo.wr_addr[7]
.sym 10692 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 10696 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10700 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10705 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 10706 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10707 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10708 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 10711 rx_09_fifo.wr_addr[7]
.sym 10716 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10722 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 10723 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 10724 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 10725 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 10728 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10730 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10734 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10735 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10736 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10737 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10741 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10742 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 10747 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10749 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10753 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10754 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10755 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10757 r_counter[0]_$glb_clk
.sym 10759 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10760 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10761 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10762 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 10763 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 10764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10765 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10766 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 10784 rx_09_fifo.rd_addr[7]
.sym 10792 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10794 w_rx_09_fifo_pulled_data[16]
.sym 10801 rx_09_fifo.rd_addr[3]
.sym 10803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10808 rx_09_fifo.rd_addr[4]
.sym 10813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10814 rx_09_fifo.rd_addr[7]
.sym 10815 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 10816 rx_09_fifo.rd_addr[0]
.sym 10820 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10832 $nextpnr_ICESTORM_LC_6$O
.sym 10835 rx_09_fifo.rd_addr[0]
.sym 10838 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10842 rx_09_fifo.rd_addr[0]
.sym 10844 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10847 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 10848 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10850 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10853 rx_09_fifo.rd_addr[3]
.sym 10854 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10856 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10858 rx_09_fifo.rd_addr[4]
.sym 10860 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10862 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10864 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10866 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10868 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10870 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10872 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10877 rx_09_fifo.rd_addr[7]
.sym 10878 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10882 rx_09_fifo.rd_addr[0]
.sym 10883 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10884 rx_09_fifo.rd_addr_gray[4]
.sym 10885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10886 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10887 rx_09_fifo.rd_addr_gray[6]
.sym 10888 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10889 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10897 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 10907 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10909 rx_24_fifo.rd_addr[0]
.sym 10910 rx_09_fifo.rd_addr[7]
.sym 10911 spi_if_ins.r_tx_byte[7]
.sym 10913 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10915 rx_09_fifo.rd_addr[0]
.sym 10925 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10926 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10927 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10928 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10930 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10933 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10937 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10938 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10940 i_smi_a3$SB_IO_IN
.sym 10948 w_smi_data_output[2]
.sym 10949 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10950 w_rx_09_fifo_pulled_data[0]
.sym 10954 w_rx_09_fifo_pulled_data[16]
.sym 10956 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10962 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10969 i_smi_a3$SB_IO_IN
.sym 10970 w_smi_data_output[2]
.sym 10974 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10980 w_rx_09_fifo_pulled_data[16]
.sym 10981 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10982 w_rx_09_fifo_pulled_data[0]
.sym 10983 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10988 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10994 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10998 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11002 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11008 spi_if_ins.spi.r_tx_byte[6]
.sym 11010 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11021 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 11024 rx_09_fifo.rd_addr[0]
.sym 11030 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11031 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11034 spi_if_ins.r_tx_byte[6]
.sym 11036 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11047 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11048 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11053 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11055 rx_09_fifo.rd_addr[3]
.sym 11056 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11057 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11058 io_pmod[2]$SB_IO_IN
.sym 11061 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11073 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11077 rx_24_fifo.rd_addr[0]
.sym 11091 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11092 io_pmod[2]$SB_IO_IN
.sym 11093 rx_09_fifo.rd_addr[3]
.sym 11094 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11099 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11103 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11109 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11115 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11124 rx_24_fifo.rd_addr[0]
.sym 11125 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11130 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11133 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11135 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11146 io_pmod[2]$SB_IO_IN
.sym 11147 i_smi_soe_se$rename$0
.sym 11151 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11154 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11155 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11157 rx_24_fifo.rd_addr[7]
.sym 11159 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11161 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11162 spi_if_ins.r_tx_byte[0]
.sym 11163 rx_24_fifo.rd_addr[0]
.sym 11173 rx_24_fifo.rd_addr[4]
.sym 11174 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11177 rx_24_fifo.rd_addr[5]
.sym 11180 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11181 rx_24_fifo.rd_addr[7]
.sym 11183 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11184 rx_24_fifo.rd_addr[0]
.sym 11190 rx_24_fifo.rd_addr[6]
.sym 11201 $nextpnr_ICESTORM_LC_8$O
.sym 11204 rx_24_fifo.rd_addr[0]
.sym 11207 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11209 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11211 rx_24_fifo.rd_addr[0]
.sym 11213 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11215 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11217 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11219 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11222 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11225 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11228 rx_24_fifo.rd_addr[4]
.sym 11229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11231 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11234 rx_24_fifo.rd_addr[5]
.sym 11235 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11237 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11239 rx_24_fifo.rd_addr[6]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11244 rx_24_fifo.rd_addr[7]
.sym 11247 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11251 spi_if_ins.r_tx_byte[1]
.sym 11252 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 11253 spi_if_ins.r_tx_byte[6]
.sym 11254 spi_if_ins.r_tx_byte[0]
.sym 11255 spi_if_ins.r_tx_byte[5]
.sym 11257 spi_if_ins.r_tx_byte[2]
.sym 11258 spi_if_ins.r_tx_byte[3]
.sym 11266 spi_if_ins.state_if[1]
.sym 11268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11269 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11270 spi_if_ins.state_if[0]
.sym 11274 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11278 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11279 w_tx_data_io[2]
.sym 11280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11283 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11293 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11298 rx_24_fifo.rd_addr[0]
.sym 11299 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11300 rx_24_fifo.rd_addr[5]
.sym 11302 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11303 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11304 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11306 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11307 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11309 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11310 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11312 rx_24_fifo.rd_addr[4]
.sym 11316 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11317 w_rx_24_fifo_empty
.sym 11318 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11319 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11325 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11331 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11332 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11333 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11334 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11337 rx_24_fifo.rd_addr[0]
.sym 11338 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11345 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11350 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11355 rx_24_fifo.rd_addr[5]
.sym 11356 rx_24_fifo.rd_addr[4]
.sym 11357 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11358 w_rx_24_fifo_empty
.sym 11362 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11364 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11367 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11368 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11369 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11374 r_tx_data[2]
.sym 11376 r_tx_data[1]
.sym 11377 r_tx_data[5]
.sym 11378 r_tx_data[7]
.sym 11379 r_tx_data[6]
.sym 11381 r_tx_data[3]
.sym 11391 w_cs[0]
.sym 11398 spi_if_ins.r_tx_byte[7]
.sym 11399 w_tx_data_smi[1]
.sym 11401 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11406 w_tx_data_io[1]
.sym 11415 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11416 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11418 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11419 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11421 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11425 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11426 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11427 rx_24_fifo.rd_addr[4]
.sym 11428 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11430 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11431 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11438 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11440 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11441 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11442 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11443 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11445 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 11448 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11449 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 11450 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11451 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11455 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11460 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11466 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11468 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11472 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11478 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11479 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11480 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11481 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11484 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11486 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11487 rx_24_fifo.rd_addr[4]
.sym 11492 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11494 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11497 spi_if_ins.r_tx_byte[4]
.sym 11503 spi_if_ins.r_tx_byte[7]
.sym 11510 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11512 i_button_SB_LUT4_I3_I1[1]
.sym 11519 rx_24_fifo.rd_addr_gray[5]
.sym 11521 w_tx_data_smi[2]
.sym 11522 w_rx_24_fifo_full
.sym 11523 w_tx_data_smi[3]
.sym 11524 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11544 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11556 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11560 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11562 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11563 rx_24_fifo.wr_addr_gray[3]
.sym 11568 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11571 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11579 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11592 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11597 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11601 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11607 rx_24_fifo.wr_addr_gray[3]
.sym 11618 r_counter[0]_$glb_clk
.sym 11620 w_tx_data_smi[1]
.sym 11625 w_tx_data_smi[0]
.sym 11626 w_tx_data_smi[2]
.sym 11627 w_tx_data_smi[3]
.sym 11632 $io_pmod[2]$iobuf_i
.sym 11662 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11663 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11670 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11671 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11680 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11684 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11690 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 11695 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11702 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11713 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 11714 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11718 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11724 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11740 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11741 r_counter[0]_$glb_clk
.sym 11742 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11748 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11756 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 11757 w_rx_09_fifo_full
.sym 11787 rx_24_fifo.wr_addr_gray[4]
.sym 11788 rx_24_fifo.wr_addr_gray[0]
.sym 11791 rx_24_fifo.wr_addr_gray[1]
.sym 11792 rx_24_fifo.wr_addr_gray[6]
.sym 11797 rx_24_fifo.wr_addr_gray[2]
.sym 11805 rx_24_fifo.wr_addr[0]
.sym 11812 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11815 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11817 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11820 rx_24_fifo.wr_addr[0]
.sym 11832 rx_24_fifo.wr_addr_gray[6]
.sym 11837 rx_24_fifo.wr_addr_gray[4]
.sym 11844 rx_24_fifo.wr_addr_gray[1]
.sym 11848 rx_24_fifo.wr_addr_gray[0]
.sym 11853 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11854 rx_24_fifo.wr_addr[0]
.sym 11856 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11860 rx_24_fifo.wr_addr_gray[2]
.sym 11864 r_counter[0]_$glb_clk
.sym 11873 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11895 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11900 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11909 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11919 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11924 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11926 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11928 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 11930 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 11932 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 11934 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11936 rx_24_fifo.wr_addr[0]
.sym 11941 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 11942 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 11958 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11960 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 11964 rx_24_fifo.wr_addr[0]
.sym 11966 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11970 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11972 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 11983 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 11984 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 11986 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11987 lvds_clock_buf
.sym 11988 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11998 $PACKER_VCC_NET
.sym 12003 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 12004 $PACKER_VCC_NET
.sym 12017 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12022 rx_24_fifo.wr_addr[0]
.sym 12119 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12133 $PACKER_VCC_NET
.sym 12136 o_ldo_2v8_en$SB_IO_OUT
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12322 io_smi_data[7]$SB_IO_OUT
.sym 12331 i_sck$SB_IO_IN
.sym 12332 io_smi_data[0]$SB_IO_OUT
.sym 12337 sys_ctrl_ins.reset_count[2]
.sym 12338 sys_ctrl_ins.reset_count[3]
.sym 12339 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 12340 sys_ctrl_ins.reset_count[0]
.sym 12341 sys_ctrl_ins.reset_count[1]
.sym 12342 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 12354 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 12383 w_smi_data_output[7]
.sym 12386 i_sck$SB_IO_IN
.sym 12389 i_smi_a3$SB_IO_IN
.sym 12395 rx_09_fifo.wr_addr_gray[0]
.sym 12397 rx_09_fifo.wr_addr_gray[2]
.sym 12403 rx_09_fifo.wr_addr_gray[3]
.sym 12410 rx_09_fifo.wr_addr_gray[0]
.sym 12419 rx_09_fifo.wr_addr_gray[2]
.sym 12430 i_smi_a3$SB_IO_IN
.sym 12431 w_smi_data_output[7]
.sym 12441 i_sck$SB_IO_IN
.sym 12452 rx_09_fifo.wr_addr_gray[3]
.sym 12457 r_counter[0]_$glb_clk
.sym 12463 rx_09_fifo.rd_addr_gray[3]
.sym 12464 rx_09_fifo.rd_addr_gray[5]
.sym 12465 io_smi_data[4]$SB_IO_OUT
.sym 12466 io_smi_data[3]$SB_IO_OUT
.sym 12467 rx_09_fifo.rd_addr_gray[2]
.sym 12468 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 12469 rx_09_fifo.rd_addr_gray[0]
.sym 12470 rx_09_fifo.rd_addr_gray[1]
.sym 12483 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12488 i_sck$SB_IO_IN
.sym 12498 io_smi_data[3]$SB_IO_OUT
.sym 12506 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12508 i_smi_a3$SB_IO_IN
.sym 12526 w_smi_data_output[3]
.sym 12533 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 12540 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12547 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12549 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12551 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12553 spi_if_ins.spi.SCKr[0]
.sym 12555 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12556 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12562 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12563 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12575 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12582 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12597 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12603 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12604 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12605 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12609 spi_if_ins.spi.SCKr[0]
.sym 12616 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12620 r_counter[0]_$glb_clk
.sym 12622 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12623 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12624 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12625 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12626 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12627 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12628 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12629 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12634 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12644 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12649 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12650 w_smi_data_output[4]
.sym 12654 rx_09_fifo.rd_addr_gray[0]
.sym 12655 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12656 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12657 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12663 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12667 rx_09_fifo.wr_addr_gray[4]
.sym 12669 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12671 rx_09_fifo.wr_addr_gray[5]
.sym 12672 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12674 rx_09_fifo.wr_addr_gray[6]
.sym 12675 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12682 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12684 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12685 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12688 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12690 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12692 rx_09_fifo.rd_addr[0]
.sym 12698 rx_09_fifo.wr_addr_gray[4]
.sym 12702 rx_09_fifo.wr_addr_gray[5]
.sym 12708 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12715 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12720 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12721 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12722 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12723 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12729 rx_09_fifo.wr_addr_gray[6]
.sym 12732 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12734 rx_09_fifo.rd_addr[0]
.sym 12738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12739 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12740 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12741 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12743 r_counter[0]_$glb_clk
.sym 12747 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12748 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12749 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12750 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12751 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12752 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12762 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12770 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12773 spi_if_ins.r_tx_byte[3]
.sym 12776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 12780 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 12795 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12798 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12802 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12804 rx_09_fifo.rd_addr_gray[6]
.sym 12806 rx_09_fifo.rd_addr_gray[4]
.sym 12807 rx_09_fifo.rd_addr[7]
.sym 12812 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12814 rx_09_fifo.rd_addr_gray[0]
.sym 12821 rx_09_fifo.rd_addr_gray[4]
.sym 12825 rx_09_fifo.rd_addr[7]
.sym 12833 rx_09_fifo.rd_addr_gray[6]
.sym 12838 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12844 rx_09_fifo.rd_addr_gray[0]
.sym 12852 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12858 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12863 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12866 lvds_clock_buf
.sym 12869 spi_if_ins.spi.r_tx_byte[3]
.sym 12870 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12871 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 12872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 12873 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12874 spi_if_ins.spi.r_tx_byte[7]
.sym 12875 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12881 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12886 spi_if_ins.r_tx_byte[7]
.sym 12891 i_smi_soe_se$rename$0
.sym 12892 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12895 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12903 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12909 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12911 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12913 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12914 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12915 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12916 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12917 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12921 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12924 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12925 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12926 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12927 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12930 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12931 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12936 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12938 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12939 rx_09_fifo.rd_addr[7]
.sym 12944 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12948 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12949 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12950 rx_09_fifo.rd_addr[7]
.sym 12951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12954 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12955 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12956 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12957 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12961 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12966 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12967 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12968 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12969 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12974 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12975 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12980 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12984 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12985 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12986 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12987 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12989 r_counter[0]_$glb_clk
.sym 12991 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12992 spi_if_ins.spi.r_tx_byte[2]
.sym 12993 spi_if_ins.spi.r_tx_byte[5]
.sym 12994 spi_if_ins.spi.r_tx_byte[1]
.sym 12995 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12996 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12997 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12998 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13004 io_pmod[4]$SB_IO_IN
.sym 13006 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 13009 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13011 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13013 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13014 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13016 spi_if_ins.r_tx_byte[4]
.sym 13018 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13032 rx_09_fifo.rd_addr[4]
.sym 13033 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 13037 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13040 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13041 rx_09_fifo.rd_addr[3]
.sym 13043 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 13045 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13046 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13048 rx_09_fifo.rd_addr[0]
.sym 13049 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13050 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 13052 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13053 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13054 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13058 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13063 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13067 rx_09_fifo.rd_addr[0]
.sym 13071 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13072 rx_09_fifo.rd_addr[4]
.sym 13077 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13080 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13083 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 13084 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 13085 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13086 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13092 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13096 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13098 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13101 rx_09_fifo.rd_addr[3]
.sym 13103 rx_09_fifo.rd_addr[4]
.sym 13104 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13107 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13109 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13111 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 13112 r_counter[0]_$glb_clk
.sym 13113 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13115 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13116 w_cs[1]
.sym 13117 w_cs[2]
.sym 13118 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13119 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13120 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13121 w_cs[3]
.sym 13128 $io_pmod[5]$iobuf_i
.sym 13133 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13138 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13146 spi_if_ins.r_tx_byte[5]
.sym 13147 spi_if_ins.r_tx_byte[7]
.sym 13159 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13175 spi_if_ins.r_tx_byte[6]
.sym 13177 spi_if_ins.r_tx_byte[0]
.sym 13182 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13207 spi_if_ins.r_tx_byte[6]
.sym 13221 spi_if_ins.r_tx_byte[0]
.sym 13234 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13238 w_fetch
.sym 13239 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13240 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13241 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 13242 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13243 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13244 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13249 spi_if_ins.w_rx_data[5]
.sym 13251 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13252 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 13262 spi_if_ins.r_tx_byte[2]
.sym 13263 w_cs[2]
.sym 13264 spi_if_ins.r_tx_byte[3]
.sym 13265 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13266 spi_if_ins.r_tx_byte[1]
.sym 13272 w_fetch
.sym 13286 spi_if_ins.state_if[0]
.sym 13288 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13291 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13292 spi_if_ins.state_if[1]
.sym 13298 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 13305 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13307 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13309 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13323 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13324 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13341 spi_if_ins.state_if[1]
.sym 13342 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13343 spi_if_ins.state_if[0]
.sym 13356 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 13357 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13360 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13362 w_load
.sym 13363 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13364 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13366 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13367 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13384 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13385 w_tx_data_io[3]
.sym 13386 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13391 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13392 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13393 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13401 r_tx_data[2]
.sym 13403 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13404 r_tx_data[5]
.sym 13411 r_tx_data[1]
.sym 13412 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13414 r_tx_data[6]
.sym 13415 w_tx_data_smi[2]
.sym 13416 r_tx_data[3]
.sym 13422 r_tx_data[0]
.sym 13428 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13435 r_tx_data[1]
.sym 13440 w_tx_data_smi[2]
.sym 13441 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13443 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13446 r_tx_data[6]
.sym 13452 r_tx_data[0]
.sym 13459 r_tx_data[5]
.sym 13472 r_tx_data[2]
.sym 13479 r_tx_data[3]
.sym 13480 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13481 r_counter[0]_$glb_clk
.sym 13483 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13484 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13485 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13486 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13487 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13488 r_tx_data[0]
.sym 13490 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 13503 w_tx_data_smi[2]
.sym 13508 w_rx_24_fifo_empty
.sym 13512 spi_if_ins.r_tx_byte[4]
.sym 13514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13517 w_tx_data_smi[0]
.sym 13525 w_tx_data_io[7]
.sym 13527 w_tx_data_io[5]
.sym 13532 w_tx_data_io[2]
.sym 13533 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13537 w_tx_data_io[6]
.sym 13540 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13541 w_tx_data_io[1]
.sym 13544 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13545 w_tx_data_io[3]
.sym 13546 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13548 w_tx_data_smi[1]
.sym 13551 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13553 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13554 w_tx_data_smi[3]
.sym 13557 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13559 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13560 w_tx_data_io[2]
.sym 13569 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13570 w_tx_data_smi[1]
.sym 13571 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13572 w_tx_data_io[1]
.sym 13576 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13577 w_tx_data_io[5]
.sym 13578 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13581 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13582 w_tx_data_io[7]
.sym 13583 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13588 w_tx_data_io[6]
.sym 13590 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13599 w_tx_data_io[3]
.sym 13600 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13601 w_tx_data_smi[3]
.sym 13602 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13605 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13608 r_tx_data[4]
.sym 13609 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13611 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13618 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13623 w_tx_data_io[5]
.sym 13625 w_tx_data_io[6]
.sym 13628 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 13629 w_tx_data_io[7]
.sym 13630 w_tx_data_sys[0]
.sym 13631 w_rx_data[1]
.sym 13634 spi_if_ins.r_tx_byte[7]
.sym 13637 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13641 w_rx_data[0]
.sym 13659 r_tx_data[7]
.sym 13665 r_tx_data[4]
.sym 13674 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13682 r_tx_data[4]
.sym 13719 r_tx_data[7]
.sym 13726 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13732 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13735 w_tx_data_sys[0]
.sym 13736 w_smi_read_req
.sym 13742 w_tx_data_io[4]
.sym 13748 w_tx_data_io[2]
.sym 13755 $PACKER_VCC_NET
.sym 13762 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13771 io_pmod[2]$SB_IO_IN
.sym 13774 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13775 w_rx_24_fifo_full
.sym 13778 w_rx_24_fifo_empty
.sym 13781 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13785 w_rx_09_fifo_full
.sym 13805 w_rx_09_fifo_full
.sym 13833 io_pmod[2]$SB_IO_IN
.sym 13840 w_rx_24_fifo_empty
.sym 13845 w_rx_24_fifo_full
.sym 13849 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13854 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13855 io_ctrl_ins.debug_mode[0]
.sym 13857 io_ctrl_ins.debug_mode[1]
.sym 13866 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13869 w_smi_read_req
.sym 13870 w_tx_data_io[1]
.sym 13875 io_pmod[2]$SB_IO_IN
.sym 13913 rx_24_fifo.rd_addr_gray[0]
.sym 13959 rx_24_fifo.rd_addr_gray[0]
.sym 13973 lvds_clock_buf
.sym 13977 io_ctrl_ins.o_pmod[2]
.sym 13980 io_ctrl_ins.o_pmod[1]
.sym 14021 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14091 rx_24_fifo.rd_addr_gray_wr[0]
.sym 14096 lvds_clock_buf
.sym 14111 w_rx_data[2]
.sym 14112 w_rx_data[1]
.sym 14119 o_ldo_2v8_en$SB_IO_OUT
.sym 14239 o_shdn_tx_lna$SB_IO_OUT
.sym 14270 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14277 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14337 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14338 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14361 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14410 o_ldo_2v8_en$SB_IO_OUT
.sym 14414 i_smi_a1$SB_IO_IN
.sym 14418 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14435 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14439 io_smi_data[3]$SB_IO_OUT
.sym 14444 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14449 io_smi_data[4]$SB_IO_OUT
.sym 14451 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14462 w_cs[2]
.sym 14476 i_sck$SB_IO_IN
.sym 14488 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14489 sys_ctrl_ins.reset_count[3]
.sym 14493 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14499 sys_ctrl_ins.reset_count[0]
.sym 14500 sys_ctrl_ins.reset_count[1]
.sym 14504 sys_ctrl_ins.reset_count[2]
.sym 14507 sys_ctrl_ins.reset_cmd
.sym 14515 sys_ctrl_ins.reset_cmd
.sym 14517 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14518 $nextpnr_ICESTORM_LC_16$O
.sym 14521 sys_ctrl_ins.reset_count[0]
.sym 14524 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14527 sys_ctrl_ins.reset_count[1]
.sym 14530 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14531 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14533 sys_ctrl_ins.reset_count[2]
.sym 14534 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14537 sys_ctrl_ins.reset_count[3]
.sym 14539 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14540 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14544 sys_ctrl_ins.reset_cmd
.sym 14546 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14550 sys_ctrl_ins.reset_count[0]
.sym 14555 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14557 sys_ctrl_ins.reset_count[0]
.sym 14558 sys_ctrl_ins.reset_count[1]
.sym 14561 sys_ctrl_ins.reset_count[1]
.sym 14562 sys_ctrl_ins.reset_count[2]
.sym 14563 sys_ctrl_ins.reset_count[3]
.sym 14564 sys_ctrl_ins.reset_count[0]
.sym 14565 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14566 r_counter[0]_$glb_clk
.sym 14567 sys_ctrl_ins.reset_cmd
.sym 14582 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14588 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14601 sys_ctrl_ins.reset_cmd
.sym 14602 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14610 sys_ctrl_ins.reset_cmd
.sym 14620 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14626 $PACKER_VCC_NET
.sym 14627 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14629 $PACKER_VCC_NET
.sym 14631 $PACKER_VCC_NET
.sym 14637 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14639 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14649 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14650 i_smi_a3$SB_IO_IN
.sym 14651 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 14654 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14656 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14664 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14665 w_smi_data_output[4]
.sym 14671 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 14674 w_smi_data_output[3]
.sym 14679 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14683 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14691 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 14694 w_smi_data_output[4]
.sym 14695 i_smi_a3$SB_IO_IN
.sym 14700 i_smi_a3$SB_IO_IN
.sym 14701 w_smi_data_output[3]
.sym 14706 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14714 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14715 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14721 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14725 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14728 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 14729 r_counter[0]_$glb_clk
.sym 14730 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 14733 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14734 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14735 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 14736 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14738 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14745 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 14747 i_ss_SB_LUT4_I3_O
.sym 14757 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14772 rx_09_fifo.rd_addr_gray[3]
.sym 14775 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14776 rx_09_fifo.rd_addr_gray[2]
.sym 14781 rx_09_fifo.rd_addr_gray[5]
.sym 14784 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14787 rx_09_fifo.rd_addr_gray[1]
.sym 14797 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14798 rx_09_fifo.rd_addr_gray_wr[2]
.sym 14808 rx_09_fifo.rd_addr_gray_wr[2]
.sym 14814 rx_09_fifo.rd_addr_gray[1]
.sym 14819 rx_09_fifo.rd_addr_gray[2]
.sym 14824 rx_09_fifo.rd_addr_gray[5]
.sym 14831 rx_09_fifo.rd_addr_gray[3]
.sym 14836 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14842 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14847 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14852 lvds_clock_buf
.sym 14854 int_miso
.sym 14857 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 14864 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 14879 sys_ctrl_ins.reset_cmd
.sym 14880 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14887 i_ss$SB_IO_IN
.sym 14899 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14900 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14904 $PACKER_VCC_NET
.sym 14905 $PACKER_VCC_NET
.sym 14906 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14907 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14908 $PACKER_VCC_NET
.sym 14919 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14922 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14924 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14927 $nextpnr_ICESTORM_LC_15$O
.sym 14930 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14933 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14935 $PACKER_VCC_NET
.sym 14936 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14940 $PACKER_VCC_NET
.sym 14941 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14943 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14946 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14948 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14949 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14953 $PACKER_VCC_NET
.sym 14954 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14955 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14959 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14965 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14970 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14971 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14972 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14973 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14974 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14975 r_counter[0]_$glb_clk
.sym 14976 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14977 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14978 spi_if_ins.spi.r_rx_byte[1]
.sym 14991 i_mosi$SB_IO_IN
.sym 14996 int_miso
.sym 15009 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15010 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15018 spi_if_ins.r_tx_byte[3]
.sym 15020 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15022 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15024 spi_if_ins.spi.r_tx_byte[7]
.sym 15025 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15026 spi_if_ins.r_tx_byte[7]
.sym 15028 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15029 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 15030 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15031 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15032 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15034 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15035 spi_if_ins.spi.r_tx_byte[3]
.sym 15036 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15038 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15041 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15042 rx_09_fifo.rd_addr[0]
.sym 15046 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 15058 spi_if_ins.r_tx_byte[3]
.sym 15063 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15064 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15065 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15069 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15070 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15071 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15072 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15076 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15077 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15078 rx_09_fifo.rd_addr[0]
.sym 15081 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15082 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15083 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 15084 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 15090 spi_if_ins.r_tx_byte[7]
.sym 15093 spi_if_ins.spi.r_tx_byte[3]
.sym 15094 spi_if_ins.spi.r_tx_byte[7]
.sym 15095 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15096 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15097 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15098 r_counter[0]_$glb_clk
.sym 15099 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15102 spi_if_ins.r_tx_data_valid
.sym 15112 io_pmod[6]$SB_IO_IN
.sym 15115 w_smi_data_output[5]
.sym 15122 spi_if_ins.r_tx_byte[7]
.sym 15123 i_mosi$SB_IO_IN
.sym 15126 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 15127 $PACKER_VCC_NET
.sym 15128 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15131 $PACKER_VCC_NET
.sym 15135 $PACKER_VCC_NET
.sym 15142 spi_if_ins.r_tx_byte[1]
.sym 15143 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15144 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15146 spi_if_ins.r_tx_byte[2]
.sym 15149 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15150 spi_if_ins.spi.r_tx_byte[2]
.sym 15152 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15153 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15154 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15155 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15160 spi_if_ins.spi.r_tx_byte[6]
.sym 15162 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15163 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15165 spi_if_ins.r_tx_byte[4]
.sym 15166 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15167 spi_if_ins.spi.r_tx_byte[5]
.sym 15168 spi_if_ins.spi.r_tx_byte[1]
.sym 15169 spi_if_ins.r_tx_byte[5]
.sym 15170 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15175 spi_if_ins.r_tx_byte[4]
.sym 15180 spi_if_ins.r_tx_byte[2]
.sym 15189 spi_if_ins.r_tx_byte[5]
.sym 15194 spi_if_ins.r_tx_byte[1]
.sym 15198 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15199 spi_if_ins.spi.r_tx_byte[6]
.sym 15200 spi_if_ins.spi.r_tx_byte[2]
.sym 15201 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15204 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 15205 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15206 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15207 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15210 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15211 spi_if_ins.spi.r_tx_byte[5]
.sym 15212 spi_if_ins.spi.r_tx_byte[1]
.sym 15213 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15216 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15217 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15218 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15219 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15220 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15223 spi_if_ins.w_rx_data[6]
.sym 15224 spi_if_ins.state_if[1]
.sym 15225 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15226 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15227 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15241 io_pmod[7]$SB_IO_IN
.sym 15242 spi_if_ins.r_tx_byte[2]
.sym 15246 spi_if_ins.r_tx_byte[1]
.sym 15266 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15270 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15276 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 15277 spi_if_ins.w_rx_data[5]
.sym 15278 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15284 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15285 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15288 spi_if_ins.w_rx_data[6]
.sym 15289 spi_if_ins.state_if[1]
.sym 15292 spi_if_ins.state_if[0]
.sym 15294 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15305 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15310 spi_if_ins.w_rx_data[6]
.sym 15311 spi_if_ins.w_rx_data[5]
.sym 15316 spi_if_ins.w_rx_data[5]
.sym 15317 spi_if_ins.w_rx_data[6]
.sym 15322 spi_if_ins.state_if[0]
.sym 15323 spi_if_ins.state_if[1]
.sym 15327 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 15329 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15330 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15333 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15335 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15336 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 15341 spi_if_ins.w_rx_data[6]
.sym 15342 spi_if_ins.w_rx_data[5]
.sym 15343 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15347 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15349 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15350 spi_if_ins.state_if[0]
.sym 15352 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15362 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15370 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15371 w_cs[1]
.sym 15372 w_ioc[0]
.sym 15373 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15375 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15381 w_cs[3]
.sym 15389 w_cs[1]
.sym 15394 w_cs[3]
.sym 15396 spi_if_ins.state_if[1]
.sym 15397 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15398 w_cs[2]
.sym 15399 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15400 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15402 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15406 w_cs[0]
.sym 15414 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15415 spi_if_ins.state_if[0]
.sym 15426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15427 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15432 w_cs[1]
.sym 15433 w_cs[3]
.sym 15434 w_cs[2]
.sym 15435 w_cs[0]
.sym 15438 w_cs[0]
.sym 15439 w_cs[1]
.sym 15440 w_cs[3]
.sym 15441 w_cs[2]
.sym 15444 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15445 spi_if_ins.state_if[0]
.sym 15446 spi_if_ins.state_if[1]
.sym 15450 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15451 spi_if_ins.state_if[1]
.sym 15452 spi_if_ins.state_if[0]
.sym 15453 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15457 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15459 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15462 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15466 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15468 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15470 w_ioc[4]
.sym 15471 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15472 w_cs[0]
.sym 15474 w_ioc[3]
.sym 15475 w_ioc[1]
.sym 15476 w_ioc[0]
.sym 15485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15493 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15494 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15500 w_ioc[0]
.sym 15501 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15511 w_fetch
.sym 15512 w_load
.sym 15516 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15518 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15521 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15524 w_cs[2]
.sym 15528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15531 w_cs[1]
.sym 15532 w_tx_data_io[0]
.sym 15533 i_button_SB_LUT4_I3_I1[1]
.sym 15535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15537 w_cs[0]
.sym 15539 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15540 w_tx_data_smi[0]
.sym 15541 w_cs[3]
.sym 15543 w_cs[0]
.sym 15544 w_cs[2]
.sym 15545 w_cs[3]
.sym 15546 w_cs[1]
.sym 15555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15562 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15567 w_load
.sym 15568 w_fetch
.sym 15569 w_cs[0]
.sym 15570 i_button_SB_LUT4_I3_I1[1]
.sym 15579 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15580 w_tx_data_smi[0]
.sym 15581 w_tx_data_io[0]
.sym 15582 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15585 w_cs[1]
.sym 15587 w_fetch
.sym 15588 w_load
.sym 15589 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15592 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15593 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15594 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15595 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15596 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15597 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 15598 w_tx_data_io[0]
.sym 15599 i_button_SB_LUT4_I3_I1[1]
.sym 15604 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15610 w_rx_data[0]
.sym 15612 w_rx_data[1]
.sym 15613 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15616 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15617 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15619 $PACKER_VCC_NET
.sym 15622 w_rx_24_fifo_empty
.sym 15623 $PACKER_VCC_NET
.sym 15624 w_ioc[1]
.sym 15625 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15627 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15634 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15635 w_fetch
.sym 15636 w_cs[0]
.sym 15637 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15639 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15641 w_cs[1]
.sym 15644 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15647 w_ioc[1]
.sym 15649 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15651 w_cs[3]
.sym 15654 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15656 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15658 w_cs[2]
.sym 15660 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15661 w_tx_data_sys[0]
.sym 15666 w_cs[2]
.sym 15667 w_cs[0]
.sym 15668 w_cs[3]
.sym 15669 w_cs[1]
.sym 15672 w_cs[0]
.sym 15673 w_cs[3]
.sym 15674 w_cs[1]
.sym 15675 w_cs[2]
.sym 15678 w_cs[2]
.sym 15679 w_ioc[1]
.sym 15680 w_fetch
.sym 15681 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15684 w_cs[0]
.sym 15685 w_fetch
.sym 15687 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15691 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15692 w_fetch
.sym 15696 w_tx_data_sys[0]
.sym 15697 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15698 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15699 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15708 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15709 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15710 w_cs[1]
.sym 15711 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15712 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15713 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15715 io_ctrl_ins.o_pmod[3]
.sym 15716 i_button_SB_LUT4_I3_I1[0]
.sym 15717 io_ctrl_ins.o_pmod[4]
.sym 15718 i_button_SB_LUT4_I3_I1[2]
.sym 15719 io_ctrl_ins.o_pmod[5]
.sym 15720 io_ctrl_ins.o_pmod[6]
.sym 15721 i_button_SB_LUT4_I3_O[0]
.sym 15722 io_ctrl_ins.o_pmod[0]
.sym 15723 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15730 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15731 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15738 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15739 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15742 io_ctrl_ins.mixer_en_state
.sym 15744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15745 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15749 i_button_SB_LUT4_I3_I1[1]
.sym 15757 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15758 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15760 w_tx_data_io[4]
.sym 15764 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15766 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15767 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15785 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15801 w_tx_data_io[4]
.sym 15802 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15807 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15808 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15821 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15835 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15836 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15837 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15838 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15839 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 15841 io_ctrl_ins.rf_pin_state[7]
.sym 15842 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15843 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15844 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15845 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15850 w_tx_data_io[3]
.sym 15854 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15863 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15866 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15872 w_ioc[0]
.sym 15891 io_pmod[2]$SB_IO_IN
.sym 15894 w_rx_24_fifo_empty
.sym 15897 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15899 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15900 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15930 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15950 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15956 io_pmod[2]$SB_IO_IN
.sym 15957 w_rx_24_fifo_empty
.sym 15958 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 15962 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 15963 io_ctrl_ins.rf_pin_state[6]
.sym 15964 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15965 io_ctrl_ins.rf_pin_state[3]
.sym 15966 io_ctrl_ins.rf_pin_state[5]
.sym 15967 io_ctrl_ins.rf_pin_state[4]
.sym 15968 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15973 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15976 io_ctrl_ins.rf_pin_state[7]
.sym 15987 $PACKER_VCC_NET
.sym 15988 w_ioc[0]
.sym 15994 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 15995 i_config[3]$SB_IO_IN
.sym 16004 w_rx_data[0]
.sym 16010 w_rx_data[1]
.sym 16013 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16017 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16049 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16056 w_rx_data[0]
.sym 16067 w_rx_data[1]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16083 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 16084 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16085 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16087 io_ctrl_ins.rf_pin_state[0]
.sym 16088 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 16089 io_ctrl_ins.rf_pin_state[2]
.sym 16091 $PACKER_VCC_NET
.sym 16097 io_ctrl_ins.rf_pin_state[4]
.sym 16103 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16110 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16115 $PACKER_VCC_NET
.sym 16119 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16127 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16129 w_rx_data[2]
.sym 16140 w_rx_data[1]
.sym 16170 w_rx_data[2]
.sym 16191 w_rx_data[1]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16205 r_counter[0]_$glb_clk
.sym 16210 o_shdn_rx_lna$SB_IO_OUT
.sym 16213 o_shdn_tx_lna$SB_IO_OUT
.sym 16214 io_ctrl_ins.mixer_en_state
.sym 16219 o_led0$SB_IO_OUT
.sym 16221 io_ctrl_ins.o_pmod[1]
.sym 16224 $PACKER_VCC_NET
.sym 16237 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16238 io_ctrl_ins.mixer_en_state
.sym 16241 $PACKER_VCC_NET
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16479 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16482 i_config[3]$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16514 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16567 i_smi_a1_SB_LUT4_I1_O[2]
.sym 16574 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 16597 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16600 sys_ctrl_ins.reset_cmd
.sym 16608 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16621 io_smi_data[4]$SB_IO_OUT
.sym 16622 $PACKER_GND_NET
.sym 16629 sys_ctrl_ins.reset_cmd
.sym 16658 io_smi_data[4]$SB_IO_OUT
.sym 16671 $PACKER_GND_NET
.sym 16674 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16675 r_counter[0]_$glb_clk
.sym 16676 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16682 spi_if_ins.spi.r3_rx_done
.sym 16685 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16686 i_ss_SB_LUT4_I3_O
.sym 16688 spi_if_ins.spi.r2_rx_done
.sym 16716 $PACKER_GND_NET
.sym 16730 i_smi_a1_SB_LUT4_I1_O[2]
.sym 16732 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16747 i_smi_a1_SB_LUT4_I1_O[2]
.sym 16842 spi_if_ins.spi.r_rx_done
.sym 16851 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 16856 i_ss$SB_IO_IN
.sym 16885 i_ss$SB_IO_IN
.sym 16888 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16891 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16894 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16913 $nextpnr_ICESTORM_LC_14$O
.sym 16915 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16919 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16921 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16927 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16929 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16932 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16934 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16935 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16938 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16939 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16941 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16944 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16945 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16958 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16961 i_sck$SB_IO_IN_$glb_clk
.sym 16962 i_ss$SB_IO_IN
.sym 16963 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16964 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16966 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16967 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16968 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16969 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16970 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16971 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 16981 i_ss$SB_IO_IN
.sym 16986 i_ss$SB_IO_IN
.sym 16990 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17004 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17005 i_ss$SB_IO_IN
.sym 17007 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17015 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17024 spi_if_ins.r_tx_byte[7]
.sym 17037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17039 spi_if_ins.r_tx_byte[7]
.sym 17040 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17055 i_ss$SB_IO_IN
.sym 17057 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17086 spi_if_ins.spi.r_rx_byte[6]
.sym 17087 spi_if_ins.spi.r_rx_byte[3]
.sym 17088 io_smi_data[5]$SB_IO_OUT
.sym 17089 spi_if_ins.spi.r_rx_byte[4]
.sym 17090 spi_if_ins.spi.r_rx_byte[5]
.sym 17091 spi_if_ins.spi.r_rx_byte[0]
.sym 17092 spi_if_ins.spi.r_rx_byte[2]
.sym 17093 spi_if_ins.spi.r_rx_byte[7]
.sym 17099 i_ss$SB_IO_IN
.sym 17114 i_smi_soe_se$rename$0
.sym 17118 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17121 io_pmod[2]$SB_IO_IN
.sym 17129 spi_if_ins.r_tx_data_valid
.sym 17132 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17138 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17140 i_ss$SB_IO_IN
.sym 17160 spi_if_ins.r_tx_data_valid
.sym 17162 i_ss$SB_IO_IN
.sym 17166 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17206 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17207 i_sck$SB_IO_IN_$glb_clk
.sym 17209 spi_if_ins.w_rx_data[0]
.sym 17210 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17211 spi_if_ins.w_rx_data[4]
.sym 17212 spi_if_ins.w_rx_data[2]
.sym 17213 spi_if_ins.w_rx_data[3]
.sym 17214 spi_if_ins.w_rx_data[6]
.sym 17215 spi_if_ins.w_rx_data[5]
.sym 17216 spi_if_ins.w_rx_data[1]
.sym 17235 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17236 spi_if_ins.w_rx_data[6]
.sym 17238 spi_if_ins.w_rx_data[5]
.sym 17240 spi_if_ins.state_if[1]
.sym 17244 i_smi_a1_SB_LUT4_I1_O[2]
.sym 17275 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17277 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17297 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17329 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17338 w_ioc[2]
.sym 17344 io_pmod[5]$SB_IO_IN
.sym 17351 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 17356 spi_if_ins.w_rx_data[4]
.sym 17357 w_rx_data[3]
.sym 17360 spi_if_ins.w_rx_data[3]
.sym 17361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17364 w_rx_data[5]
.sym 17366 spi_if_ins.w_rx_data[1]
.sym 17367 w_rx_data[4]
.sym 17374 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17375 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17379 spi_if_ins.w_rx_data[5]
.sym 17382 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17385 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17386 spi_if_ins.w_rx_data[6]
.sym 17393 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17403 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17408 spi_if_ins.w_rx_data[6]
.sym 17412 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17413 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17415 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17418 spi_if_ins.w_rx_data[5]
.sym 17420 spi_if_ins.w_rx_data[6]
.sym 17424 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17431 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17432 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17433 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17452 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17457 w_rx_data[5]
.sym 17459 w_rx_data[6]
.sym 17466 i_button$SB_IO_IN
.sym 17471 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17479 w_rx_data[0]
.sym 17480 w_rx_data[6]
.sym 17481 w_rx_data[1]
.sym 17482 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17483 w_rx_data[3]
.sym 17486 spi_if_ins.w_rx_data[0]
.sym 17487 w_ioc[2]
.sym 17497 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17500 spi_if_ins.state_if[0]
.sym 17503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17505 spi_if_ins.state_if[1]
.sym 17507 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17509 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17526 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17536 spi_if_ins.state_if[1]
.sym 17538 spi_if_ins.state_if[0]
.sym 17547 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17548 spi_if_ins.state_if[1]
.sym 17549 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17550 spi_if_ins.state_if[0]
.sym 17554 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17565 spi_if_ins.state_if[0]
.sym 17566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17567 spi_if_ins.state_if[1]
.sym 17568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17575 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17578 w_rx_data[3]
.sym 17580 w_rx_data[2]
.sym 17582 w_rx_data[7]
.sym 17583 w_rx_data[4]
.sym 17584 w_rx_data[0]
.sym 17585 w_rx_data[1]
.sym 17588 i_smi_a1_SB_LUT4_I1_O[2]
.sym 17591 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17602 w_rx_data[5]
.sym 17603 w_rx_data[7]
.sym 17605 w_rx_data[4]
.sym 17606 w_rx_data[6]
.sym 17607 w_rx_data[0]
.sym 17608 w_ioc[0]
.sym 17609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17611 w_rx_data[3]
.sym 17613 io_pmod[2]$SB_IO_IN
.sym 17621 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17628 spi_if_ins.w_rx_data[4]
.sym 17631 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17632 spi_if_ins.w_rx_data[3]
.sym 17638 spi_if_ins.w_rx_data[1]
.sym 17646 spi_if_ins.w_rx_data[0]
.sym 17648 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17659 spi_if_ins.w_rx_data[4]
.sym 17666 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17672 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17683 spi_if_ins.w_rx_data[3]
.sym 17691 spi_if_ins.w_rx_data[1]
.sym 17697 spi_if_ins.w_rx_data[0]
.sym 17698 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17699 r_counter[0]_$glb_clk
.sym 17703 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17704 w_tx_data_io[5]
.sym 17705 w_tx_data_io[6]
.sym 17707 w_tx_data_io[7]
.sym 17725 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 17726 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17728 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17729 w_rx_data[7]
.sym 17730 i_button_SB_LUT4_I3_O[1]
.sym 17731 w_rx_data[4]
.sym 17732 i_smi_a1_SB_LUT4_I1_O[2]
.sym 17733 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17735 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17736 w_ioc[0]
.sym 17743 w_ioc[4]
.sym 17746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17748 w_ioc[1]
.sym 17749 w_ioc[0]
.sym 17750 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17753 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17755 w_ioc[3]
.sym 17758 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17759 w_ioc[2]
.sym 17762 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17766 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17768 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17769 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17771 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17775 w_ioc[3]
.sym 17776 w_ioc[4]
.sym 17777 w_ioc[1]
.sym 17778 w_ioc[2]
.sym 17781 w_ioc[2]
.sym 17782 w_ioc[1]
.sym 17783 w_ioc[0]
.sym 17784 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17787 w_ioc[1]
.sym 17788 w_ioc[0]
.sym 17789 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17793 w_ioc[4]
.sym 17794 w_ioc[3]
.sym 17795 w_ioc[2]
.sym 17799 w_ioc[1]
.sym 17800 w_ioc[0]
.sym 17801 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17805 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17806 w_ioc[1]
.sym 17808 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17811 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17812 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17813 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17814 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17817 w_ioc[0]
.sym 17819 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17824 io_ctrl_ins.pmod_dir_state[3]
.sym 17825 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17826 io_ctrl_ins.pmod_dir_state[6]
.sym 17827 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17828 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17829 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17830 io_ctrl_ins.pmod_dir_state[7]
.sym 17831 io_ctrl_ins.pmod_dir_state[5]
.sym 17836 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17848 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17849 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17851 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17852 o_tr_vc1$SB_IO_OUT
.sym 17853 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 17855 w_rx_data[4]
.sym 17856 w_rx_data[5]
.sym 17857 w_rx_data[3]
.sym 17859 o_rx_h_tx_l$SB_IO_OUT
.sym 17866 i_button_SB_LUT4_I3_I1[0]
.sym 17867 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17868 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17869 w_ioc[1]
.sym 17873 w_rx_data[7]
.sym 17874 w_rx_data[5]
.sym 17875 w_rx_data[4]
.sym 17877 w_rx_data[0]
.sym 17878 w_rx_data[6]
.sym 17879 w_ioc[0]
.sym 17880 i_button_SB_LUT4_I3_I1[1]
.sym 17881 w_rx_data[3]
.sym 17889 i_button$SB_IO_IN
.sym 17892 i_button_SB_LUT4_I3_I1[2]
.sym 17898 w_rx_data[3]
.sym 17906 w_rx_data[7]
.sym 17913 w_rx_data[4]
.sym 17916 w_ioc[0]
.sym 17918 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17919 w_ioc[1]
.sym 17924 w_rx_data[5]
.sym 17929 w_rx_data[6]
.sym 17934 i_button_SB_LUT4_I3_I1[1]
.sym 17935 i_button_SB_LUT4_I3_I1[0]
.sym 17936 i_button_SB_LUT4_I3_I1[2]
.sym 17937 i_button$SB_IO_IN
.sym 17942 w_rx_data[0]
.sym 17944 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17948 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17949 i_button_SB_LUT4_I3_O[1]
.sym 17950 io_ctrl_ins.rf_mode[2]
.sym 17951 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17954 io_ctrl_ins.rf_mode[0]
.sym 17965 i_config[3]$SB_IO_IN
.sym 17972 io_ctrl_ins.o_pmod[4]
.sym 17973 w_rx_data[6]
.sym 17974 i_button_SB_LUT4_I3_I1[2]
.sym 17975 w_rx_data[3]
.sym 17976 i_button_SB_LUT4_I3_I1[1]
.sym 17978 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17979 w_rx_data[0]
.sym 17980 o_led0$SB_IO_OUT
.sym 17981 w_rx_data[1]
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17991 o_led0$SB_IO_OUT
.sym 17994 i_button_SB_LUT4_I3_I1[1]
.sym 17995 io_ctrl_ins.mixer_en_state
.sym 17997 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 17998 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17999 i_button_SB_LUT4_I3_I1[2]
.sym 18001 w_rx_data[7]
.sym 18002 i_smi_a1_SB_LUT4_I1_O[2]
.sym 18003 io_ctrl_ins.o_pmod[0]
.sym 18005 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18006 w_ioc[0]
.sym 18007 io_ctrl_ins.debug_mode[0]
.sym 18009 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18010 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18013 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18021 i_button_SB_LUT4_I3_I1[2]
.sym 18022 o_led0$SB_IO_OUT
.sym 18023 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18024 io_ctrl_ins.debug_mode[0]
.sym 18027 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18028 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18033 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18035 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18042 w_rx_data[7]
.sym 18045 w_ioc[0]
.sym 18046 io_ctrl_ins.mixer_en_state
.sym 18047 io_ctrl_ins.o_pmod[0]
.sym 18048 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18051 i_smi_a1_SB_LUT4_I1_O[2]
.sym 18053 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18054 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18058 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18060 i_smi_a1_SB_LUT4_I1_O[2]
.sym 18064 i_button_SB_LUT4_I3_I1[1]
.sym 18066 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18072 io_ctrl_ins.pmod_dir_state[4]
.sym 18074 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 18076 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 18077 io_ctrl_ins.pmod_dir_state[2]
.sym 18088 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18096 io_ctrl_ins.rf_mode[2]
.sym 18097 $PACKER_VCC_NET
.sym 18098 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18105 w_ioc[0]
.sym 18111 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18113 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18114 io_ctrl_ins.debug_mode[0]
.sym 18115 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18116 io_ctrl_ins.debug_mode[1]
.sym 18117 w_ioc[0]
.sym 18122 io_ctrl_ins.rf_mode[2]
.sym 18124 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18125 w_rx_data[4]
.sym 18128 w_rx_data[5]
.sym 18133 w_rx_data[6]
.sym 18134 i_button_SB_LUT4_I3_I1[2]
.sym 18135 w_rx_data[3]
.sym 18141 i_smi_a1_SB_LUT4_I1_O[2]
.sym 18144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18145 io_ctrl_ins.debug_mode[0]
.sym 18146 io_ctrl_ins.rf_mode[2]
.sym 18147 io_ctrl_ins.debug_mode[1]
.sym 18151 w_ioc[0]
.sym 18153 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18156 w_rx_data[6]
.sym 18162 io_ctrl_ins.debug_mode[1]
.sym 18164 io_ctrl_ins.debug_mode[0]
.sym 18169 w_rx_data[3]
.sym 18176 w_rx_data[5]
.sym 18183 w_rx_data[4]
.sym 18186 i_smi_a1_SB_LUT4_I1_O[2]
.sym 18187 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18188 i_button_SB_LUT4_I3_I1[2]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18194 o_led1$SB_IO_OUT
.sym 18195 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18197 o_led0$SB_IO_OUT
.sym 18198 o_ldo_2v8_en$SB_IO_OUT
.sym 18199 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18200 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18207 io_ctrl_ins.rf_pin_state[5]
.sym 18209 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18211 io_ctrl_ins.rf_pin_state[6]
.sym 18213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18214 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18215 io_ctrl_ins.rf_pin_state[3]
.sym 18223 $PACKER_VCC_NET
.sym 18225 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 18228 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18234 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18236 io_ctrl_ins.o_pmod[2]
.sym 18241 w_ioc[0]
.sym 18243 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18245 o_shdn_rx_lna$SB_IO_OUT
.sym 18248 o_shdn_tx_lna$SB_IO_OUT
.sym 18251 w_rx_data[0]
.sym 18252 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18253 w_rx_data[1]
.sym 18255 io_ctrl_ins.debug_mode[1]
.sym 18258 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18259 w_rx_data[2]
.sym 18267 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18268 io_ctrl_ins.debug_mode[1]
.sym 18269 o_shdn_rx_lna$SB_IO_OUT
.sym 18270 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18273 w_rx_data[1]
.sym 18285 w_rx_data[0]
.sym 18291 io_ctrl_ins.o_pmod[2]
.sym 18292 w_ioc[0]
.sym 18293 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18294 o_shdn_tx_lna$SB_IO_OUT
.sym 18300 w_rx_data[2]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18316 w_tx_data_io[1]
.sym 18319 w_tx_data_io[4]
.sym 18321 w_tx_data_io[2]
.sym 18332 o_tr_vc1_b$SB_IO_OUT
.sym 18341 i_config[1]$SB_IO_IN
.sym 18342 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18345 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18358 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18359 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18360 io_ctrl_ins.rf_pin_state[0]
.sym 18362 io_ctrl_ins.rf_pin_state[2]
.sym 18368 io_ctrl_ins.rf_mode[2]
.sym 18370 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18371 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18426 io_ctrl_ins.rf_mode[2]
.sym 18427 io_ctrl_ins.rf_pin_state[2]
.sym 18428 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18429 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18432 io_ctrl_ins.rf_pin_state[0]
.sym 18433 io_ctrl_ins.rf_mode[2]
.sym 18434 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18436 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18455 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18459 o_shdn_rx_lna$SB_IO_OUT
.sym 18460 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18474 i_button_SB_LUT4_I3_I1[2]
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_sck$SB_IO_IN
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18814 io_smi_data[5]$SB_IO_OUT
.sym 18873 i_ss$SB_IO_IN
.sym 18876 spi_if_ins.spi.r_rx_done
.sym 18889 spi_if_ins.spi.r2_rx_done
.sym 18891 spi_if_ins.spi.r3_rx_done
.sym 18907 spi_if_ins.spi.r2_rx_done
.sym 18923 spi_if_ins.spi.r3_rx_done
.sym 18926 spi_if_ins.spi.r2_rx_done
.sym 18929 i_ss$SB_IO_IN
.sym 18943 spi_if_ins.spi.r_rx_done
.sym 18946 r_counter[0]_$glb_clk
.sym 18958 w_rx_data[4]
.sym 18968 $PACKER_GND_NET
.sym 18970 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18976 io_smi_data[5]$SB_IO_OUT
.sym 18977 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18979 i_ss_SB_LUT4_I3_O
.sym 18992 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18993 i_ss$SB_IO_IN
.sym 19000 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19037 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19068 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19069 i_sck$SB_IO_IN_$glb_clk
.sym 19070 i_ss$SB_IO_IN
.sym 19082 w_rx_data[0]
.sym 19112 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19118 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19121 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19127 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19133 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19138 i_mosi$SB_IO_IN
.sym 19139 i_ss_SB_LUT4_I3_O
.sym 19140 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19145 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19153 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19166 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19169 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19177 i_mosi$SB_IO_IN
.sym 19182 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19188 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19191 i_ss_SB_LUT4_I3_O
.sym 19192 i_sck$SB_IO_IN_$glb_clk
.sym 19219 spi_if_ins.w_rx_data[5]
.sym 19225 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19235 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19236 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19238 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19239 i_smi_a3$SB_IO_IN
.sym 19241 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19242 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19247 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19252 i_mosi$SB_IO_IN
.sym 19254 w_smi_data_output[5]
.sym 19262 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19271 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19276 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19280 i_smi_a3$SB_IO_IN
.sym 19281 w_smi_data_output[5]
.sym 19287 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19292 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19298 i_mosi$SB_IO_IN
.sym 19305 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19310 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19314 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19358 spi_if_ins.spi.r_rx_byte[6]
.sym 19360 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19361 spi_if_ins.spi.r_rx_byte[4]
.sym 19362 spi_if_ins.spi.r_rx_byte[5]
.sym 19364 spi_if_ins.spi.r_rx_byte[2]
.sym 19367 spi_if_ins.spi.r_rx_byte[3]
.sym 19371 spi_if_ins.spi.r_rx_byte[0]
.sym 19373 spi_if_ins.spi.r_rx_byte[7]
.sym 19383 spi_if_ins.spi.r_rx_byte[1]
.sym 19393 spi_if_ins.spi.r_rx_byte[0]
.sym 19398 spi_if_ins.spi.r_rx_byte[7]
.sym 19404 spi_if_ins.spi.r_rx_byte[4]
.sym 19412 spi_if_ins.spi.r_rx_byte[2]
.sym 19417 spi_if_ins.spi.r_rx_byte[3]
.sym 19422 spi_if_ins.spi.r_rx_byte[6]
.sym 19427 spi_if_ins.spi.r_rx_byte[5]
.sym 19434 spi_if_ins.spi.r_rx_byte[1]
.sym 19437 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19438 r_counter[0]_$glb_clk
.sym 19452 spi_if_ins.w_rx_data[0]
.sym 19456 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19467 spi_if_ins.w_rx_data[2]
.sym 19484 spi_if_ins.w_rx_data[2]
.sym 19492 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19551 spi_if_ins.w_rx_data[2]
.sym 19560 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19561 r_counter[0]_$glb_clk
.sym 19574 i_config[2]$SB_IO_IN
.sym 19582 i_smi_soe_se$rename$0
.sym 19590 w_rx_data[1]
.sym 19596 w_rx_data[2]
.sym 19608 spi_if_ins.w_rx_data[5]
.sym 19614 spi_if_ins.w_rx_data[6]
.sym 19615 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19649 spi_if_ins.w_rx_data[5]
.sym 19664 spi_if_ins.w_rx_data[6]
.sym 19683 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19718 w_rx_data[3]
.sym 19719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 19730 spi_if_ins.w_rx_data[0]
.sym 19732 spi_if_ins.w_rx_data[3]
.sym 19736 spi_if_ins.w_rx_data[4]
.sym 19737 spi_if_ins.w_rx_data[2]
.sym 19738 spi_if_ins.w_rx_data[1]
.sym 19742 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19754 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19763 spi_if_ins.w_rx_data[3]
.sym 19773 spi_if_ins.w_rx_data[2]
.sym 19786 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19791 spi_if_ins.w_rx_data[4]
.sym 19797 spi_if_ins.w_rx_data[0]
.sym 19805 spi_if_ins.w_rx_data[1]
.sym 19806 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19834 w_rx_data[2]
.sym 19838 w_rx_data[7]
.sym 19840 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19851 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 19854 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 19861 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19862 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 19863 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 19866 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 19872 i_button_SB_LUT4_I3_O[0]
.sym 19876 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 19878 i_button_SB_LUT4_I3_O[1]
.sym 19895 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 19897 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 19901 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 19902 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 19908 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 19910 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 19921 i_button_SB_LUT4_I3_O[0]
.sym 19922 i_button_SB_LUT4_I3_O[1]
.sym 19929 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19931 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 19957 i_config[0]$SB_IO_IN
.sym 19959 io_ctrl_ins.rf_mode[0]
.sym 19964 o_rx_h_tx_l_b$SB_IO_OUT
.sym 19967 io_ctrl_ins.rf_mode[2]
.sym 19973 i_config[0]$SB_IO_IN
.sym 19974 i_config[3]$SB_IO_IN
.sym 19975 io_ctrl_ins.pmod_dir_state[6]
.sym 19976 i_button_SB_LUT4_I3_I1[2]
.sym 19977 w_rx_data[0]
.sym 19978 w_rx_data[6]
.sym 19980 io_ctrl_ins.pmod_dir_state[5]
.sym 19981 io_ctrl_ins.o_pmod[3]
.sym 19982 w_rx_data[5]
.sym 19985 io_ctrl_ins.o_pmod[5]
.sym 19990 w_rx_data[3]
.sym 19991 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19998 w_rx_data[7]
.sym 20000 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20004 i_button_SB_LUT4_I3_I1[1]
.sym 20007 w_rx_data[3]
.sym 20012 i_config[3]$SB_IO_IN
.sym 20013 io_ctrl_ins.pmod_dir_state[6]
.sym 20014 i_button_SB_LUT4_I3_I1[2]
.sym 20015 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20019 w_rx_data[6]
.sym 20024 i_button_SB_LUT4_I3_I1[2]
.sym 20025 i_config[0]$SB_IO_IN
.sym 20026 io_ctrl_ins.o_pmod[3]
.sym 20027 i_button_SB_LUT4_I3_I1[1]
.sym 20030 i_button_SB_LUT4_I3_I1[1]
.sym 20031 io_ctrl_ins.o_pmod[5]
.sym 20032 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20033 io_ctrl_ins.pmod_dir_state[5]
.sym 20037 w_rx_data[0]
.sym 20044 w_rx_data[7]
.sym 20051 w_rx_data[5]
.sym 20052 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20053 r_counter[0]_$glb_clk
.sym 20067 io_ctrl_ins.pmod_dir_state[3]
.sym 20072 $io_pmod[2]$iobuf_i
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20075 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20079 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20083 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20088 w_rx_data[2]
.sym 20090 w_rx_data[1]
.sym 20096 o_tr_vc1$SB_IO_OUT
.sym 20098 w_ioc[0]
.sym 20101 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20102 io_ctrl_ins.pmod_dir_state[7]
.sym 20103 w_rx_data[4]
.sym 20104 w_rx_data[2]
.sym 20105 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20107 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20109 w_rx_data[3]
.sym 20111 o_rx_h_tx_l$SB_IO_OUT
.sym 20113 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20117 io_ctrl_ins.o_pmod[6]
.sym 20119 i_config[2]$SB_IO_IN
.sym 20123 i_button_SB_LUT4_I3_I1[2]
.sym 20124 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20129 o_tr_vc1$SB_IO_OUT
.sym 20130 i_config[2]$SB_IO_IN
.sym 20131 i_button_SB_LUT4_I3_I1[2]
.sym 20132 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20135 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20136 w_ioc[0]
.sym 20137 io_ctrl_ins.o_pmod[6]
.sym 20138 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20141 o_rx_h_tx_l$SB_IO_OUT
.sym 20142 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20143 io_ctrl_ins.pmod_dir_state[7]
.sym 20144 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20149 w_rx_data[4]
.sym 20155 w_rx_data[3]
.sym 20171 w_rx_data[2]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 20190 $PACKER_VCC_NET
.sym 20199 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20202 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 20205 io_ctrl_ins.rf_mode[2]
.sym 20208 w_tx_data_io[4]
.sym 20212 w_tx_data_io[2]
.sym 20219 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20221 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20223 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20226 io_ctrl_ins.rf_mode[0]
.sym 20233 w_rx_data[1]
.sym 20242 io_ctrl_ins.pmod_dir_state[2]
.sym 20245 w_rx_data[4]
.sym 20248 w_rx_data[2]
.sym 20265 w_rx_data[4]
.sym 20276 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20277 io_ctrl_ins.rf_mode[0]
.sym 20278 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20279 io_ctrl_ins.pmod_dir_state[2]
.sym 20289 w_rx_data[1]
.sym 20297 w_rx_data[2]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 o_tr_vc1$SB_IO_OUT
.sym 20315 o_rx_h_tx_l$SB_IO_OUT
.sym 20330 w_tx_data_io[1]
.sym 20335 o_led1$SB_IO_OUT
.sym 20344 io_ctrl_ins.pmod_dir_state[4]
.sym 20345 w_rx_data[1]
.sym 20346 i_button_SB_LUT4_I3_I1[1]
.sym 20349 w_ioc[0]
.sym 20350 io_ctrl_ins.o_pmod[4]
.sym 20351 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20352 i_button_SB_LUT4_I3_I1[2]
.sym 20355 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20356 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20357 o_tr_vc1_b$SB_IO_OUT
.sym 20358 w_rx_data[2]
.sym 20360 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20361 w_rx_data[0]
.sym 20365 io_ctrl_ins.rf_mode[2]
.sym 20367 o_led1$SB_IO_OUT
.sym 20368 io_ctrl_ins.o_pmod[1]
.sym 20383 w_rx_data[1]
.sym 20387 i_button_SB_LUT4_I3_I1[1]
.sym 20388 io_ctrl_ins.o_pmod[1]
.sym 20389 o_led1$SB_IO_OUT
.sym 20390 i_button_SB_LUT4_I3_I1[2]
.sym 20400 w_rx_data[0]
.sym 20408 w_rx_data[2]
.sym 20411 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20412 io_ctrl_ins.o_pmod[4]
.sym 20413 o_tr_vc1_b$SB_IO_OUT
.sym 20414 w_ioc[0]
.sym 20417 io_ctrl_ins.rf_mode[2]
.sym 20418 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 20419 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20420 io_ctrl_ins.pmod_dir_state[4]
.sym 20421 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20423 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 20453 i_config[0]$SB_IO_IN
.sym 20467 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20470 o_ldo_2v8_en$SB_IO_OUT
.sym 20474 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 20475 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 20477 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 20479 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20480 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20481 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 20485 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20489 i_config[1]$SB_IO_IN
.sym 20492 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20493 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 20496 i_button_SB_LUT4_I3_I1[2]
.sym 20498 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 20499 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 20500 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20501 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 20516 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20517 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20518 i_config[1]$SB_IO_IN
.sym 20519 i_button_SB_LUT4_I3_I1[2]
.sym 20528 o_ldo_2v8_en$SB_IO_OUT
.sym 20529 i_button_SB_LUT4_I3_I1[2]
.sym 20530 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 20531 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 20544 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20545 r_counter[0]_$glb_clk
.sym 20546 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20755 io_smi_data[5]$SB_IO_OUT
.sym 20802 $io_pmod[3]$iobuf_i
.sym 20842 i_mosi$SB_IO_IN
.sym 20853 $PACKER_GND_NET
.sym 20907 i_ss_SB_LUT4_I3_O
.sym 20935 i_mosi$SB_IO_IN
.sym 20941 int_miso
.sym 20946 i_mosi$SB_IO_IN
.sym 21043 i_mosi$SB_IO_IN
.sym 21142 w_rx_09_fifo_data[0]
.sym 21191 $io_pmod[4]$iobuf_i
.sym 21231 i_smi_soe_se$rename$0
.sym 21333 io_pmod[4]$SB_IO_IN
.sym 21442 $io_pmod[5]$iobuf_i
.sym 21537 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 21800 w_tx_data_io[3]
.sym 21864 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 21906 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 21954 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 21959 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 22005 o_rx_h_tx_l$SB_IO_OUT
.sym 22006 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22007 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22008 o_tr_vc1$SB_IO_OUT
.sym 22009 o_tr_vc2$SB_IO_OUT
.sym 22010 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22011 o_tr_vc1_b$SB_IO_OUT
.sym 22047 io_pmod[2]$SB_IO_IN
.sym 22049 w_smi_read_req
.sym 22054 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22150 io_ctrl_ins.rf_mode[2]
.sym 22158 io_ctrl_ins.rf_mode[0]
.sym 22159 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22161 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 22170 io_ctrl_ins.rf_pin_state[7]
.sym 22365 o_led0$SB_IO_OUT
.sym 22477 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22511 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22540 int_miso
.sym 22541 i_ss_SB_LUT4_I3_O
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22731 $PACKER_GND_NET
.sym 22986 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23130 w_rx_09_fifo_data[0]
.sym 23146 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23167 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23169 w_rx_09_fifo_data[0]
.sym 23195 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 23196 lvds_clock_buf
.sym 23197 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 23198 $io_pmod[7]$iobuf_i
.sym 23210 io_pmod[6]$SB_IO_IN
.sym 23218 $io_pmod[4]$iobuf_i
.sym 23228 $PACKER_GND_NET
.sym 23231 io_pmod[4]$SB_IO_IN
.sym 23323 $io_pmod[6]$iobuf_i
.sym 23334 io_pmod[7]$SB_IO_IN
.sym 23335 w_rx_09_fifo_data[0]
.sym 23569 r_counter[0]
.sym 23721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23725 $PACKER_GND_NET
.sym 23846 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 23858 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23870 io_ctrl_ins.pmod_dir_state[3]
.sym 23877 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23881 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23884 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 23887 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23888 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 23889 io_ctrl_ins.pmod_dir_state[3]
.sym 23890 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23948 w_tx_data_io[3]
.sym 23963 o_tr_vc1_b$SB_IO_OUT
.sym 23982 o_tr_vc2$SB_IO_OUT
.sym 23993 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24000 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 24006 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 24034 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 24035 o_tr_vc2$SB_IO_OUT
.sym 24036 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24037 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 24063 o_tr_vc1$SB_IO_OUT
.sym 24089 o_tr_vc1_b$SB_IO_OUT
.sym 24103 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24105 io_ctrl_ins.rf_mode[0]
.sym 24109 io_ctrl_ins.rf_pin_state[4]
.sym 24111 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24113 io_ctrl_ins.rf_mode[0]
.sym 24114 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24115 io_ctrl_ins.rf_mode[2]
.sym 24119 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24121 io_ctrl_ins.rf_pin_state[3]
.sym 24122 io_ctrl_ins.rf_pin_state[7]
.sym 24125 io_ctrl_ins.rf_pin_state[6]
.sym 24129 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24131 io_ctrl_ins.rf_pin_state[5]
.sym 24139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24140 io_ctrl_ins.rf_pin_state[7]
.sym 24141 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24146 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24147 io_ctrl_ins.rf_pin_state[6]
.sym 24148 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24152 io_ctrl_ins.rf_mode[2]
.sym 24154 io_ctrl_ins.rf_mode[0]
.sym 24157 io_ctrl_ins.rf_pin_state[5]
.sym 24158 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24163 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24164 io_ctrl_ins.rf_mode[2]
.sym 24165 io_ctrl_ins.rf_pin_state[3]
.sym 24166 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24169 io_ctrl_ins.rf_mode[2]
.sym 24170 io_ctrl_ins.rf_mode[0]
.sym 24171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24172 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24175 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24176 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24178 io_ctrl_ins.rf_pin_state[4]
.sym 24179 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24180 r_counter[0]_$glb_clk
.sym 24184 o_tr_vc2$SB_IO_OUT
.sym 24186 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24195 io_ctrl_ins.rf_pin_state[4]
.sym 24198 o_rx_h_tx_l$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25262 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25483 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25500 io_pmod[5]$SB_IO_IN
.sym 25505 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25508 io_pmod[5]$SB_IO_IN
.sym 25551 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25552 lvds_clock_buf
.sym 25553 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 25554 i_smi_soe_se$rename$0
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25562 io_pmod[5]$SB_IO_IN
.sym 25632 io_pmod[4]$SB_IO_IN
.sym 25644 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25673 io_pmod[4]$SB_IO_IN
.sym 25675 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25706 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25707 lvds_clock_buf
.sym 25708 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25963 r_counter[0]
.sym 25983 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26494 $PACKER_GND_NET
.sym 26561 o_tr_vc1$SB_IO_OUT
.sym 26616 o_tr_vc1$SB_IO_OUT
.sym 26738 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26741 o_tr_vc2$SB_IO_OUT
.sym 26757 o_tr_vc2$SB_IO_OUT
.sym 26772 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26966 o_tr_vc1_b$SB_IO_OUT
.sym 27245 io_pmod[4]$SB_IO_IN
.sym 27248 $io_pmod[4]$iobuf_i
.sym 27305 $io_pmod[3]$iobuf_i
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27334 $io_pmod[4]$iobuf_i
.sym 27335 i_smi_soe_se$rename$0
.sym 27367 io_pmod[6]$SB_IO_IN
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27385 $io_pmod[5]$iobuf_i
.sym 27387 $io_pmod[7]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27419 $io_pmod[6]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[2]$SB_IO_IN
.sym 27457 $PACKER_VCC_NET
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27475 $PACKER_VCC_NET
.sym 27479 r_counter[0]
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27534 $io_pmod[2]$iobuf_i
.sym 27549 w_smi_read_req
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27568 $PACKER_GND_NET
.sym 27569 w_smi_read_req
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27644 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27683 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 27688 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27693 $nextpnr_ICESTORM_LC_20$I3
.sym 27697 smi_ctrl_ins.int_cnt_09[5]
.sym 27698 i_smi_soe_se$rename$0
.sym 27702 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 27703 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 27704 i_smi_soe_se$rename$0
.sym 27705 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 27720 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 27724 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27727 $PACKER_VCC_NET
.sym 27729 $nextpnr_ICESTORM_LC_11$I3
.sym 27731 i_smi_soe_se$rename$0
.sym 27732 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27733 $nextpnr_ICESTORM_LC_11$COUT
.sym 27735 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 27736 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27737 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27741 smi_ctrl_ins.int_cnt_09[4]
.sym 27743 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 27744 i_smi_soe_se$rename$0
.sym 27745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27746 smi_ctrl_ins.int_cnt_09[4]
.sym 27747 smi_ctrl_ins.int_cnt_09[5]
.sym 27748 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 27749 io_pmod[2]$SB_IO_IN
.sym 27752 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27753 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27754 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 27755 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27757 i_smi_a2_SB_LUT4_I1_O[2]
.sym 27761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 27762 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27771 i_smi_soe_se$rename$0
.sym 27772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27774 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27775 i_smi_a1_SB_LUT4_I1_O[1]
.sym 27776 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27777 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 27784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27788 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27791 $PACKER_VCC_NET
.sym 27793 $nextpnr_ICESTORM_LC_13$I3
.sym 27795 i_smi_soe_se$rename$0
.sym 27796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27797 $nextpnr_ICESTORM_LC_13$COUT
.sym 27800 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27801 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27802 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 27804 i_smi_soe_se$rename$0
.sym 27805 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27806 i_smi_a1_SB_LUT4_I1_O[1]
.sym 27807 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 27808 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27809 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27811 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27816 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27821 $nextpnr_ICESTORM_LC_18$I3
.sym 27822 smi_ctrl_ins.int_cnt_24[4]
.sym 27823 smi_ctrl_ins.int_cnt_24[5]
.sym 27824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27825 w_rx_24_fifo_empty
.sym 27829 smi_ctrl_ins.int_cnt_24[5]
.sym 27833 smi_ctrl_ins.int_cnt_24[4]
.sym 27834 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 27835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 27836 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27837 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 27839 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 27840 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27841 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27843 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27847 smi_ctrl_ins.int_cnt_24[4]
.sym 27848 $PACKER_VCC_NET
.sym 27851 smi_ctrl_ins.int_cnt_24[5]
.sym 27852 $PACKER_VCC_NET
.sym 27853 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 27855 smi_ctrl_ins.int_cnt_24[4]
.sym 27856 $PACKER_VCC_NET
.sym 27857 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27859 i_smi_soe_se$rename$0
.sym 27860 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27861 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 27863 i_smi_a2_SB_LUT4_I1_O[1]
.sym 27864 i_smi_soe_se$rename$0
.sym 27865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27867 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27868 i_smi_soe_se$rename$0
.sym 27869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[7]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[12]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[10]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[9]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[8]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[6]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[11]
.sym 27904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27905 w_rx_24_fifo_data[5]
.sym 27908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27909 w_rx_24_fifo_data[2]
.sym 27920 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27921 w_rx_24_fifo_data[3]
.sym 27924 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27925 w_rx_24_fifo_data[0]
.sym 27928 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27929 w_rx_24_fifo_data[1]
.sym 27932 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 w_rx_24_fifo_data[4]
.sym 27940 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27941 w_rx_24_fifo_data[14]
.sym 27948 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27949 w_rx_24_fifo_data[18]
.sym 27952 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27953 w_rx_24_fifo_data[20]
.sym 27956 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27957 w_rx_24_fifo_data[16]
.sym 27960 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27961 w_rx_24_fifo_data[26]
.sym 27964 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27965 w_rx_24_fifo_data[24]
.sym 27968 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27969 w_rx_24_fifo_data[22]
.sym 27980 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27981 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27984 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 27985 w_lvds_rx_24_d1
.sym 28000 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28001 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28002 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28010 w_lvds_rx_09_d1
.sym 28011 w_lvds_rx_09_d0
.sym 28012 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28013 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28014 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28015 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28016 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28017 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28019 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28020 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28021 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28022 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28036 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28037 w_rx_24_fifo_push
.sym 28040 lvds_rx_24_inst.r_state_if[1]
.sym 28041 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28045 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 28046 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28051 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28052 lvds_rx_24_inst.r_state_if[1]
.sym 28053 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28060 lvds_rx_24_inst.r_state_if[1]
.sym 28061 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28062 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28074 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28075 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28076 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28078 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28079 lvds_rx_24_inst.r_phase_count[1]
.sym 28080 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28081 lvds_rx_24_inst.r_phase_count[0]
.sym 28085 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28086 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28087 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28088 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28089 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28092 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28093 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28094 w_lvds_rx_24_d1
.sym 28095 w_lvds_rx_24_d0
.sym 28096 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28097 lvds_rx_24_inst.r_state_if[1]
.sym 28117 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28120 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28121 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28124 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28125 w_lvds_rx_24_d0
.sym 28144 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28145 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 lvds_rx_09_inst.o_fifo_data[29]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 lvds_rx_09_inst.o_fifo_data[27]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 lvds_rx_09_inst.o_fifo_data[19]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 lvds_rx_09_inst.o_fifo_data[21]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 lvds_rx_09_inst.o_fifo_data[17]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 lvds_rx_09_inst.o_fifo_data[25]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 lvds_rx_09_inst.o_fifo_data[23]
.sym 28227 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28231 smi_ctrl_ins.int_cnt_09[4]
.sym 28232 $PACKER_VCC_NET
.sym 28233 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28235 smi_ctrl_ins.int_cnt_09[5]
.sym 28236 $PACKER_VCC_NET
.sym 28237 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28240 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28241 lvds_rx_09_inst.o_fifo_data[16]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28245 lvds_rx_09_inst.o_fifo_data[20]
.sym 28248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28249 lvds_rx_09_inst.o_fifo_data[18]
.sym 28252 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28253 lvds_rx_09_inst.o_fifo_data[14]
.sym 28256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28257 lvds_rx_09_inst.o_fifo_data[15]
.sym 28260 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28261 lvds_rx_09_inst.o_fifo_data[22]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 lvds_rx_09_inst.o_fifo_data[26]
.sym 28268 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28269 lvds_rx_09_inst.o_fifo_data[13]
.sym 28272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28273 lvds_rx_09_inst.o_fifo_data[24]
.sym 28276 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28277 lvds_rx_09_inst.o_fifo_data[9]
.sym 28280 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28281 lvds_rx_09_inst.o_fifo_data[12]
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 lvds_rx_09_inst.o_fifo_data[28]
.sym 28288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28289 lvds_rx_09_inst.o_fifo_data[11]
.sym 28290 w_rx_09_fifo_pulled_data[4]
.sym 28291 w_rx_09_fifo_pulled_data[20]
.sym 28292 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28293 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28294 w_rx_09_fifo_pulled_data[6]
.sym 28295 w_rx_09_fifo_pulled_data[22]
.sym 28296 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28297 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28299 w_rx_24_fifo_pull
.sym 28300 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28301 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28302 w_rx_09_fifo_pulled_data[12]
.sym 28303 w_rx_09_fifo_pulled_data[28]
.sym 28304 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28305 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28306 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 28307 i_smi_soe_se$rename$0
.sym 28308 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28309 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 28310 w_rx_09_fifo_pulled_data[5]
.sym 28311 w_rx_09_fifo_pulled_data[21]
.sym 28312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28313 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28314 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28315 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28316 w_rx_09_fifo_push
.sym 28317 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28318 w_rx_09_fifo_pulled_data[14]
.sym 28319 w_rx_09_fifo_pulled_data[30]
.sym 28320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28321 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28324 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28325 io_pmod[7]$SB_IO_IN
.sym 28328 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28329 lvds_rx_09_inst.o_fifo_data[8]
.sym 28333 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28337 io_pmod[6]$SB_IO_IN
.sym 28338 w_rx_09_fifo_pulled_data[13]
.sym 28339 w_rx_09_fifo_pulled_data[29]
.sym 28340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28341 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28344 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28345 lvds_rx_09_inst.o_fifo_data[7]
.sym 28348 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28349 lvds_rx_09_inst.o_fifo_data[10]
.sym 28352 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28353 lvds_rx_09_inst.o_fifo_data[6]
.sym 28354 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28355 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28356 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28357 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28360 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_09_fifo_data[1]
.sym 28362 w_rx_24_fifo_pulled_data[10]
.sym 28363 w_rx_24_fifo_pulled_data[2]
.sym 28364 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28365 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28366 w_rx_24_fifo_pulled_data[14]
.sym 28367 w_rx_24_fifo_pulled_data[6]
.sym 28368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28369 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28370 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28371 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 28372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 28373 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28376 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28377 w_lvds_rx_09_d1
.sym 28378 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28379 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28380 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28382 w_rx_24_fifo_pulled_data[12]
.sym 28383 w_rx_24_fifo_pulled_data[4]
.sym 28384 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28385 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28387 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28388 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28389 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28390 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28391 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28392 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28393 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28394 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28395 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28396 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28397 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28398 w_rx_24_fifo_pulled_data[11]
.sym 28399 w_rx_24_fifo_pulled_data[3]
.sym 28400 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28401 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28404 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28405 w_rx_24_fifo_data[13]
.sym 28406 w_rx_24_fifo_pulled_data[15]
.sym 28407 w_rx_24_fifo_pulled_data[7]
.sym 28408 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28409 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28410 w_rx_24_fifo_pulled_data[9]
.sym 28411 w_rx_24_fifo_pulled_data[1]
.sym 28412 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28413 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28414 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28415 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28416 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28417 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28421 w_rx_24_fifo_data[8]
.sym 28422 w_rx_24_fifo_pulled_data[27]
.sym 28423 w_rx_24_fifo_pulled_data[19]
.sym 28424 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28425 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28426 w_rx_24_fifo_pulled_data[28]
.sym 28427 w_rx_24_fifo_pulled_data[20]
.sym 28428 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28429 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28430 w_rx_24_fifo_pulled_data[25]
.sym 28431 w_rx_24_fifo_pulled_data[17]
.sym 28432 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28433 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28434 w_rx_24_fifo_pulled_data[31]
.sym 28435 w_rx_24_fifo_pulled_data[23]
.sym 28436 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28437 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28440 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28441 w_rx_24_fifo_data[15]
.sym 28444 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28445 w_rx_24_fifo_pull
.sym 28446 w_rx_24_fifo_pulled_data[30]
.sym 28447 w_rx_24_fifo_pulled_data[22]
.sym 28448 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28449 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28452 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28453 w_rx_24_fifo_data[28]
.sym 28456 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28457 w_rx_24_fifo_data[17]
.sym 28460 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28461 w_rx_24_fifo_data[23]
.sym 28464 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28465 w_rx_24_fifo_data[27]
.sym 28468 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28469 w_rx_24_fifo_data[21]
.sym 28472 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28473 w_rx_24_fifo_data[25]
.sym 28476 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28477 w_rx_24_fifo_data[29]
.sym 28480 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28481 w_rx_24_fifo_data[19]
.sym 28483 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28488 rx_24_fifo.wr_addr[2]
.sym 28489 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28492 rx_24_fifo.wr_addr[3]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28496 rx_24_fifo.wr_addr[4]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28500 rx_24_fifo.wr_addr[5]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28504 rx_24_fifo.wr_addr[6]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28508 rx_24_fifo.wr_addr[7]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28511 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28512 w_rx_09_fifo_full
.sym 28513 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28514 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28518 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28522 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28528 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 28534 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28538 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28542 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28543 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28544 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28545 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 28547 rx_24_fifo.wr_addr[0]
.sym 28552 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28553 rx_24_fifo.wr_addr[0]
.sym 28556 rx_24_fifo.wr_addr[2]
.sym 28557 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28560 rx_24_fifo.wr_addr[3]
.sym 28561 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28564 rx_24_fifo.wr_addr[4]
.sym 28565 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28568 rx_24_fifo.wr_addr[5]
.sym 28569 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28572 rx_24_fifo.wr_addr[6]
.sym 28573 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28576 rx_24_fifo.wr_addr[7]
.sym 28577 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28578 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28579 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28580 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28581 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28582 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28583 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28584 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28585 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28588 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28589 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28592 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28593 lvds_rx_24_inst.r_state_if[1]
.sym 28597 rx_24_fifo.wr_addr[0]
.sym 28599 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28600 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28601 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28602 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28603 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28604 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28605 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28606 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28607 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28608 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28609 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28611 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28612 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28613 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28614 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28615 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28616 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28617 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28618 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28619 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28620 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28621 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28627 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28628 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28629 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28640 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28641 w_lvds_rx_09_d0
.sym 28643 lvds_rx_09_inst.r_phase_count[0]
.sym 28647 lvds_rx_09_inst.r_phase_count[1]
.sym 28648 $PACKER_VCC_NET
.sym 28649 lvds_rx_09_inst.r_phase_count[0]
.sym 28650 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28652 $PACKER_VCC_NET
.sym 28653 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28657 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28658 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28659 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28660 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28661 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28664 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28665 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28666 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28667 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28668 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28669 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28673 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28695 i_smi_a1$SB_IO_IN
.sym 28696 i_smi_a3$SB_IO_IN
.sym 28697 i_smi_a2$SB_IO_IN
.sym 28703 i_smi_a2$SB_IO_IN
.sym 28704 i_smi_a1$SB_IO_IN
.sym 28705 i_smi_a3$SB_IO_IN
.sym 28708 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28709 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28712 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28713 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28714 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28720 i_smi_a3$SB_IO_IN
.sym 28721 w_smi_data_output[6]
.sym 28722 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28726 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28730 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28737 rx_09_fifo.wr_addr[0]
.sym 28739 rx_09_fifo.wr_addr[0]
.sym 28744 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28745 rx_09_fifo.wr_addr[0]
.sym 28748 rx_09_fifo.wr_addr[2]
.sym 28749 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28752 rx_09_fifo.wr_addr[3]
.sym 28753 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28756 rx_09_fifo.wr_addr[4]
.sym 28757 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28760 rx_09_fifo.wr_addr[5]
.sym 28761 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28764 rx_09_fifo.wr_addr[6]
.sym 28765 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28768 rx_09_fifo.wr_addr[7]
.sym 28769 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28770 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28774 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28778 w_rx_09_fifo_pulled_data[11]
.sym 28779 w_rx_09_fifo_pulled_data[27]
.sym 28780 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28782 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28786 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28790 w_rx_09_fifo_pulled_data[3]
.sym 28791 w_rx_09_fifo_pulled_data[19]
.sym 28792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28794 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28798 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28799 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28800 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 28803 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28808 rx_09_fifo.wr_addr[2]
.sym 28809 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28812 rx_09_fifo.wr_addr[3]
.sym 28813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28816 rx_09_fifo.wr_addr[4]
.sym 28817 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28820 rx_09_fifo.wr_addr[5]
.sym 28821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28824 rx_09_fifo.wr_addr[6]
.sym 28825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28828 rx_09_fifo.wr_addr[7]
.sym 28829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28830 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 28832 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 28834 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28836 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28837 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28838 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28839 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 28840 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 28843 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28844 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 28846 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28847 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28848 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28849 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28850 w_rx_09_fifo_pulled_data[8]
.sym 28851 w_rx_09_fifo_pulled_data[24]
.sym 28852 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28853 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28854 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28855 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28857 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28858 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28860 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28862 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28864 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28865 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 28866 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28867 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28868 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28870 w_rx_09_fifo_pulled_data[2]
.sym 28871 w_rx_09_fifo_pulled_data[18]
.sym 28872 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28874 w_rx_09_fifo_pulled_data[7]
.sym 28875 w_rx_09_fifo_pulled_data[23]
.sym 28876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28877 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28878 $PACKER_VCC_NET
.sym 28882 w_rx_09_fifo_pulled_data[1]
.sym 28883 w_rx_09_fifo_pulled_data[17]
.sym 28884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28885 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28887 w_rx_09_fifo_pulled_data[0]
.sym 28888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28889 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28890 w_rx_09_fifo_pulled_data[15]
.sym 28891 w_rx_09_fifo_pulled_data[31]
.sym 28892 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28893 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28894 w_rx_09_fifo_pulled_data[9]
.sym 28895 w_rx_09_fifo_pulled_data[25]
.sym 28896 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28897 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28902 w_rx_24_fifo_pulled_data[13]
.sym 28903 w_rx_24_fifo_pulled_data[5]
.sym 28904 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28905 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28909 w_cs[0]
.sym 28910 rx_24_fifo.rd_addr[7]
.sym 28914 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28915 w_rx_24_fifo_pulled_data[16]
.sym 28916 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28917 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28918 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28919 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 28920 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 28921 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28925 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 28926 w_rx_24_fifo_pulled_data[8]
.sym 28927 w_rx_24_fifo_pulled_data[24]
.sym 28928 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28929 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28930 w_rx_24_fifo_pulled_data[26]
.sym 28931 w_rx_24_fifo_pulled_data[18]
.sym 28932 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28933 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28934 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28935 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28936 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28937 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28938 w_rx_24_fifo_pulled_data[29]
.sym 28939 w_rx_24_fifo_pulled_data[21]
.sym 28940 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28949 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 28950 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28952 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28957 rx_24_fifo.rd_addr[5]
.sym 28961 rx_24_fifo.rd_addr[7]
.sym 28963 w_rx_24_fifo_pull
.sym 28964 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 28965 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 28968 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 28969 rx_24_fifo.rd_addr[5]
.sym 28972 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28973 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28975 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28976 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28977 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28978 w_rx_24_fifo_pull
.sym 28979 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28980 rx_24_fifo.rd_addr[6]
.sym 28981 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 28982 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28986 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28987 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28988 rx_24_fifo.rd_addr[7]
.sym 28989 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28990 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28991 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28992 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28993 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28994 rx_24_fifo.wr_addr_gray[5]
.sym 28998 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29006 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29010 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29014 rx_24_fifo.wr_addr[7]
.sym 29020 rx_24_fifo.rd_addr[0]
.sym 29021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29022 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29023 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29024 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29025 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29026 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29030 rx_24_fifo.rd_addr_gray[3]
.sym 29034 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29038 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29042 rx_24_fifo.rd_addr_gray[6]
.sym 29046 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29051 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29052 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 29053 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29054 rx_24_fifo.rd_addr_gray[2]
.sym 29058 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 29059 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29060 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29061 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29064 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29065 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29067 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29068 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29069 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29071 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29072 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29073 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29074 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29080 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 29081 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29082 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29083 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29084 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29085 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29086 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29087 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29088 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29089 w_rx_24_fifo_push
.sym 29090 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 29091 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 29092 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 29093 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29096 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29097 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29100 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 29101 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29102 w_rx_24_fifo_full
.sym 29103 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 29104 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 29105 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 29106 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 29107 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 29108 w_rx_24_fifo_push
.sym 29109 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 29111 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29112 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29113 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29118 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 29119 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 29120 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 29121 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 29122 rx_24_fifo.rd_addr_gray[4]
.sym 29126 rx_24_fifo.rd_addr_gray[1]
.sym 29130 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29134 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29138 rx_24_fifo.rd_addr_gray[5]
.sym 29142 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29176 w_rx_24_fifo_full
.sym 29177 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 29218 rx_09_fifo.wr_addr_gray[1]
.sym 29224 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29225 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29226 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29227 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29228 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29229 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29230 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29231 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29232 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29233 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29236 rx_09_fifo.wr_addr[0]
.sym 29237 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29240 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29241 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29242 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29243 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29244 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29245 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29248 i_smi_a3$SB_IO_IN
.sym 29249 w_smi_data_output[1]
.sym 29252 rx_09_fifo.wr_addr[0]
.sym 29253 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29256 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29257 w_rx_09_fifo_push
.sym 29260 i_smi_soe_se$rename$0
.sym 29261 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29264 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29265 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29266 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29267 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29268 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29269 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29271 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29272 i_smi_soe_se$rename$0
.sym 29273 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29275 i_smi_soe_se$rename$0
.sym 29276 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29277 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29280 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29282 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29288 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29289 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29290 w_rx_09_fifo_push
.sym 29291 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29292 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29293 w_rx_09_fifo_full
.sym 29294 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29302 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29304 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29305 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29306 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29312 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29313 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29314 rx_09_fifo.wr_addr[7]
.sym 29318 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29322 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 29323 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 29324 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 29325 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 29328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29329 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29330 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29331 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29332 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29333 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29336 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29338 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29339 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29340 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 29341 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29342 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29343 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29344 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29345 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29347 rx_09_fifo.rd_addr[0]
.sym 29352 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29353 rx_09_fifo.rd_addr[0]
.sym 29356 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29357 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29360 rx_09_fifo.rd_addr[3]
.sym 29361 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29364 rx_09_fifo.rd_addr[4]
.sym 29365 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29368 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29369 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29372 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29373 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29376 rx_09_fifo.rd_addr[7]
.sym 29377 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29382 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29388 i_smi_a3$SB_IO_IN
.sym 29389 w_smi_data_output[2]
.sym 29390 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29394 w_rx_09_fifo_pulled_data[0]
.sym 29395 w_rx_09_fifo_pulled_data[16]
.sym 29396 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29397 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29398 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29402 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29406 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29418 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29420 rx_09_fifo.rd_addr[3]
.sym 29421 io_pmod[2]$SB_IO_IN
.sym 29422 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29426 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29430 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29434 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29441 rx_24_fifo.rd_addr[0]
.sym 29443 rx_24_fifo.rd_addr[0]
.sym 29448 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29449 rx_24_fifo.rd_addr[0]
.sym 29452 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29456 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29460 rx_24_fifo.rd_addr[4]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29464 rx_24_fifo.rd_addr[5]
.sym 29465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29468 rx_24_fifo.rd_addr[6]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29472 rx_24_fifo.rd_addr[7]
.sym 29473 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29478 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29479 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29480 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29481 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29484 rx_24_fifo.rd_addr[0]
.sym 29485 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29488 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29489 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29490 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29494 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29495 rx_24_fifo.rd_addr[4]
.sym 29496 rx_24_fifo.rd_addr[5]
.sym 29497 w_rx_24_fifo_empty
.sym 29500 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29501 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29503 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29504 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29505 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29506 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29507 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29508 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29509 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 29512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29513 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29516 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 29517 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29518 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29520 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29521 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29525 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29526 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29527 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29528 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29529 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29531 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 29532 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29533 rx_24_fifo.rd_addr[4]
.sym 29536 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29537 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29538 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29542 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29550 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29554 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29558 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29562 rx_24_fifo.wr_addr_gray[3]
.sym 29573 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29574 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29584 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29585 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29586 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29590 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29604 rx_24_fifo.wr_addr[0]
.sym 29605 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29610 rx_24_fifo.wr_addr_gray[6]
.sym 29614 rx_24_fifo.wr_addr_gray[4]
.sym 29618 rx_24_fifo.wr_addr_gray[1]
.sym 29622 rx_24_fifo.wr_addr_gray[0]
.sym 29627 rx_24_fifo.wr_addr[0]
.sym 29628 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29629 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29630 rx_24_fifo.wr_addr_gray[2]
.sym 29636 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29637 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29648 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29649 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29652 rx_24_fifo.wr_addr[0]
.sym 29653 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29656 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29657 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29664 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29665 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29730 rx_09_fifo.wr_addr_gray[0]
.sym 29734 rx_09_fifo.wr_addr_gray[2]
.sym 29744 i_smi_a3$SB_IO_IN
.sym 29745 w_smi_data_output[7]
.sym 29750 i_sck$SB_IO_IN
.sym 29758 rx_09_fifo.wr_addr_gray[3]
.sym 29762 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29766 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29778 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29782 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29783 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29784 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29785 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29786 spi_if_ins.spi.SCKr[0]
.sym 29790 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29794 rx_09_fifo.wr_addr_gray[4]
.sym 29798 rx_09_fifo.wr_addr_gray[5]
.sym 29802 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29806 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 29810 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29811 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29812 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29813 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29814 rx_09_fifo.wr_addr_gray[6]
.sym 29820 rx_09_fifo.rd_addr[0]
.sym 29821 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29822 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29823 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29824 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29825 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29826 rx_09_fifo.rd_addr_gray[4]
.sym 29830 rx_09_fifo.rd_addr[7]
.sym 29834 rx_09_fifo.rd_addr_gray[6]
.sym 29838 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29842 rx_09_fifo.rd_addr_gray[0]
.sym 29846 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29850 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29854 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29858 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29862 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29863 rx_09_fifo.rd_addr[7]
.sym 29864 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29865 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29866 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29867 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29868 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29869 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29870 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 29874 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29875 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29877 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29880 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29881 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29882 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29886 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29887 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29888 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29889 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29893 rx_09_fifo.rd_addr[0]
.sym 29896 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29897 rx_09_fifo.rd_addr[4]
.sym 29900 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29901 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29902 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29903 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29904 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29905 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29906 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29912 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29913 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29915 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29916 rx_09_fifo.rd_addr[3]
.sym 29917 rx_09_fifo.rd_addr[4]
.sym 29920 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29921 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29934 spi_if_ins.r_tx_byte[6]
.sym 29942 spi_if_ins.r_tx_byte[0]
.sym 29964 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29965 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29975 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29976 spi_if_ins.state_if[0]
.sym 29977 spi_if_ins.state_if[1]
.sym 29982 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29986 r_tx_data[1]
.sym 29991 w_tx_data_smi[2]
.sym 29992 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29993 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 29994 r_tx_data[6]
.sym 29998 r_tx_data[0]
.sym 30002 r_tx_data[5]
.sym 30010 r_tx_data[2]
.sym 30014 r_tx_data[3]
.sym 30019 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30020 w_tx_data_io[2]
.sym 30021 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 30026 w_tx_data_smi[1]
.sym 30027 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30028 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30029 w_tx_data_io[1]
.sym 30031 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30032 w_tx_data_io[5]
.sym 30033 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30035 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30036 w_tx_data_io[7]
.sym 30037 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30040 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30041 w_tx_data_io[6]
.sym 30046 w_tx_data_smi[3]
.sym 30047 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30048 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30049 w_tx_data_io[3]
.sym 30050 r_tx_data[4]
.sym 30074 r_tx_data[7]
.sym 30082 w_rx_09_fifo_full
.sym 30102 io_pmod[2]$SB_IO_IN
.sym 30106 w_rx_24_fifo_empty
.sym 30110 w_rx_24_fifo_full
.sym 30134 rx_24_fifo.rd_addr_gray[0]
.sym 30174 rx_24_fifo.rd_addr_gray_wr[0]
.sym 30240 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30241 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 30243 sys_ctrl_ins.reset_count[0]
.sym 30248 sys_ctrl_ins.reset_count[1]
.sym 30250 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30252 sys_ctrl_ins.reset_count[2]
.sym 30253 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30254 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30256 sys_ctrl_ins.reset_count[3]
.sym 30257 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30261 sys_ctrl_ins.reset_cmd
.sym 30265 sys_ctrl_ins.reset_count[0]
.sym 30266 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30268 sys_ctrl_ins.reset_count[1]
.sym 30269 sys_ctrl_ins.reset_count[0]
.sym 30270 sys_ctrl_ins.reset_count[3]
.sym 30271 sys_ctrl_ins.reset_count[1]
.sym 30272 sys_ctrl_ins.reset_count[2]
.sym 30273 sys_ctrl_ins.reset_count[0]
.sym 30274 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30278 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30284 i_smi_a3$SB_IO_IN
.sym 30285 w_smi_data_output[4]
.sym 30288 i_smi_a3$SB_IO_IN
.sym 30289 w_smi_data_output[3]
.sym 30290 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30296 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30297 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30298 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30306 rx_09_fifo.rd_addr_gray_wr[2]
.sym 30310 rx_09_fifo.rd_addr_gray[1]
.sym 30314 rx_09_fifo.rd_addr_gray[2]
.sym 30318 rx_09_fifo.rd_addr_gray[5]
.sym 30322 rx_09_fifo.rd_addr_gray[3]
.sym 30326 rx_09_fifo.rd_addr_gray_wr[1]
.sym 30330 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30334 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30339 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30343 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30344 $PACKER_VCC_NET
.sym 30347 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30348 $PACKER_VCC_NET
.sym 30349 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30351 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30352 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30355 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30356 $PACKER_VCC_NET
.sym 30357 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30361 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30365 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30366 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30368 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30374 spi_if_ins.r_tx_byte[3]
.sym 30379 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30380 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30381 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30382 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30383 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30384 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30385 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30387 rx_09_fifo.rd_addr[0]
.sym 30388 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30389 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 30390 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 30391 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 30392 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 30393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 30394 spi_if_ins.r_tx_byte[7]
.sym 30398 spi_if_ins.spi.r_tx_byte[3]
.sym 30399 spi_if_ins.spi.r_tx_byte[7]
.sym 30400 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30401 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30402 spi_if_ins.r_tx_byte[4]
.sym 30406 spi_if_ins.r_tx_byte[2]
.sym 30410 spi_if_ins.r_tx_byte[5]
.sym 30414 spi_if_ins.r_tx_byte[1]
.sym 30418 spi_if_ins.spi.r_tx_byte[2]
.sym 30419 spi_if_ins.spi.r_tx_byte[6]
.sym 30420 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30421 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30422 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30423 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30424 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30425 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30426 spi_if_ins.spi.r_tx_byte[1]
.sym 30427 spi_if_ins.spi.r_tx_byte[5]
.sym 30428 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30429 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30430 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30431 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30432 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30433 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30441 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30444 spi_if_ins.w_rx_data[6]
.sym 30445 spi_if_ins.w_rx_data[5]
.sym 30448 spi_if_ins.w_rx_data[5]
.sym 30449 spi_if_ins.w_rx_data[6]
.sym 30452 spi_if_ins.state_if[0]
.sym 30453 spi_if_ins.state_if[1]
.sym 30455 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 30456 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30457 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30459 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 30460 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30461 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30464 spi_if_ins.w_rx_data[5]
.sym 30465 spi_if_ins.w_rx_data[6]
.sym 30472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30473 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30474 w_cs[0]
.sym 30475 w_cs[1]
.sym 30476 w_cs[2]
.sym 30477 w_cs[3]
.sym 30478 w_cs[0]
.sym 30479 w_cs[1]
.sym 30480 w_cs[3]
.sym 30481 w_cs[2]
.sym 30483 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30484 spi_if_ins.state_if[1]
.sym 30485 spi_if_ins.state_if[0]
.sym 30486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30488 spi_if_ins.state_if[0]
.sym 30489 spi_if_ins.state_if[1]
.sym 30491 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30492 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30497 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30498 w_cs[0]
.sym 30499 w_cs[1]
.sym 30500 w_cs[2]
.sym 30501 w_cs[3]
.sym 30506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30513 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 30514 w_fetch
.sym 30515 w_load
.sym 30516 i_button_SB_LUT4_I3_I1[1]
.sym 30517 w_cs[0]
.sym 30522 w_tx_data_smi[0]
.sym 30523 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30524 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30525 w_tx_data_io[0]
.sym 30527 w_fetch
.sym 30528 w_load
.sym 30529 w_cs[1]
.sym 30530 w_cs[0]
.sym 30531 w_cs[2]
.sym 30532 w_cs[3]
.sym 30533 w_cs[1]
.sym 30534 w_cs[1]
.sym 30535 w_cs[2]
.sym 30536 w_cs[3]
.sym 30537 w_cs[0]
.sym 30538 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30539 w_ioc[1]
.sym 30540 w_cs[2]
.sym 30541 w_fetch
.sym 30543 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30544 w_cs[0]
.sym 30545 w_fetch
.sym 30548 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 30549 w_fetch
.sym 30550 w_tx_data_sys[0]
.sym 30551 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30552 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30553 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30558 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 30559 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30560 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30561 w_cs[1]
.sym 30572 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30573 w_tx_data_io[4]
.sym 30576 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30577 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30585 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30609 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30618 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30624 w_rx_24_fifo_empty
.sym 30625 io_pmod[2]$SB_IO_IN
.sym 30637 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 30638 w_rx_data[0]
.sym 30646 w_rx_data[1]
.sym 30666 w_rx_data[2]
.sym 30678 w_rx_data[1]
.sym 30757 sys_ctrl_ins.reset_cmd
.sym 30777 io_smi_data[4]$SB_IO_OUT
.sym 30782 $PACKER_GND_NET
.sym 30819 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30824 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30828 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30829 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30831 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30832 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30833 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30835 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30836 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30837 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30840 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30841 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30849 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30851 spi_if_ins.r_tx_byte[7]
.sym 30852 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30853 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30864 i_ss$SB_IO_IN
.sym 30865 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30884 i_ss$SB_IO_IN
.sym 30885 spi_if_ins.r_tx_data_valid
.sym 30886 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30922 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30949 spi_if_ins.w_rx_data[6]
.sym 30950 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 30951 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 30952 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 30953 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30956 spi_if_ins.w_rx_data[5]
.sym 30957 spi_if_ins.w_rx_data[6]
.sym 30961 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30963 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30964 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 30965 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30983 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30984 spi_if_ins.state_if[0]
.sym 30985 spi_if_ins.state_if[1]
.sym 30990 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30991 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30992 spi_if_ins.state_if[0]
.sym 30993 spi_if_ins.state_if[1]
.sym 30994 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 31002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31004 spi_if_ins.state_if[0]
.sym 31005 spi_if_ins.state_if[1]
.sym 31014 spi_if_ins.w_rx_data[4]
.sym 31021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 31022 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 31030 spi_if_ins.w_rx_data[3]
.sym 31034 spi_if_ins.w_rx_data[1]
.sym 31038 spi_if_ins.w_rx_data[0]
.sym 31042 w_ioc[1]
.sym 31043 w_ioc[4]
.sym 31044 w_ioc[3]
.sym 31045 w_ioc[2]
.sym 31046 w_ioc[2]
.sym 31047 w_ioc[1]
.sym 31048 w_ioc[0]
.sym 31049 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 31051 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31052 w_ioc[0]
.sym 31053 w_ioc[1]
.sym 31055 w_ioc[2]
.sym 31056 w_ioc[4]
.sym 31057 w_ioc[3]
.sym 31059 w_ioc[1]
.sym 31060 w_ioc[0]
.sym 31061 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31063 w_ioc[1]
.sym 31064 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31065 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31066 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31067 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31068 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31069 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31072 w_ioc[0]
.sym 31073 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31074 w_rx_data[3]
.sym 31078 w_rx_data[7]
.sym 31082 w_rx_data[4]
.sym 31087 w_ioc[0]
.sym 31088 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31089 w_ioc[1]
.sym 31090 w_rx_data[5]
.sym 31094 w_rx_data[6]
.sym 31098 i_button_SB_LUT4_I3_I1[0]
.sym 31099 i_button_SB_LUT4_I3_I1[1]
.sym 31100 i_button_SB_LUT4_I3_I1[2]
.sym 31101 i_button$SB_IO_IN
.sym 31102 w_rx_data[0]
.sym 31106 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31107 io_ctrl_ins.debug_mode[0]
.sym 31108 i_button_SB_LUT4_I3_I1[2]
.sym 31109 o_led0$SB_IO_OUT
.sym 31112 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31113 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31116 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31118 w_rx_data[7]
.sym 31122 io_ctrl_ins.o_pmod[0]
.sym 31123 io_ctrl_ins.mixer_en_state
.sym 31124 w_ioc[0]
.sym 31125 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31127 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31128 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31129 i_smi_a1_SB_LUT4_I1_O[2]
.sym 31132 i_smi_a1_SB_LUT4_I1_O[2]
.sym 31133 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31136 i_button_SB_LUT4_I3_I1[1]
.sym 31137 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31138 io_ctrl_ins.debug_mode[0]
.sym 31139 io_ctrl_ins.rf_mode[2]
.sym 31140 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31141 io_ctrl_ins.debug_mode[1]
.sym 31144 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31145 w_ioc[0]
.sym 31146 w_rx_data[6]
.sym 31152 io_ctrl_ins.debug_mode[0]
.sym 31153 io_ctrl_ins.debug_mode[1]
.sym 31154 w_rx_data[3]
.sym 31158 w_rx_data[5]
.sym 31162 w_rx_data[4]
.sym 31167 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31168 i_button_SB_LUT4_I3_I1[2]
.sym 31169 i_smi_a1_SB_LUT4_I1_O[2]
.sym 31170 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31171 o_shdn_rx_lna$SB_IO_OUT
.sym 31172 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31173 io_ctrl_ins.debug_mode[1]
.sym 31174 w_rx_data[1]
.sym 31182 w_rx_data[0]
.sym 31186 io_ctrl_ins.o_pmod[2]
.sym 31187 o_shdn_tx_lna$SB_IO_OUT
.sym 31188 w_ioc[0]
.sym 31189 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31190 w_rx_data[2]
.sym 31215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31227 io_ctrl_ins.rf_mode[2]
.sym 31228 io_ctrl_ins.rf_pin_state[2]
.sym 31229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31230 io_ctrl_ins.rf_pin_state[0]
.sym 31231 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31232 io_ctrl_ins.rf_mode[2]
.sym 31233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31302 spi_if_ins.spi.r2_rx_done
.sym 31316 spi_if_ins.spi.r3_rx_done
.sym 31317 spi_if_ins.spi.r2_rx_done
.sym 31321 i_ss$SB_IO_IN
.sym 31326 spi_if_ins.spi.r_rx_done
.sym 31338 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31362 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31366 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31374 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31378 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31382 i_mosi$SB_IO_IN
.sym 31386 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31390 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31394 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31398 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31404 i_smi_a3$SB_IO_IN
.sym 31405 w_smi_data_output[5]
.sym 31406 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31410 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31414 i_mosi$SB_IO_IN
.sym 31418 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31422 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31426 spi_if_ins.spi.r_rx_byte[0]
.sym 31430 spi_if_ins.spi.r_rx_byte[7]
.sym 31434 spi_if_ins.spi.r_rx_byte[4]
.sym 31438 spi_if_ins.spi.r_rx_byte[2]
.sym 31442 spi_if_ins.spi.r_rx_byte[3]
.sym 31446 spi_if_ins.spi.r_rx_byte[6]
.sym 31450 spi_if_ins.spi.r_rx_byte[5]
.sym 31454 spi_if_ins.spi.r_rx_byte[1]
.sym 31482 spi_if_ins.w_rx_data[2]
.sym 31498 spi_if_ins.w_rx_data[5]
.sym 31506 spi_if_ins.w_rx_data[6]
.sym 31522 spi_if_ins.w_rx_data[3]
.sym 31530 spi_if_ins.w_rx_data[2]
.sym 31538 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 31542 spi_if_ins.w_rx_data[4]
.sym 31546 spi_if_ins.w_rx_data[0]
.sym 31550 spi_if_ins.w_rx_data[1]
.sym 31564 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31565 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 31568 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31569 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 31572 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31573 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31580 i_button_SB_LUT4_I3_O[0]
.sym 31581 i_button_SB_LUT4_I3_O[1]
.sym 31586 w_rx_data[3]
.sym 31590 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31591 io_ctrl_ins.pmod_dir_state[6]
.sym 31592 i_button_SB_LUT4_I3_I1[2]
.sym 31593 i_config[3]$SB_IO_IN
.sym 31594 w_rx_data[6]
.sym 31598 io_ctrl_ins.o_pmod[3]
.sym 31599 i_button_SB_LUT4_I3_I1[1]
.sym 31600 i_button_SB_LUT4_I3_I1[2]
.sym 31601 i_config[0]$SB_IO_IN
.sym 31602 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31603 io_ctrl_ins.pmod_dir_state[5]
.sym 31604 i_button_SB_LUT4_I3_I1[1]
.sym 31605 io_ctrl_ins.o_pmod[5]
.sym 31606 w_rx_data[0]
.sym 31610 w_rx_data[7]
.sym 31614 w_rx_data[5]
.sym 31618 o_tr_vc1$SB_IO_OUT
.sym 31619 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31620 i_button_SB_LUT4_I3_I1[2]
.sym 31621 i_config[2]$SB_IO_IN
.sym 31622 io_ctrl_ins.o_pmod[6]
.sym 31623 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31624 w_ioc[0]
.sym 31625 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31626 o_rx_h_tx_l$SB_IO_OUT
.sym 31627 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31628 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31629 io_ctrl_ins.pmod_dir_state[7]
.sym 31630 w_rx_data[4]
.sym 31634 w_rx_data[3]
.sym 31646 w_rx_data[2]
.sym 31658 w_rx_data[4]
.sym 31666 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31667 io_ctrl_ins.pmod_dir_state[2]
.sym 31668 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31669 io_ctrl_ins.rf_mode[0]
.sym 31674 w_rx_data[1]
.sym 31678 w_rx_data[2]
.sym 31686 w_rx_data[1]
.sym 31690 io_ctrl_ins.o_pmod[1]
.sym 31691 i_button_SB_LUT4_I3_I1[1]
.sym 31692 i_button_SB_LUT4_I3_I1[2]
.sym 31693 o_led1$SB_IO_OUT
.sym 31698 w_rx_data[0]
.sym 31702 w_rx_data[2]
.sym 31706 io_ctrl_ins.o_pmod[4]
.sym 31707 o_tr_vc1_b$SB_IO_OUT
.sym 31708 w_ioc[0]
.sym 31709 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31710 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31711 io_ctrl_ins.pmod_dir_state[4]
.sym 31712 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31713 io_ctrl_ins.rf_mode[2]
.sym 31714 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 31715 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31716 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 31717 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 31726 i_config[1]$SB_IO_IN
.sym 31727 i_button_SB_LUT4_I3_I1[2]
.sym 31728 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31729 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31734 o_ldo_2v8_en$SB_IO_OUT
.sym 31735 i_button_SB_LUT4_I3_I1[2]
.sym 31736 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 31737 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 31920 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31921 w_rx_09_fifo_data[0]
.sym 32098 io_ctrl_ins.pmod_dir_state[3]
.sym 32099 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32100 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 32101 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 32146 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 32147 o_tr_vc2$SB_IO_OUT
.sym 32148 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 32149 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32167 io_ctrl_ins.rf_pin_state[7]
.sym 32168 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32169 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32171 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32172 io_ctrl_ins.rf_pin_state[6]
.sym 32173 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32176 io_ctrl_ins.rf_mode[0]
.sym 32177 io_ctrl_ins.rf_mode[2]
.sym 32178 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32180 io_ctrl_ins.rf_pin_state[5]
.sym 32181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32182 io_ctrl_ins.rf_pin_state[3]
.sym 32183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32184 io_ctrl_ins.rf_mode[2]
.sym 32185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32186 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32187 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32188 io_ctrl_ins.rf_mode[0]
.sym 32189 io_ctrl_ins.rf_mode[2]
.sym 32190 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32191 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32192 io_ctrl_ins.rf_pin_state[4]
.sym 32193 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32452 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32453 io_pmod[5]$SB_IO_IN
.sym 32492 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32493 io_pmod[4]$SB_IO_IN
.sym 32557 r_counter[0]
.sym 32693 o_tr_vc1$SB_IO_OUT
.sym 32717 o_tr_vc2$SB_IO_OUT
.sym 32725 o_rx_h_tx_l_b$SB_IO_OUT
