--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12850 paths analyzed, 1996 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.975ns.
--------------------------------------------------------------------------------
Slack:                  12.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X1Y22.A4       net (fanout=16)       1.513   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X1Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.D2       net (fanout=1)        1.333   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (2.652ns logic, 5.778ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  12.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X1Y22.A2       net (fanout=16)       1.441   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X1Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.D2       net (fanout=1)        1.333   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (2.711ns logic, 5.706ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_15 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.151 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_15 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/data_q_15
    SLICE_X1Y22.A3       net (fanout=1)        1.253   fifo_manager/serial_tx_TDC/data_q[15]
    SLICE_X1Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.D2       net (fanout=1)        1.333   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (2.606ns logic, 5.518ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  12.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.911ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y23.A3       net (fanout=16)       1.081   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y23.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.D1       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (2.711ns logic, 5.200ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  12.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_8 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.151 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_8 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_8
    SLICE_X5Y23.A2       net (fanout=1)        1.034   fifo_manager/serial_tx_TDC/data_q[8]
    SLICE_X5Y23.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.D1       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (2.606ns logic, 5.153ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  12.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_14 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.605ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.151 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_14 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.CQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/data_q_14
    SLICE_X1Y22.A5       net (fanout=1)        0.734   fifo_manager/serial_tx_TDC/data_q[14]
    SLICE_X1Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.D2       net (fanout=1)        1.333   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (2.606ns logic, 4.999ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  12.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_31 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_31 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_31
    SLICE_X9Y20.A2       net (fanout=1)        1.320   fifo_manager/serial_tx_TDC/data_q[31]
    SLICE_X9Y20.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.C3       net (fanout=1)        0.675   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (2.607ns logic, 4.927ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  12.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y23.A6       net (fanout=16)       0.686   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y23.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.D1       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (2.652ns logic, 4.805ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  13.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_47 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 3)
  Clock Path Skew:      0.507ns (1.151 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_47 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/data_q_47
    SLICE_X9Y22.A3       net (fanout=1)        1.463   fifo_manager/serial_tx_TDC/data_q[47]
    SLICE_X9Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_123
    SLICE_X11Y17.B4      net (fanout=1)        0.995   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_123
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.463ns logic, 4.981ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X12Y18.D4      net (fanout=16)       1.601   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X12Y18.D       Tilo                  0.254   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_114
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_114
    SLICE_X11Y17.B3      net (fanout=1)        0.790   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_114
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (2.504ns logic, 4.914ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_13 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.151 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_13 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/data_q_13
    SLICE_X1Y22.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[13]
    SLICE_X1Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.D2       net (fanout=1)        1.333   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_13
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (2.606ns logic, 4.808ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  13.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_11 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.151 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_11 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_11
    SLICE_X5Y23.A5       net (fanout=1)        0.688   fifo_manager/serial_tx_TDC/data_q[11]
    SLICE_X5Y23.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.D1       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (2.606ns logic, 4.807ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.400ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X16Y18.A4      net (fanout=16)       1.108   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X16Y18.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B1      net (fanout=1)        1.206   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (2.563ns logic, 4.837ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  13.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.395ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X6Y18.D2       net (fanout=16)       0.811   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X6Y18.D        Tilo                  0.235   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.C1       net (fanout=1)        1.023   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.395ns (2.629ns logic, 4.766ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  13.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_16 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.151 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_16 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/data_q_16
    SLICE_X6Y20.B1       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/data_q[16]
    SLICE_X6Y20.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
    SLICE_X6Y20.C5       net (fanout=1)        0.431   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (2.629ns logic, 4.745ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X4Y20.A3       net (fanout=16)       1.038   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X4Y20.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_111
    SLICE_X6Y20.C2       net (fanout=1)        0.700   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_111
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (2.648ns logic, 4.670ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  13.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_20 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.294ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.151 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_20 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_20
    SLICE_X6Y18.D1       net (fanout=1)        0.756   fifo_manager/serial_tx_TDC/data_q[20]
    SLICE_X6Y18.D        Tilo                  0.235   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.C1       net (fanout=1)        1.023   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (2.583ns logic, 4.711ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_9 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.151 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_9 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_9
    SLICE_X5Y23.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[9]
    SLICE_X5Y23.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.D1       net (fanout=1)        1.187   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (2.606ns logic, 4.662ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_30 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.263ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_30 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.CQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_30
    SLICE_X9Y20.A3       net (fanout=1)        1.049   fifo_manager/serial_tx_TDC/data_q[30]
    SLICE_X9Y20.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.C3       net (fanout=1)        0.675   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.263ns (2.607ns logic, 4.656ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X6Y18.D3       net (fanout=16)       0.602   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X6Y18.D        Tilo                  0.235   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.C1       net (fanout=1)        1.023   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (2.688ns logic, 4.557ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  13.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y20.A4       net (fanout=16)       0.917   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y20.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.C3       net (fanout=1)        0.675   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (2.712ns logic, 4.524ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  13.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y22.A2       net (fanout=16)       1.147   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y22.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_123
    SLICE_X11Y17.B4      net (fanout=1)        0.995   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_123
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (2.568ns logic, 4.665ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  13.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_4 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.222ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_4 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/data_q_4
    SLICE_X6Y23.A3       net (fanout=1)        1.013   fifo_manager/serial_tx_TDC/data_q[4]
    SLICE_X6Y23.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X6Y20.D5       net (fanout=1)        0.649   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X6Y20.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.222ns (2.628ns logic, 4.594ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  13.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/addr_q_5 (FF)
  Destination:          tdc_control/CS_countr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/addr_q_5 to tdc_control/CS_countr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   tdc_control/addr_q[5]
                                                       tdc_control/addr_q_5
    SLICE_X11Y35.A1      net (fanout=7)        1.236   tdc_control/addr_q[5]
    SLICE_X11Y35.A       Tilo                  0.259   tdc_control/Mmux_start_d2
                                                       tdc_control/addr_q[5]_GND_15_o_equal_7_o<5>1
    SLICE_X11Y35.B5      net (fanout=6)        0.886   tdc_control/addr_q[5]_GND_15_o_equal_7_o
    SLICE_X11Y35.B       Tilo                  0.259   tdc_control/Mmux_start_d2
                                                       tdc_control/_n0484_inv4_SW0
    SLICE_X15Y40.A4      net (fanout=2)        1.435   tdc_control/N75
    SLICE_X15Y40.A       Tilo                  0.259   tdc_control/CS_countr_q[28]
                                                       tdc_control/_n0484_inv4
    SLICE_X13Y41.C2      net (fanout=16)       1.437   tdc_control/_n0484_inv
    SLICE_X13Y41.CLK     Tas                   0.373   tdc_control/CS_countr_q[22]
                                                       tdc_control/CS_countr_q_21_rstpot
                                                       tdc_control/CS_countr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.675ns logic, 4.994ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_34 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_34 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.CQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_34
    SLICE_X16Y18.A1      net (fanout=1)        0.958   fifo_manager/serial_tx_TDC/data_q[34]
    SLICE_X16Y18.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B1      net (fanout=1)        1.206   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (2.553ns logic, 4.687ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  13.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_19 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.187ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.151 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_19 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/data_q_19
    SLICE_X6Y20.B2       net (fanout=1)        1.195   fifo_manager/serial_tx_TDC/data_q[19]
    SLICE_X6Y20.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
    SLICE_X6Y20.C5       net (fanout=1)        0.431   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (2.629ns logic, 4.558ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  13.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X4Y20.A4       net (fanout=16)       0.834   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X4Y20.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_111
    SLICE_X6Y20.C2       net (fanout=1)        0.700   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_111
    SLICE_X6Y20.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.D3      net (fanout=1)        0.937   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (2.707ns logic, 4.466ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  13.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 3)
  Clock Path Skew:      0.490ns (1.151 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X16Y18.A6      net (fanout=16)       0.932   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X16Y18.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B1      net (fanout=1)        1.206   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_101
    SLICE_X11Y17.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X11Y17.D2      net (fanout=1)        0.528   fifo_manager/serial_tx_TDC/N26
    SLICE_X11Y17.DMUX    Tilo                  0.337   fifo_manager/serial_tx_TDC/ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.D1       net (fanout=1)        1.995   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X9Y2.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (2.504ns logic, 4.661ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          tdc_control/CS_countr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_spi_master/state_q_FSM_FFd1 to tdc_control/CS_countr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.AQ      Tcko                  0.476   state_q_FSM_FFd3
                                                       tdc_spi_master/state_q_FSM_FFd1
    SLICE_X13Y35.C3      net (fanout=15)       1.148   state_q_FSM_FFd1
    SLICE_X13Y35.C       Tilo                  0.259   start_q
                                                       tdc_control/tdc_busy_start_q_AND_7_o1
    SLICE_X11Y35.B2      net (fanout=5)        0.986   tdc_control/tdc_busy_start_q_AND_7_o
    SLICE_X11Y35.B       Tilo                  0.259   tdc_control/Mmux_start_d2
                                                       tdc_control/_n0484_inv4_SW0
    SLICE_X15Y40.A4      net (fanout=2)        1.435   tdc_control/N75
    SLICE_X15Y40.A       Tilo                  0.259   tdc_control/CS_countr_q[28]
                                                       tdc_control/_n0484_inv4
    SLICE_X13Y41.C2      net (fanout=16)       1.437   tdc_control/_n0484_inv
    SLICE_X13Y41.CLK     Tas                   0.373   tdc_control/CS_countr_q[22]
                                                       tdc_control/CS_countr_q_21_rstpot
                                                       tdc_control/CS_countr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (1.626ns logic, 5.006ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/CS_countr_q_28 (FF)
  Destination:          tdc_control/calib1_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.678 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/CS_countr_q_28 to tdc_control/calib1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.430   tdc_control/CS_countr_q[28]
                                                       tdc_control/CS_countr_q_28
    SLICE_X14Y40.D3      net (fanout=3)        1.110   tdc_control/CS_countr_q[28]
    SLICE_X14Y40.D       Tilo                  0.235   tdc_control/CS_countr_q[29]
                                                       tdc_control/CS_countr_q[29]_GND_15_o_equal_17_o<29>13
    SLICE_X14Y37.B2      net (fanout=5)        0.988   tdc_control/CS_countr_q[29]_GND_15_o_equal_17_o<29>13
    SLICE_X14Y37.B       Tilo                  0.235   tdc_control/_n0297_inv
                                                       tdc_control/CS_countr_q[29]_GND_15_o_equal_17_o<29>
    SLICE_X8Y27.D5       net (fanout=7)        1.585   tdc_control/CS_countr_q[29]_GND_15_o_equal_17_o
    SLICE_X8Y27.D        Tilo                  0.254   tdc_control/calib2_q[6]
                                                       tdc_control/_n0365_inv1_cepot
    SLICE_X12Y22.CE      net (fanout=9)        1.472   tdc_control/_n0331_inv1_cepot
    SLICE_X12Y22.CLK     Tceck                 0.313   tdc_control/calib1_q[15]
                                                       tdc_control/calib1_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (1.467ns logic, 5.155ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: new_data_q/CLK0
  Logical resource: tdc_spi_master/new_data_q/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/DP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/DP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/DP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/SP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/SP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/SP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem2/SP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/SP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP/CLK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/DP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/DP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/SP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/SP/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.975|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12850 paths, 0 nets, and 2503 connections

Design statistics:
   Minimum period:   7.975ns{1}   (Maximum frequency: 125.392MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan  3 19:55:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



