Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  2 15:00:29 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.827        0.000                      0                   73        0.202        0.000                      0                   73        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  CLKPixel_clockGenerator  {0.000 19.861}     39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  CLKPixel_clockGenerator       35.827        0.000                      0                   73        0.202        0.000                      0                   73       19.361        0.000                       0                    34  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       35.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.842ns (24.999%)  route 2.526ns (75.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.691     2.721    VSync/VCounter
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism              0.610    39.076    
                         clock uncertainty           -0.098    38.977    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    38.548    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.842ns (24.999%)  route 2.526ns (75.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.691     2.721    VSync/VCounter
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism              0.610    39.076    
                         clock uncertainty           -0.098    38.977    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    38.548    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.842ns (24.999%)  route 2.526ns (75.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.691     2.721    VSync/VCounter
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.610    39.076    
                         clock uncertainty           -0.098    38.977    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    38.548    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.842ns (24.999%)  route 2.526ns (75.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.691     2.721    VSync/VCounter
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.610    39.076    
                         clock uncertainty           -0.098    38.977    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    38.548    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.827ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.842ns (24.999%)  route 2.526ns (75.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.691     2.721    VSync/VCounter
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.610    39.076    
                         clock uncertainty           -0.098    38.977    
    SLICE_X0Y154         FDRE (Setup_fdre_C_R)       -0.429    38.548    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 35.827    

Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.842ns (25.202%)  route 2.499ns (74.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.664     2.694    VSync/VCounter
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.585    39.051    
                         clock uncertainty           -0.098    38.952    
    SLICE_X0Y155         FDRE (Setup_fdre_C_R)       -0.429    38.523    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             35.861ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.842ns (26.200%)  route 2.372ns (73.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.537     2.567    VSync/VCounter
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.585    39.051    
                         clock uncertainty           -0.098    38.952    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    38.428    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.861    

Slack (MET) :             35.861ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.842ns (26.200%)  route 2.372ns (73.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.537     2.567    VSync/VCounter
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism              0.585    39.051    
                         clock uncertainty           -0.098    38.952    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    38.428    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.861    

Slack (MET) :             35.861ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.842ns (26.200%)  route 2.372ns (73.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.537     2.567    VSync/VCounter
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism              0.585    39.051    
                         clock uncertainty           -0.098    38.952    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    38.428    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.861    

Slack (MET) :             35.861ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.842ns (26.200%)  route 2.372ns (73.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.466 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.893    -0.647    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.419    -0.228 r  VSync/VCounter_reg[1]/Q
                         net (fo=11, routed)          1.258     1.030    VSync/VCounter_reg__0[1]
    SLICE_X0Y154         LUT5 (Prop_lut5_I1_O)        0.299     1.329 r  VSync/VSync_i_5/O
                         net (fo=2, routed)           0.577     1.906    VSync/HS/VCounter_reg[0]_0
    SLICE_X4Y153         LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.537     2.567    VSync/VCounter
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          1.764    38.466    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.585    39.051    
                         clock uncertainty           -0.098    38.952    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    38.428    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 35.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/HS/CLK
    SLICE_X4Y152         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=10, routed)          0.120    -0.223    VSync/HS/HCounter_reg__0[6]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.045    -0.178 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VSync/HS/p_0_in__0[8]
    SLICE_X5Y152         FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/HS/CLK
    SLICE_X5Y152         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.245    -0.471    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.091    -0.380    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/yPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.500%)  route 0.156ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[3]/Q
                         net (fo=8, routed)           0.156    -0.187    VSync/VCounter_reg__0[3]
    SLICE_X1Y155         FDRE                                         r  VSync/yPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X1Y155         FDRE                                         r  VSync/yPos_reg[3]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.070    -0.398    VSync/yPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/yPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.631%)  route 0.168ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          0.168    -0.175    VSync/VCounter_reg__0[2]
    SLICE_X1Y154         FDRE                                         r  VSync/yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X1Y154         FDRE                                         r  VSync/yPos_reg[2]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.070    -0.398    VSync/yPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.600%)  route 0.125ns (37.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.679    -0.485    VSync/HS/CLK
    SLICE_X6Y153         FDRE                                         r  VSync/HS/HCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  VSync/HS/HCounter_reg[3]/Q
                         net (fo=10, routed)          0.125    -0.196    VSync/HS/HCounter_reg__0[3]
    SLICE_X5Y152         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VSync/HS/p_0_in__0[5]
    SLICE_X5Y152         FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/HS/CLK
    SLICE_X5Y152         FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.092    -0.376    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VSync_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[5]/Q
                         net (fo=9, routed)           0.147    -0.195    VSync/VCounter_reg__0[5]
    SLICE_X0Y153         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  VSync/VSync_i_2/O
                         net (fo=1, routed)           0.000    -0.150    VSync/p_1_in
    SLICE_X0Y153         FDSE                                         r  VSync/VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X0Y153         FDSE                                         r  VSync/VSync_reg/C
                         clock pessimism              0.248    -0.468    
    SLICE_X0Y153         FDSE (Hold_fdse_C_D)         0.091    -0.377    VSync/VSync_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.148    -0.336 r  VSync/VCounter_reg[8]/Q
                         net (fo=6, routed)           0.103    -0.233    VSync/VCounter_reg__0[8]
    SLICE_X2Y153         LUT6 (Prop_lut6_I4_O)        0.098    -0.135 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.135    VSync/p_0_in[9]
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X2Y153         FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.232    -0.484    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.121    -0.363    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.214%)  route 0.170ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[2]/Q
                         net (fo=10, routed)          0.170    -0.173    VSync/VCounter_reg__0[2]
    SLICE_X0Y154         LUT6 (Prop_lut6_I1_O)        0.045    -0.128 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    VSync/p_0_in[5]
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.092    -0.376    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/yPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.045%)  route 0.203ns (58.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[5]/Q
                         net (fo=9, routed)           0.203    -0.140    VSync/VCounter_reg__0[5]
    SLICE_X1Y154         FDRE                                         r  VSync/yPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X1Y154         FDRE                                         r  VSync/yPos_reg[5]/C
                         clock pessimism              0.245    -0.471    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.072    -0.399    VSync/yPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.903%)  route 0.185ns (50.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[0]/Q
                         net (fo=12, routed)          0.185    -0.158    VSync/VCounter_reg__0[0]
    SLICE_X0Y154         LUT5 (Prop_lut5_I2_O)        0.043    -0.115 r  VSync/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    VSync/p_0_in[4]
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.232    -0.484    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.107    -0.377    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.914%)  route 0.205ns (52.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.680    -0.484    VSync/CLK
    SLICE_X0Y154         FDRE                                         r  VSync/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  VSync/VCounter_reg[0]/Q
                         net (fo=12, routed)          0.205    -0.137    VSync/VCounter_reg__0[0]
    SLICE_X0Y155         LUT3 (Prop_lut3_I1_O)        0.048    -0.089 r  VSync/VCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    VSync/p_0_in[2]
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkgen/inst/CLK100MHZ_clockGenerator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkgen/inst/clkout1_buf/O
                         net (fo=32, routed)          0.957    -0.716    VSync/CLK
    SLICE_X0Y155         FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.105    -0.363    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X6Y153     VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X6Y153     VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X6Y153     VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X6Y153     VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X5Y152     VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X5Y152     VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X4Y152     VSync/HS/HCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X4Y152     VSync/HS/HCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y152     VSync/HS/HCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y152     VSync/HS/HCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y155     VSync/VCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y152     VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y152     VSync/HS/HCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X5Y152     VSync/HS/HCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y155     VSync/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y154     VSync/VCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/inst/mmcm_adv_inst/CLKFBOUT



