#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cdb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cdcd0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17ce5b0 .functor NOT 1, L_0x180b5d0, C4<0>, C4<0>, C4<0>;
L_0x180b330 .functor XOR 1, L_0x180b160, L_0x180b290, C4<0>, C4<0>;
L_0x180b4c0 .functor XOR 1, L_0x180b330, L_0x180b3f0, C4<0>, C4<0>;
v0x17f99d0_0 .net *"_ivl_10", 0 0, L_0x180b3f0;  1 drivers
v0x17f9ad0_0 .net *"_ivl_12", 0 0, L_0x180b4c0;  1 drivers
v0x17f9bb0_0 .net *"_ivl_2", 0 0, L_0x180b0c0;  1 drivers
v0x17f9c70_0 .net *"_ivl_4", 0 0, L_0x180b160;  1 drivers
v0x17f9d50_0 .net *"_ivl_6", 0 0, L_0x180b290;  1 drivers
v0x17f9e80_0 .net *"_ivl_8", 0 0, L_0x180b330;  1 drivers
v0x17f9f60_0 .var "clk", 0 0;
v0x17fa000_0 .net "reset", 0 0, v0x17f8510_0;  1 drivers
v0x17fa0a0_0 .var/2u "stats1", 159 0;
v0x17fa210_0 .var/2u "strobe", 0 0;
v0x17fa2d0_0 .net "tb_match", 0 0, L_0x180b5d0;  1 drivers
v0x17fa390_0 .net "tb_mismatch", 0 0, L_0x17ce5b0;  1 drivers
v0x17fa450_0 .net "w", 0 0, v0x17f85e0_0;  1 drivers
v0x17fa4f0_0 .net "z_dut", 0 0, L_0x180af60;  1 drivers
v0x17fa590_0 .net "z_ref", 0 0, L_0x17c0800;  1 drivers
E_0x17c8f90/0 .event negedge, v0x17f7c90_0;
E_0x17c8f90/1 .event posedge, v0x17f7c90_0;
E_0x17c8f90 .event/or E_0x17c8f90/0, E_0x17c8f90/1;
L_0x180b0c0 .concat [ 1 0 0 0], L_0x17c0800;
L_0x180b160 .concat [ 1 0 0 0], L_0x17c0800;
L_0x180b290 .concat [ 1 0 0 0], L_0x180af60;
L_0x180b3f0 .concat [ 1 0 0 0], L_0x17c0800;
L_0x180b5d0 .cmp/eeq 1, L_0x180b0c0, L_0x180b4c0;
S_0x17cde60 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x17cdcd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1799a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1799a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1799ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1799b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1799b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1799b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x17c0800 .functor OR 1, L_0x180a7a0, L_0x180aa50, C4<0>, C4<0>;
v0x17bdcd0_0 .net *"_ivl_0", 31 0, L_0x17fa630;  1 drivers
L_0x7fec8f0990a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f7650_0 .net *"_ivl_11", 28 0, L_0x7fec8f0990a8;  1 drivers
L_0x7fec8f0990f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x17f7730_0 .net/2u *"_ivl_12", 31 0, L_0x7fec8f0990f0;  1 drivers
v0x17f7820_0 .net *"_ivl_14", 0 0, L_0x180aa50;  1 drivers
L_0x7fec8f099018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f78e0_0 .net *"_ivl_3", 28 0, L_0x7fec8f099018;  1 drivers
L_0x7fec8f099060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x17f7a10_0 .net/2u *"_ivl_4", 31 0, L_0x7fec8f099060;  1 drivers
v0x17f7af0_0 .net *"_ivl_6", 0 0, L_0x180a7a0;  1 drivers
v0x17f7bb0_0 .net *"_ivl_8", 31 0, L_0x180a910;  1 drivers
v0x17f7c90_0 .net "clk", 0 0, v0x17f9f60_0;  1 drivers
v0x17f7de0_0 .var "next", 2 0;
v0x17f7ec0_0 .net "reset", 0 0, v0x17f8510_0;  alias, 1 drivers
v0x17f7f80_0 .var "state", 2 0;
v0x17f8060_0 .net "w", 0 0, v0x17f85e0_0;  alias, 1 drivers
v0x17f8120_0 .net "z", 0 0, L_0x17c0800;  alias, 1 drivers
E_0x17c80b0 .event anyedge, v0x17f7f80_0, v0x17f8060_0;
E_0x17c8310 .event posedge, v0x17f7c90_0;
L_0x17fa630 .concat [ 3 29 0 0], v0x17f7f80_0, L_0x7fec8f099018;
L_0x180a7a0 .cmp/eq 32, L_0x17fa630, L_0x7fec8f099060;
L_0x180a910 .concat [ 3 29 0 0], v0x17f7f80_0, L_0x7fec8f0990a8;
L_0x180aa50 .cmp/eq 32, L_0x180a910, L_0x7fec8f0990f0;
S_0x17f8260 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x17cdcd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x17f8450_0 .net "clk", 0 0, v0x17f9f60_0;  alias, 1 drivers
v0x17f8510_0 .var "reset", 0 0;
v0x17f85e0_0 .var "w", 0 0;
E_0x17ae9f0 .event negedge, v0x17f7c90_0;
S_0x17f86e0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x17cdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x17f88f0 .param/l "A" 0 4 9, C4<00>;
P_0x17f8930 .param/l "B" 0 4 9, C4<01>;
P_0x17f8970 .param/l "C" 0 4 9, C4<10>;
P_0x17f89b0 .param/l "D" 0 4 9, C4<11>;
P_0x17f89f0 .param/l "E" 0 4 9, C4<100>;
P_0x17f8a30 .param/l "F" 0 4 9, C4<101>;
L_0x180af60 .functor OR 1, L_0x180ad30, L_0x180ae20, C4<0>, C4<0>;
L_0x7fec8f099138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x17f8de0_0 .net/2u *"_ivl_0", 2 0, L_0x7fec8f099138;  1 drivers
v0x17f8ee0_0 .net *"_ivl_2", 0 0, L_0x180ad30;  1 drivers
L_0x7fec8f099180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x17f8fa0_0 .net/2u *"_ivl_4", 2 0, L_0x7fec8f099180;  1 drivers
v0x17f9090_0 .net *"_ivl_6", 0 0, L_0x180ae20;  1 drivers
v0x17f9150_0 .net "clk", 0 0, v0x17f9f60_0;  alias, 1 drivers
v0x17f9290_0 .var "current_state", 2 0;
v0x17f9370_0 .var "next_state", 2 0;
v0x17f9450_0 .net "reset", 0 0, v0x17f8510_0;  alias, 1 drivers
v0x17f9540_0 .net "w", 0 0, v0x17f85e0_0;  alias, 1 drivers
v0x17f9670_0 .net "z", 0 0, L_0x180af60;  alias, 1 drivers
E_0x17d8ff0 .event anyedge, v0x17f9290_0, v0x17f8060_0;
L_0x180ad30 .cmp/eq 3, v0x17f9290_0, L_0x7fec8f099138;
L_0x180ae20 .cmp/eq 3, v0x17f9290_0, L_0x7fec8f099180;
S_0x17f97b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x17cdcd0;
 .timescale -12 -12;
E_0x17d9310 .event anyedge, v0x17fa210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17fa210_0;
    %nor/r;
    %assign/vec4 v0x17fa210_0, 0;
    %wait E_0x17d9310;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f8260;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ae9f0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x17f8510_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17f85e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17cde60;
T_2 ;
    %wait E_0x17c8310;
    %load/vec4 v0x17f7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f7f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x17f7de0_0;
    %assign/vec4 v0x17f7f80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x17cde60;
T_3 ;
Ewait_0 .event/or E_0x17c80b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17f7f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x17f8060_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x17f7de0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17f86e0;
T_4 ;
    %wait E_0x17d8ff0;
    %load/vec4 v0x17f9290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.9 ;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.11 ;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.13 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.15 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.17 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x17f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17f9370_0, 0, 3;
T_4.19 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x17f86e0;
T_5 ;
    %wait E_0x17c8310;
    %load/vec4 v0x17f9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f9290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17f9370_0;
    %assign/vec4 v0x17f9290_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17cdcd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f9f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fa210_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17cdcd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f9f60_0;
    %inv;
    %store/vec4 v0x17f9f60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17cdcd0;
T_8 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f8450_0, v0x17fa390_0, v0x17f9f60_0, v0x17fa000_0, v0x17fa450_0, v0x17fa590_0, v0x17fa4f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17cdcd0;
T_9 ;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17cdcd0;
T_10 ;
    %wait E_0x17c8f90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fa0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fa0a0_0, 4, 32;
    %load/vec4 v0x17fa2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fa0a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fa0a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fa0a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17fa590_0;
    %load/vec4 v0x17fa590_0;
    %load/vec4 v0x17fa4f0_0;
    %xor;
    %load/vec4 v0x17fa590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fa0a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17fa0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fa0a0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/2012_q2fsm/iter0/response0/top_module.sv";
