[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypedefRange/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypedefRange/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefRange/dut.sv:1:1: No timescale set for "pkg".
[INF:CP0300] Compilation...
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               2
design                                                 1
logic_typespec                                         1
package                                                1
packed_array_typespec                                  1
range                                                  1
ref_typespec                                           1
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:4:5
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::a::x)
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::pkg::a::x
        |vpiActual:
        \_logic_typespec: , line:3:7, endln:3:12
      |vpiRefFile:${SURELOG_DIR}/tests/TypedefRange/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
\_weaklyReferenced:
\_logic_typespec: , line:3:7, endln:3:12
  |vpiParent:
  \_typespec_member: (x), line:3:16, endln:3:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypedefRange/dut.sv | ${SURELOG_DIR}/build/regression/TypedefRange/roundtrip/dut_000.sv | 1 | 6 |
============================== End RoundTrip Results ==============================
