#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Sep  9 2019 11:47:43

#File Generated:     Jul 4 2024 16:35:00

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjplacer.exe --proj-name CY8CPROTO-063-BLE_Master --netlist-vh2 CY8CPROTO-063-BLE_Master_p.vh2 --arch p6_udb2x6 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata --ip-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/ip_blocks.cydata --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/triggerconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/dsiconn.cydata --pins-file pins_43-SMT.xml --lib-file CY8CPROTO-063-BLE_Master_p.lib --sdc-file CY8CPROTO-063-BLE_Master.sdc --io-pcf CY8CPROTO-063-BLE_Master.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Sep  9 2019	11:45:12

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - CY8CPROTO-063-BLE_Master_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata
Package                   - 
Defparam file             - 
SDC file                  - CY8CPROTO-063-BLE_Master.sdc
Output directory          - .
Timing library            - CY8CPROTO-063-BLE_Master_p.lib
IO Placement file         - CY8CPROTO-063-BLE_Master.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "CY8CPROTO-063-BLE_Master_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	23
    Number of DPs               	:	2
    Number of Controls          	:	1
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	33/96
    UDBS                        :	7/12
    IOs                         :	15/96


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_intSarClock      | Frequency: N/A       | Target:   1.0 MHz
Clock: CLK_App              | Frequency:  32.7 MHz | Target:   1.6 MHz
Clock: CyClk_Fast           | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_HF0            | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_LF             | Frequency: N/A       | Target:   0.0 MHz
Clock: CyClk_Peri           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyClk_Slow           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyFLL                | Frequency: N/A       | Target: 100.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   8.0 MHz
Clock: CyPeriClk_App        | Frequency: N/A       | Target:  50.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_intSarClock      | Frequency: N/A       | Target:   1.0 MHz
Clock: CLK_App              | Frequency:  39.4 MHz | Target:   1.6 MHz
Clock: CyClk_Fast           | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_HF0            | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_LF             | Frequency: N/A       | Target:   0.0 MHz
Clock: CyClk_Peri           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyClk_Slow           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyFLL                | Frequency: N/A       | Target: 100.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   8.0 MHz
Clock: CyPeriClk_App        | Frequency: N/A       | Target:  50.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	23
    Number of DPs               	:	2
    Number of Controls          	:	1
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	15

Device Utilization Summary
    Macrocells                  :	33/96
    IOs                         :	15/96



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 12
Clock: ADC_intSarClock      | Frequency: N/A       | Target:   1.0 MHz
Clock: CLK_App              | Frequency:  42.2 MHz | Target:   1.8 MHz
Clock: CyClk_Fast           | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_HF0            | Frequency: N/A       | Target: 100.0 MHz
Clock: CyClk_LF             | Frequency: N/A       | Target:   0.0 MHz
Clock: CyClk_Peri           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyClk_Slow           | Frequency: N/A       | Target:  50.0 MHz
Clock: CyFLL                | Frequency: N/A       | Target: 100.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   8.0 MHz
Clock: CyPeriClk_App        | Frequency: N/A       | Target:  50.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.1 sec.

