0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/3.7text1add/3.7text1add.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,tb,,,,,,,,
D:/Code/Verilog/3.7text1add/3.7text1add.srcs/sources_1/new/add.v,1710392452,verilog,,D:/Code/Verilog/3.7text1add/3.7text1add.srcs/sim_1/new/tb.v,,add,,,,,,,,
