# Reading pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/quartus_modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Processor\ Design/Final\ Design\ files {D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:14 on Dec 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Processor Design/Final Design files" D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv 
# -- Compiling module bin2bcd
# 
# Top level modules:
# 	bin2bcd
# End time: 16:32:14 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Processor\ Design/Final\ Design\ files {D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:14 on Dec 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Processor Design/Final Design files" D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv 
# -- Compiling module tb_bin2bcd
# 
# Top level modules:
# 	tb_bin2bcd
# End time: 16:32:14 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_bin2bcd
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_bin2bcd 
# Start time: 16:32:14 on Dec 03,2023
# Loading sv_std.std
# Loading work.tb_bin2bcd
# Loading work.bin2bcd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv(17)
#    Time: 20 ns  Iteration: 0  Instance: /tb_bin2bcd
# Break in Module tb_bin2bcd at D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv line 17
# End time: 16:34:46 on Dec 03,2023, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
