;
; FILENAME: cydeviceiar_trm.inc
; 
; PSoC Creator  3.1
;
; DESCRIPTION:
; This file provides all of the address values for the entire PSoC device.
;
;-------------------------------------------------------------------------------
; Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#define CYDEV_FLASH_BASE 0x00000000
#define CYDEV_FLASH_SIZE 0x00020000
#define CYREG_FLASH_DATA_MBASE 0x00000000
#define CYREG_FLASH_DATA_MSIZE 0x00020000
#define CYDEV_SFLASH_BASE 0x0ffff000
#define CYDEV_SFLASH_SIZE 0x00000800
#define CYREG_SFLASH_PROT_ROW00 0x0ffff000
#define CYREG_SFLASH_PROT_ROW01 0x0ffff001
#define CYREG_SFLASH_PROT_ROW02 0x0ffff002
#define CYREG_SFLASH_PROT_ROW03 0x0ffff003
#define CYREG_SFLASH_PROT_ROW04 0x0ffff004
#define CYREG_SFLASH_PROT_ROW05 0x0ffff005
#define CYREG_SFLASH_PROT_ROW06 0x0ffff006
#define CYREG_SFLASH_PROT_ROW07 0x0ffff007
#define CYREG_SFLASH_PROT_ROW08 0x0ffff008
#define CYREG_SFLASH_PROT_ROW09 0x0ffff009
#define CYREG_SFLASH_PROT_ROW10 0x0ffff00a
#define CYREG_SFLASH_PROT_ROW11 0x0ffff00b
#define CYREG_SFLASH_PROT_ROW12 0x0ffff00c
#define CYREG_SFLASH_PROT_ROW13 0x0ffff00d
#define CYREG_SFLASH_PROT_ROW14 0x0ffff00e
#define CYREG_SFLASH_PROT_ROW15 0x0ffff00f
#define CYREG_SFLASH_PROT_ROW16 0x0ffff010
#define CYREG_SFLASH_PROT_ROW17 0x0ffff011
#define CYREG_SFLASH_PROT_ROW18 0x0ffff012
#define CYREG_SFLASH_PROT_ROW19 0x0ffff013
#define CYREG_SFLASH_PROT_ROW20 0x0ffff014
#define CYREG_SFLASH_PROT_ROW21 0x0ffff015
#define CYREG_SFLASH_PROT_ROW22 0x0ffff016
#define CYREG_SFLASH_PROT_ROW23 0x0ffff017
#define CYREG_SFLASH_PROT_ROW24 0x0ffff018
#define CYREG_SFLASH_PROT_ROW25 0x0ffff019
#define CYREG_SFLASH_PROT_ROW26 0x0ffff01a
#define CYREG_SFLASH_PROT_ROW27 0x0ffff01b
#define CYREG_SFLASH_PROT_ROW28 0x0ffff01c
#define CYREG_SFLASH_PROT_ROW29 0x0ffff01d
#define CYREG_SFLASH_PROT_ROW30 0x0ffff01e
#define CYREG_SFLASH_PROT_ROW31 0x0ffff01f
#define CYREG_SFLASH_PROT_ROW32 0x0ffff020
#define CYREG_SFLASH_PROT_ROW33 0x0ffff021
#define CYREG_SFLASH_PROT_ROW34 0x0ffff022
#define CYREG_SFLASH_PROT_ROW35 0x0ffff023
#define CYREG_SFLASH_PROT_ROW36 0x0ffff024
#define CYREG_SFLASH_PROT_ROW37 0x0ffff025
#define CYREG_SFLASH_PROT_ROW38 0x0ffff026
#define CYREG_SFLASH_PROT_ROW39 0x0ffff027
#define CYREG_SFLASH_PROT_ROW40 0x0ffff028
#define CYREG_SFLASH_PROT_ROW41 0x0ffff029
#define CYREG_SFLASH_PROT_ROW42 0x0ffff02a
#define CYREG_SFLASH_PROT_ROW43 0x0ffff02b
#define CYREG_SFLASH_PROT_ROW44 0x0ffff02c
#define CYREG_SFLASH_PROT_ROW45 0x0ffff02d
#define CYREG_SFLASH_PROT_ROW46 0x0ffff02e
#define CYREG_SFLASH_PROT_ROW47 0x0ffff02f
#define CYREG_SFLASH_PROT_ROW48 0x0ffff030
#define CYREG_SFLASH_PROT_ROW49 0x0ffff031
#define CYREG_SFLASH_PROT_ROW50 0x0ffff032
#define CYREG_SFLASH_PROT_ROW51 0x0ffff033
#define CYREG_SFLASH_PROT_ROW52 0x0ffff034
#define CYREG_SFLASH_PROT_ROW53 0x0ffff035
#define CYREG_SFLASH_PROT_ROW54 0x0ffff036
#define CYREG_SFLASH_PROT_ROW55 0x0ffff037
#define CYREG_SFLASH_PROT_ROW56 0x0ffff038
#define CYREG_SFLASH_PROT_ROW57 0x0ffff039
#define CYREG_SFLASH_PROT_ROW58 0x0ffff03a
#define CYREG_SFLASH_PROT_ROW59 0x0ffff03b
#define CYREG_SFLASH_PROT_ROW60 0x0ffff03c
#define CYREG_SFLASH_PROT_ROW61 0x0ffff03d
#define CYREG_SFLASH_PROT_ROW62 0x0ffff03e
#define CYREG_SFLASH_PROT_ROW63 0x0ffff03f
#define CYREG_SFLASH_PROT_PROTECTION 0x0ffff07f
#define CYREG_SFLASH_AV_PAIRS_8B000 0x0ffff080
#define CYREG_SFLASH_AV_PAIRS_8B001 0x0ffff081
#define CYREG_SFLASH_AV_PAIRS_8B002 0x0ffff082
#define CYREG_SFLASH_AV_PAIRS_8B003 0x0ffff083
#define CYREG_SFLASH_AV_PAIRS_8B004 0x0ffff084
#define CYREG_SFLASH_AV_PAIRS_8B005 0x0ffff085
#define CYREG_SFLASH_AV_PAIRS_8B006 0x0ffff086
#define CYREG_SFLASH_AV_PAIRS_8B007 0x0ffff087
#define CYREG_SFLASH_AV_PAIRS_8B008 0x0ffff088
#define CYREG_SFLASH_AV_PAIRS_8B009 0x0ffff089
#define CYREG_SFLASH_AV_PAIRS_8B010 0x0ffff08a
#define CYREG_SFLASH_AV_PAIRS_8B011 0x0ffff08b
#define CYREG_SFLASH_AV_PAIRS_8B012 0x0ffff08c
#define CYREG_SFLASH_AV_PAIRS_8B013 0x0ffff08d
#define CYREG_SFLASH_AV_PAIRS_8B014 0x0ffff08e
#define CYREG_SFLASH_AV_PAIRS_8B015 0x0ffff08f
#define CYREG_SFLASH_AV_PAIRS_8B016 0x0ffff090
#define CYREG_SFLASH_AV_PAIRS_8B017 0x0ffff091
#define CYREG_SFLASH_AV_PAIRS_8B018 0x0ffff092
#define CYREG_SFLASH_AV_PAIRS_8B019 0x0ffff093
#define CYREG_SFLASH_AV_PAIRS_8B020 0x0ffff094
#define CYREG_SFLASH_AV_PAIRS_8B021 0x0ffff095
#define CYREG_SFLASH_AV_PAIRS_8B022 0x0ffff096
#define CYREG_SFLASH_AV_PAIRS_8B023 0x0ffff097
#define CYREG_SFLASH_AV_PAIRS_8B024 0x0ffff098
#define CYREG_SFLASH_AV_PAIRS_8B025 0x0ffff099
#define CYREG_SFLASH_AV_PAIRS_8B026 0x0ffff09a
#define CYREG_SFLASH_AV_PAIRS_8B027 0x0ffff09b
#define CYREG_SFLASH_AV_PAIRS_8B028 0x0ffff09c
#define CYREG_SFLASH_AV_PAIRS_8B029 0x0ffff09d
#define CYREG_SFLASH_AV_PAIRS_8B030 0x0ffff09e
#define CYREG_SFLASH_AV_PAIRS_8B031 0x0ffff09f
#define CYREG_SFLASH_AV_PAIRS_8B032 0x0ffff0a0
#define CYREG_SFLASH_AV_PAIRS_8B033 0x0ffff0a1
#define CYREG_SFLASH_AV_PAIRS_8B034 0x0ffff0a2
#define CYREG_SFLASH_AV_PAIRS_8B035 0x0ffff0a3
#define CYREG_SFLASH_AV_PAIRS_8B036 0x0ffff0a4
#define CYREG_SFLASH_AV_PAIRS_8B037 0x0ffff0a5
#define CYREG_SFLASH_AV_PAIRS_8B038 0x0ffff0a6
#define CYREG_SFLASH_AV_PAIRS_8B039 0x0ffff0a7
#define CYREG_SFLASH_AV_PAIRS_8B040 0x0ffff0a8
#define CYREG_SFLASH_AV_PAIRS_8B041 0x0ffff0a9
#define CYREG_SFLASH_AV_PAIRS_8B042 0x0ffff0aa
#define CYREG_SFLASH_AV_PAIRS_8B043 0x0ffff0ab
#define CYREG_SFLASH_AV_PAIRS_8B044 0x0ffff0ac
#define CYREG_SFLASH_AV_PAIRS_8B045 0x0ffff0ad
#define CYREG_SFLASH_AV_PAIRS_8B046 0x0ffff0ae
#define CYREG_SFLASH_AV_PAIRS_8B047 0x0ffff0af
#define CYREG_SFLASH_AV_PAIRS_8B048 0x0ffff0b0
#define CYREG_SFLASH_AV_PAIRS_8B049 0x0ffff0b1
#define CYREG_SFLASH_AV_PAIRS_8B050 0x0ffff0b2
#define CYREG_SFLASH_AV_PAIRS_8B051 0x0ffff0b3
#define CYREG_SFLASH_AV_PAIRS_8B052 0x0ffff0b4
#define CYREG_SFLASH_AV_PAIRS_8B053 0x0ffff0b5
#define CYREG_SFLASH_AV_PAIRS_8B054 0x0ffff0b6
#define CYREG_SFLASH_AV_PAIRS_8B055 0x0ffff0b7
#define CYREG_SFLASH_AV_PAIRS_8B056 0x0ffff0b8
#define CYREG_SFLASH_AV_PAIRS_8B057 0x0ffff0b9
#define CYREG_SFLASH_AV_PAIRS_8B058 0x0ffff0ba
#define CYREG_SFLASH_AV_PAIRS_8B059 0x0ffff0bb
#define CYREG_SFLASH_AV_PAIRS_8B060 0x0ffff0bc
#define CYREG_SFLASH_AV_PAIRS_8B061 0x0ffff0bd
#define CYREG_SFLASH_AV_PAIRS_8B062 0x0ffff0be
#define CYREG_SFLASH_AV_PAIRS_8B063 0x0ffff0bf
#define CYREG_SFLASH_AV_PAIRS_8B064 0x0ffff0c0
#define CYREG_SFLASH_AV_PAIRS_8B065 0x0ffff0c1
#define CYREG_SFLASH_AV_PAIRS_8B066 0x0ffff0c2
#define CYREG_SFLASH_AV_PAIRS_8B067 0x0ffff0c3
#define CYREG_SFLASH_AV_PAIRS_8B068 0x0ffff0c4
#define CYREG_SFLASH_AV_PAIRS_8B069 0x0ffff0c5
#define CYREG_SFLASH_AV_PAIRS_8B070 0x0ffff0c6
#define CYREG_SFLASH_AV_PAIRS_8B071 0x0ffff0c7
#define CYREG_SFLASH_AV_PAIRS_8B072 0x0ffff0c8
#define CYREG_SFLASH_AV_PAIRS_8B073 0x0ffff0c9
#define CYREG_SFLASH_AV_PAIRS_8B074 0x0ffff0ca
#define CYREG_SFLASH_AV_PAIRS_8B075 0x0ffff0cb
#define CYREG_SFLASH_AV_PAIRS_8B076 0x0ffff0cc
#define CYREG_SFLASH_AV_PAIRS_8B077 0x0ffff0cd
#define CYREG_SFLASH_AV_PAIRS_8B078 0x0ffff0ce
#define CYREG_SFLASH_AV_PAIRS_8B079 0x0ffff0cf
#define CYREG_SFLASH_AV_PAIRS_8B080 0x0ffff0d0
#define CYREG_SFLASH_AV_PAIRS_8B081 0x0ffff0d1
#define CYREG_SFLASH_AV_PAIRS_8B082 0x0ffff0d2
#define CYREG_SFLASH_AV_PAIRS_8B083 0x0ffff0d3
#define CYREG_SFLASH_AV_PAIRS_8B084 0x0ffff0d4
#define CYREG_SFLASH_AV_PAIRS_8B085 0x0ffff0d5
#define CYREG_SFLASH_AV_PAIRS_8B086 0x0ffff0d6
#define CYREG_SFLASH_AV_PAIRS_8B087 0x0ffff0d7
#define CYREG_SFLASH_AV_PAIRS_8B088 0x0ffff0d8
#define CYREG_SFLASH_AV_PAIRS_8B089 0x0ffff0d9
#define CYREG_SFLASH_AV_PAIRS_8B090 0x0ffff0da
#define CYREG_SFLASH_AV_PAIRS_8B091 0x0ffff0db
#define CYREG_SFLASH_AV_PAIRS_8B092 0x0ffff0dc
#define CYREG_SFLASH_AV_PAIRS_8B093 0x0ffff0dd
#define CYREG_SFLASH_AV_PAIRS_8B094 0x0ffff0de
#define CYREG_SFLASH_AV_PAIRS_8B095 0x0ffff0df
#define CYREG_SFLASH_AV_PAIRS_8B096 0x0ffff0e0
#define CYREG_SFLASH_AV_PAIRS_8B097 0x0ffff0e1
#define CYREG_SFLASH_AV_PAIRS_8B098 0x0ffff0e2
#define CYREG_SFLASH_AV_PAIRS_8B099 0x0ffff0e3
#define CYREG_SFLASH_AV_PAIRS_8B100 0x0ffff0e4
#define CYREG_SFLASH_AV_PAIRS_8B101 0x0ffff0e5
#define CYREG_SFLASH_AV_PAIRS_8B102 0x0ffff0e6
#define CYREG_SFLASH_AV_PAIRS_8B103 0x0ffff0e7
#define CYREG_SFLASH_AV_PAIRS_8B104 0x0ffff0e8
#define CYREG_SFLASH_AV_PAIRS_8B105 0x0ffff0e9
#define CYREG_SFLASH_AV_PAIRS_8B106 0x0ffff0ea
#define CYREG_SFLASH_AV_PAIRS_8B107 0x0ffff0eb
#define CYREG_SFLASH_AV_PAIRS_8B108 0x0ffff0ec
#define CYREG_SFLASH_AV_PAIRS_8B109 0x0ffff0ed
#define CYREG_SFLASH_AV_PAIRS_8B110 0x0ffff0ee
#define CYREG_SFLASH_AV_PAIRS_8B111 0x0ffff0ef
#define CYREG_SFLASH_AV_PAIRS_8B112 0x0ffff0f0
#define CYREG_SFLASH_AV_PAIRS_8B113 0x0ffff0f1
#define CYREG_SFLASH_AV_PAIRS_8B114 0x0ffff0f2
#define CYREG_SFLASH_AV_PAIRS_8B115 0x0ffff0f3
#define CYREG_SFLASH_AV_PAIRS_8B116 0x0ffff0f4
#define CYREG_SFLASH_AV_PAIRS_8B117 0x0ffff0f5
#define CYREG_SFLASH_AV_PAIRS_8B118 0x0ffff0f6
#define CYREG_SFLASH_AV_PAIRS_8B119 0x0ffff0f7
#define CYREG_SFLASH_AV_PAIRS_8B120 0x0ffff0f8
#define CYREG_SFLASH_AV_PAIRS_8B121 0x0ffff0f9
#define CYREG_SFLASH_AV_PAIRS_8B122 0x0ffff0fa
#define CYREG_SFLASH_AV_PAIRS_8B123 0x0ffff0fb
#define CYREG_SFLASH_AV_PAIRS_8B124 0x0ffff0fc
#define CYREG_SFLASH_AV_PAIRS_8B125 0x0ffff0fd
#define CYREG_SFLASH_AV_PAIRS_8B126 0x0ffff0fe
#define CYREG_SFLASH_AV_PAIRS_8B127 0x0ffff0ff
#define CYREG_SFLASH_AV_PAIRS_32B00 0x0ffff100
#define CYREG_SFLASH_AV_PAIRS_32B01 0x0ffff104
#define CYREG_SFLASH_AV_PAIRS_32B02 0x0ffff108
#define CYREG_SFLASH_AV_PAIRS_32B03 0x0ffff10c
#define CYREG_SFLASH_AV_PAIRS_32B04 0x0ffff110
#define CYREG_SFLASH_AV_PAIRS_32B05 0x0ffff114
#define CYREG_SFLASH_AV_PAIRS_32B06 0x0ffff118
#define CYREG_SFLASH_AV_PAIRS_32B07 0x0ffff11c
#define CYREG_SFLASH_AV_PAIRS_32B08 0x0ffff120
#define CYREG_SFLASH_AV_PAIRS_32B09 0x0ffff124
#define CYREG_SFLASH_AV_PAIRS_32B10 0x0ffff128
#define CYREG_SFLASH_AV_PAIRS_32B11 0x0ffff12c
#define CYREG_SFLASH_AV_PAIRS_32B12 0x0ffff130
#define CYREG_SFLASH_AV_PAIRS_32B13 0x0ffff134
#define CYREG_SFLASH_AV_PAIRS_32B14 0x0ffff138
#define CYREG_SFLASH_AV_PAIRS_32B15 0x0ffff13c
#define CYREG_SFLASH_CPUSS_WOUNDING 0x0ffff140
#define CYREG_SFLASH_SILICON_ID 0x0ffff144
#define CYREG_SFLASH_CPUSS_PRIV_RAM 0x0ffff148
#define CYREG_SFLASH_CPUSS_PRIV_ROM_BROM 0x0ffff14a
#define CYREG_SFLASH_CPUSS_PRIV_FLASH 0x0ffff14c
#define CYREG_SFLASH_CPUSS_PRIV_ROM_SROM 0x0ffff14e
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff150
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff152
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff154
#define CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0 0x0ffff155
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff158
#define CYREG_SFLASH_FLASH_START 0x0ffff15c
#define CYREG_SFLASH_CSD_TRIM1_HVIDAC 0x0ffff160
#define CYREG_SFLASH_CSD_TRIM2_HVIDAC 0x0ffff161
#define CYREG_SFLASH_CSD_TRIM1_CSD 0x0ffff162
#define CYREG_SFLASH_CSD_TRIM2_CSD 0x0ffff163
#define CYREG_SFLASH_SAR_TEMP_MULTIPLIER 0x0ffff164
#define CYREG_SFLASH_SAR_TEMP_OFFSET 0x0ffff166
#define CYREG_SFLASH_SKIP_CHECKSUM 0x0ffff169
#define CYREG_SFLASH_PROT_VIRGINKEY0 0x0ffff170
#define CYREG_SFLASH_PROT_VIRGINKEY1 0x0ffff171
#define CYREG_SFLASH_PROT_VIRGINKEY2 0x0ffff172
#define CYREG_SFLASH_PROT_VIRGINKEY3 0x0ffff173
#define CYREG_SFLASH_PROT_VIRGINKEY4 0x0ffff174
#define CYREG_SFLASH_PROT_VIRGINKEY5 0x0ffff175
#define CYREG_SFLASH_PROT_VIRGINKEY6 0x0ffff176
#define CYREG_SFLASH_PROT_VIRGINKEY7 0x0ffff177
#define CYREG_SFLASH_DIE_LOT0 0x0ffff178
#define CYREG_SFLASH_DIE_LOT1 0x0ffff179
#define CYREG_SFLASH_DIE_LOT2 0x0ffff17a
#define CYREG_SFLASH_DIE_WAFER 0x0ffff17b
#define CYREG_SFLASH_DIE_X 0x0ffff17c
#define CYREG_SFLASH_DIE_Y 0x0ffff17d
#define CYREG_SFLASH_DIE_SORT 0x0ffff17e
#define CYREG_SFLASH_DIE_MINOR 0x0ffff17f
#define CYREG_SFLASH_PE_TE_DATA00 0x0ffff180
#define CYREG_SFLASH_PE_TE_DATA01 0x0ffff181
#define CYREG_SFLASH_PE_TE_DATA02 0x0ffff182
#define CYREG_SFLASH_PE_TE_DATA03 0x0ffff183
#define CYREG_SFLASH_PE_TE_DATA04 0x0ffff184
#define CYREG_SFLASH_PE_TE_DATA05 0x0ffff185
#define CYREG_SFLASH_PE_TE_DATA06 0x0ffff186
#define CYREG_SFLASH_PE_TE_DATA07 0x0ffff187
#define CYREG_SFLASH_PE_TE_DATA08 0x0ffff188
#define CYREG_SFLASH_PE_TE_DATA09 0x0ffff189
#define CYREG_SFLASH_PE_TE_DATA10 0x0ffff18a
#define CYREG_SFLASH_PE_TE_DATA11 0x0ffff18b
#define CYREG_SFLASH_PE_TE_DATA12 0x0ffff18c
#define CYREG_SFLASH_PE_TE_DATA13 0x0ffff18d
#define CYREG_SFLASH_PE_TE_DATA14 0x0ffff18e
#define CYREG_SFLASH_PE_TE_DATA15 0x0ffff18f
#define CYREG_SFLASH_PE_TE_DATA16 0x0ffff190
#define CYREG_SFLASH_PE_TE_DATA17 0x0ffff191
#define CYREG_SFLASH_PE_TE_DATA18 0x0ffff192
#define CYREG_SFLASH_PE_TE_DATA19 0x0ffff193
#define CYREG_SFLASH_PE_TE_DATA20 0x0ffff194
#define CYREG_SFLASH_PE_TE_DATA21 0x0ffff195
#define CYREG_SFLASH_PE_TE_DATA22 0x0ffff196
#define CYREG_SFLASH_PE_TE_DATA23 0x0ffff197
#define CYREG_SFLASH_PE_TE_DATA24 0x0ffff198
#define CYREG_SFLASH_PE_TE_DATA25 0x0ffff199
#define CYREG_SFLASH_PE_TE_DATA26 0x0ffff19a
#define CYREG_SFLASH_PE_TE_DATA27 0x0ffff19b
#define CYREG_SFLASH_PE_TE_DATA28 0x0ffff19c
#define CYREG_SFLASH_PE_TE_DATA29 0x0ffff19d
#define CYREG_SFLASH_PE_TE_DATA30 0x0ffff19e
#define CYREG_SFLASH_PE_TE_DATA31 0x0ffff19f
#define CYREG_SFLASH_PP 0x0ffff1a0
#define CYREG_SFLASH_E 0x0ffff1a4
#define CYREG_SFLASH_P 0x0ffff1a8
#define CYREG_SFLASH_EA_E 0x0ffff1ac
#define CYREG_SFLASH_EA_P 0x0ffff1b0
#define CYREG_SFLASH_ES_E 0x0ffff1b4
#define CYREG_SFLASH_ES_P_EO 0x0ffff1b8
#define CYREG_SFLASH_E_VCTAT 0x0ffff1bc
#define CYREG_SFLASH_P_VCTAT 0x0ffff1bd
#define CYREG_SFLASH_IMO_MAXF0 0x0ffff1c0
#define CYREG_SFLASH_IMO_ABS0 0x0ffff1c1
#define CYREG_SFLASH_IMO_TMPCO0 0x0ffff1c2
#define CYREG_SFLASH_IMO_MAXF1 0x0ffff1c3
#define CYREG_SFLASH_IMO_ABS1 0x0ffff1c4
#define CYREG_SFLASH_IMO_TMPCO1 0x0ffff1c5
#define CYREG_SFLASH_IMO_MAXF2 0x0ffff1c6
#define CYREG_SFLASH_IMO_ABS2 0x0ffff1c7
#define CYREG_SFLASH_IMO_TMPCO2 0x0ffff1c8
#define CYREG_SFLASH_IMO_MAXF3 0x0ffff1c9
#define CYREG_SFLASH_IMO_ABS3 0x0ffff1ca
#define CYREG_SFLASH_IMO_TMPCO3 0x0ffff1cb
#define CYREG_SFLASH_IMO_ABS4 0x0ffff1cc
#define CYREG_SFLASH_IMO_TMPCO4 0x0ffff1cd
#define CYREG_SFLASH_IMO_TRIM00 0x0ffff1d0
#define CYREG_SFLASH_IMO_TRIM01 0x0ffff1d1
#define CYREG_SFLASH_IMO_TRIM02 0x0ffff1d2
#define CYREG_SFLASH_IMO_TRIM03 0x0ffff1d3
#define CYREG_SFLASH_IMO_TRIM04 0x0ffff1d4
#define CYREG_SFLASH_IMO_TRIM05 0x0ffff1d5
#define CYREG_SFLASH_IMO_TRIM06 0x0ffff1d6
#define CYREG_SFLASH_IMO_TRIM07 0x0ffff1d7
#define CYREG_SFLASH_IMO_TRIM08 0x0ffff1d8
#define CYREG_SFLASH_IMO_TRIM09 0x0ffff1d9
#define CYREG_SFLASH_IMO_TRIM10 0x0ffff1da
#define CYREG_SFLASH_IMO_TRIM11 0x0ffff1db
#define CYREG_SFLASH_IMO_TRIM12 0x0ffff1dc
#define CYREG_SFLASH_IMO_TRIM13 0x0ffff1dd
#define CYREG_SFLASH_IMO_TRIM14 0x0ffff1de
#define CYREG_SFLASH_IMO_TRIM15 0x0ffff1df
#define CYREG_SFLASH_IMO_TRIM16 0x0ffff1e0
#define CYREG_SFLASH_IMO_TRIM17 0x0ffff1e1
#define CYREG_SFLASH_IMO_TRIM18 0x0ffff1e2
#define CYREG_SFLASH_IMO_TRIM19 0x0ffff1e3
#define CYREG_SFLASH_IMO_TRIM20 0x0ffff1e4
#define CYREG_SFLASH_IMO_TRIM21 0x0ffff1e5
#define CYREG_SFLASH_IMO_TRIM22 0x0ffff1e6
#define CYREG_SFLASH_IMO_TRIM23 0x0ffff1e7
#define CYREG_SFLASH_IMO_TRIM24 0x0ffff1e8
#define CYREG_SFLASH_IMO_TRIM25 0x0ffff1e9
#define CYREG_SFLASH_IMO_TRIM26 0x0ffff1ea
#define CYREG_SFLASH_IMO_TRIM27 0x0ffff1eb
#define CYREG_SFLASH_IMO_TRIM28 0x0ffff1ec
#define CYREG_SFLASH_IMO_TRIM29 0x0ffff1ed
#define CYREG_SFLASH_IMO_TRIM30 0x0ffff1ee
#define CYREG_SFLASH_IMO_TRIM31 0x0ffff1ef
#define CYREG_SFLASH_IMO_TRIM32 0x0ffff1f0
#define CYREG_SFLASH_IMO_TRIM33 0x0ffff1f1
#define CYREG_SFLASH_IMO_TRIM34 0x0ffff1f2
#define CYREG_SFLASH_IMO_TRIM35 0x0ffff1f3
#define CYREG_SFLASH_IMO_TRIM36 0x0ffff1f4
#define CYREG_SFLASH_IMO_TRIM37 0x0ffff1f5
#define CYREG_SFLASH_IMO_TRIM38 0x0ffff1f6
#define CYREG_SFLASH_IMO_TRIM39 0x0ffff1f7
#define CYREG_SFLASH_IMO_TRIM40 0x0ffff1f8
#define CYREG_SFLASH_IMO_TRIM41 0x0ffff1f9
#define CYREG_SFLASH_IMO_TRIM42 0x0ffff1fa
#define CYREG_SFLASH_IMO_TRIM43 0x0ffff1fb
#define CYREG_SFLASH_IMO_TRIM44 0x0ffff1fc
#define CYREG_SFLASH_IMO_TRIM45 0x0ffff1fd
#define CYREG_SFLASH_CHECKSUM 0x0ffff1fe
#define CYREG_SFLASH_ALT_PROT_ROW000 0x0ffff400
#define CYREG_SFLASH_ALT_PROT_ROW001 0x0ffff401
#define CYREG_SFLASH_ALT_PROT_ROW002 0x0ffff402
#define CYREG_SFLASH_ALT_PROT_ROW003 0x0ffff403
#define CYREG_SFLASH_ALT_PROT_ROW004 0x0ffff404
#define CYREG_SFLASH_ALT_PROT_ROW005 0x0ffff405
#define CYREG_SFLASH_ALT_PROT_ROW006 0x0ffff406
#define CYREG_SFLASH_ALT_PROT_ROW007 0x0ffff407
#define CYREG_SFLASH_ALT_PROT_ROW008 0x0ffff408
#define CYREG_SFLASH_ALT_PROT_ROW009 0x0ffff409
#define CYREG_SFLASH_ALT_PROT_ROW010 0x0ffff40a
#define CYREG_SFLASH_ALT_PROT_ROW011 0x0ffff40b
#define CYREG_SFLASH_ALT_PROT_ROW012 0x0ffff40c
#define CYREG_SFLASH_ALT_PROT_ROW013 0x0ffff40d
#define CYREG_SFLASH_ALT_PROT_ROW014 0x0ffff40e
#define CYREG_SFLASH_ALT_PROT_ROW015 0x0ffff40f
#define CYREG_SFLASH_ALT_PROT_ROW016 0x0ffff410
#define CYREG_SFLASH_ALT_PROT_ROW017 0x0ffff411
#define CYREG_SFLASH_ALT_PROT_ROW018 0x0ffff412
#define CYREG_SFLASH_ALT_PROT_ROW019 0x0ffff413
#define CYREG_SFLASH_ALT_PROT_ROW020 0x0ffff414
#define CYREG_SFLASH_ALT_PROT_ROW021 0x0ffff415
#define CYREG_SFLASH_ALT_PROT_ROW022 0x0ffff416
#define CYREG_SFLASH_ALT_PROT_ROW023 0x0ffff417
#define CYREG_SFLASH_ALT_PROT_ROW024 0x0ffff418
#define CYREG_SFLASH_ALT_PROT_ROW025 0x0ffff419
#define CYREG_SFLASH_ALT_PROT_ROW026 0x0ffff41a
#define CYREG_SFLASH_ALT_PROT_ROW027 0x0ffff41b
#define CYREG_SFLASH_ALT_PROT_ROW028 0x0ffff41c
#define CYREG_SFLASH_ALT_PROT_ROW029 0x0ffff41d
#define CYREG_SFLASH_ALT_PROT_ROW030 0x0ffff41e
#define CYREG_SFLASH_ALT_PROT_ROW031 0x0ffff41f
#define CYREG_SFLASH_ALT_PROT_ROW032 0x0ffff420
#define CYREG_SFLASH_ALT_PROT_ROW033 0x0ffff421
#define CYREG_SFLASH_ALT_PROT_ROW034 0x0ffff422
#define CYREG_SFLASH_ALT_PROT_ROW035 0x0ffff423
#define CYREG_SFLASH_ALT_PROT_ROW036 0x0ffff424
#define CYREG_SFLASH_ALT_PROT_ROW037 0x0ffff425
#define CYREG_SFLASH_ALT_PROT_ROW038 0x0ffff426
#define CYREG_SFLASH_ALT_PROT_ROW039 0x0ffff427
#define CYREG_SFLASH_ALT_PROT_ROW040 0x0ffff428
#define CYREG_SFLASH_ALT_PROT_ROW041 0x0ffff429
#define CYREG_SFLASH_ALT_PROT_ROW042 0x0ffff42a
#define CYREG_SFLASH_ALT_PROT_ROW043 0x0ffff42b
#define CYREG_SFLASH_ALT_PROT_ROW044 0x0ffff42c
#define CYREG_SFLASH_ALT_PROT_ROW045 0x0ffff42d
#define CYREG_SFLASH_ALT_PROT_ROW046 0x0ffff42e
#define CYREG_SFLASH_ALT_PROT_ROW047 0x0ffff42f
#define CYREG_SFLASH_ALT_PROT_ROW048 0x0ffff430
#define CYREG_SFLASH_ALT_PROT_ROW049 0x0ffff431
#define CYREG_SFLASH_ALT_PROT_ROW050 0x0ffff432
#define CYREG_SFLASH_ALT_PROT_ROW051 0x0ffff433
#define CYREG_SFLASH_ALT_PROT_ROW052 0x0ffff434
#define CYREG_SFLASH_ALT_PROT_ROW053 0x0ffff435
#define CYREG_SFLASH_ALT_PROT_ROW054 0x0ffff436
#define CYREG_SFLASH_ALT_PROT_ROW055 0x0ffff437
#define CYREG_SFLASH_ALT_PROT_ROW056 0x0ffff438
#define CYREG_SFLASH_ALT_PROT_ROW057 0x0ffff439
#define CYREG_SFLASH_ALT_PROT_ROW058 0x0ffff43a
#define CYREG_SFLASH_ALT_PROT_ROW059 0x0ffff43b
#define CYREG_SFLASH_ALT_PROT_ROW060 0x0ffff43c
#define CYREG_SFLASH_ALT_PROT_ROW061 0x0ffff43d
#define CYREG_SFLASH_ALT_PROT_ROW062 0x0ffff43e
#define CYREG_SFLASH_ALT_PROT_ROW063 0x0ffff43f
#define CYREG_SFLASH_ALT_PROT_ROW064 0x0ffff440
#define CYREG_SFLASH_ALT_PROT_ROW065 0x0ffff441
#define CYREG_SFLASH_ALT_PROT_ROW066 0x0ffff442
#define CYREG_SFLASH_ALT_PROT_ROW067 0x0ffff443
#define CYREG_SFLASH_ALT_PROT_ROW068 0x0ffff444
#define CYREG_SFLASH_ALT_PROT_ROW069 0x0ffff445
#define CYREG_SFLASH_ALT_PROT_ROW070 0x0ffff446
#define CYREG_SFLASH_ALT_PROT_ROW071 0x0ffff447
#define CYREG_SFLASH_ALT_PROT_ROW072 0x0ffff448
#define CYREG_SFLASH_ALT_PROT_ROW073 0x0ffff449
#define CYREG_SFLASH_ALT_PROT_ROW074 0x0ffff44a
#define CYREG_SFLASH_ALT_PROT_ROW075 0x0ffff44b
#define CYREG_SFLASH_ALT_PROT_ROW076 0x0ffff44c
#define CYREG_SFLASH_ALT_PROT_ROW077 0x0ffff44d
#define CYREG_SFLASH_ALT_PROT_ROW078 0x0ffff44e
#define CYREG_SFLASH_ALT_PROT_ROW079 0x0ffff44f
#define CYREG_SFLASH_ALT_PROT_ROW080 0x0ffff450
#define CYREG_SFLASH_ALT_PROT_ROW081 0x0ffff451
#define CYREG_SFLASH_ALT_PROT_ROW082 0x0ffff452
#define CYREG_SFLASH_ALT_PROT_ROW083 0x0ffff453
#define CYREG_SFLASH_ALT_PROT_ROW084 0x0ffff454
#define CYREG_SFLASH_ALT_PROT_ROW085 0x0ffff455
#define CYREG_SFLASH_ALT_PROT_ROW086 0x0ffff456
#define CYREG_SFLASH_ALT_PROT_ROW087 0x0ffff457
#define CYREG_SFLASH_ALT_PROT_ROW088 0x0ffff458
#define CYREG_SFLASH_ALT_PROT_ROW089 0x0ffff459
#define CYREG_SFLASH_ALT_PROT_ROW090 0x0ffff45a
#define CYREG_SFLASH_ALT_PROT_ROW091 0x0ffff45b
#define CYREG_SFLASH_ALT_PROT_ROW092 0x0ffff45c
#define CYREG_SFLASH_ALT_PROT_ROW093 0x0ffff45d
#define CYREG_SFLASH_ALT_PROT_ROW094 0x0ffff45e
#define CYREG_SFLASH_ALT_PROT_ROW095 0x0ffff45f
#define CYREG_SFLASH_ALT_PROT_ROW096 0x0ffff460
#define CYREG_SFLASH_ALT_PROT_ROW097 0x0ffff461
#define CYREG_SFLASH_ALT_PROT_ROW098 0x0ffff462
#define CYREG_SFLASH_ALT_PROT_ROW099 0x0ffff463
#define CYREG_SFLASH_ALT_PROT_ROW100 0x0ffff464
#define CYREG_SFLASH_ALT_PROT_ROW101 0x0ffff465
#define CYREG_SFLASH_ALT_PROT_ROW102 0x0ffff466
#define CYREG_SFLASH_ALT_PROT_ROW103 0x0ffff467
#define CYREG_SFLASH_ALT_PROT_ROW104 0x0ffff468
#define CYREG_SFLASH_ALT_PROT_ROW105 0x0ffff469
#define CYREG_SFLASH_ALT_PROT_ROW106 0x0ffff46a
#define CYREG_SFLASH_ALT_PROT_ROW107 0x0ffff46b
#define CYREG_SFLASH_ALT_PROT_ROW108 0x0ffff46c
#define CYREG_SFLASH_ALT_PROT_ROW109 0x0ffff46d
#define CYREG_SFLASH_ALT_PROT_ROW110 0x0ffff46e
#define CYREG_SFLASH_ALT_PROT_ROW111 0x0ffff46f
#define CYREG_SFLASH_ALT_PROT_ROW112 0x0ffff470
#define CYREG_SFLASH_ALT_PROT_ROW113 0x0ffff471
#define CYREG_SFLASH_ALT_PROT_ROW114 0x0ffff472
#define CYREG_SFLASH_ALT_PROT_ROW115 0x0ffff473
#define CYREG_SFLASH_ALT_PROT_ROW116 0x0ffff474
#define CYREG_SFLASH_ALT_PROT_ROW117 0x0ffff475
#define CYREG_SFLASH_ALT_PROT_ROW118 0x0ffff476
#define CYREG_SFLASH_ALT_PROT_ROW119 0x0ffff477
#define CYREG_SFLASH_ALT_PROT_ROW120 0x0ffff478
#define CYREG_SFLASH_ALT_PROT_ROW121 0x0ffff479
#define CYREG_SFLASH_ALT_PROT_ROW122 0x0ffff47a
#define CYREG_SFLASH_ALT_PROT_ROW123 0x0ffff47b
#define CYREG_SFLASH_ALT_PROT_ROW124 0x0ffff47c
#define CYREG_SFLASH_ALT_PROT_ROW125 0x0ffff47d
#define CYREG_SFLASH_ALT_PROT_ROW126 0x0ffff47e
#define CYREG_SFLASH_ALT_PROT_ROW127 0x0ffff47f
#define CYREG_SFLASH_ALT_PROT_ROW128 0x0ffff480
#define CYREG_SFLASH_ALT_PROT_ROW129 0x0ffff481
#define CYREG_SFLASH_ALT_PROT_ROW130 0x0ffff482
#define CYREG_SFLASH_ALT_PROT_ROW131 0x0ffff483
#define CYREG_SFLASH_ALT_PROT_ROW132 0x0ffff484
#define CYREG_SFLASH_ALT_PROT_ROW133 0x0ffff485
#define CYREG_SFLASH_ALT_PROT_ROW134 0x0ffff486
#define CYREG_SFLASH_ALT_PROT_ROW135 0x0ffff487
#define CYREG_SFLASH_ALT_PROT_ROW136 0x0ffff488
#define CYREG_SFLASH_ALT_PROT_ROW137 0x0ffff489
#define CYREG_SFLASH_ALT_PROT_ROW138 0x0ffff48a
#define CYREG_SFLASH_ALT_PROT_ROW139 0x0ffff48b
#define CYREG_SFLASH_ALT_PROT_ROW140 0x0ffff48c
#define CYREG_SFLASH_ALT_PROT_ROW141 0x0ffff48d
#define CYREG_SFLASH_ALT_PROT_ROW142 0x0ffff48e
#define CYREG_SFLASH_ALT_PROT_ROW143 0x0ffff48f
#define CYREG_SFLASH_ALT_PROT_ROW144 0x0ffff490
#define CYREG_SFLASH_ALT_PROT_ROW145 0x0ffff491
#define CYREG_SFLASH_ALT_PROT_ROW146 0x0ffff492
#define CYREG_SFLASH_ALT_PROT_ROW147 0x0ffff493
#define CYREG_SFLASH_ALT_PROT_ROW148 0x0ffff494
#define CYREG_SFLASH_ALT_PROT_ROW149 0x0ffff495
#define CYREG_SFLASH_ALT_PROT_ROW150 0x0ffff496
#define CYREG_SFLASH_ALT_PROT_ROW151 0x0ffff497
#define CYREG_SFLASH_ALT_PROT_ROW152 0x0ffff498
#define CYREG_SFLASH_ALT_PROT_ROW153 0x0ffff499
#define CYREG_SFLASH_ALT_PROT_ROW154 0x0ffff49a
#define CYREG_SFLASH_ALT_PROT_ROW155 0x0ffff49b
#define CYREG_SFLASH_ALT_PROT_ROW156 0x0ffff49c
#define CYREG_SFLASH_ALT_PROT_ROW157 0x0ffff49d
#define CYREG_SFLASH_ALT_PROT_ROW158 0x0ffff49e
#define CYREG_SFLASH_ALT_PROT_ROW159 0x0ffff49f
#define CYREG_SFLASH_ALT_PROT_ROW160 0x0ffff4a0
#define CYREG_SFLASH_ALT_PROT_ROW161 0x0ffff4a1
#define CYREG_SFLASH_ALT_PROT_ROW162 0x0ffff4a2
#define CYREG_SFLASH_ALT_PROT_ROW163 0x0ffff4a3
#define CYREG_SFLASH_ALT_PROT_ROW164 0x0ffff4a4
#define CYREG_SFLASH_ALT_PROT_ROW165 0x0ffff4a5
#define CYREG_SFLASH_ALT_PROT_ROW166 0x0ffff4a6
#define CYREG_SFLASH_ALT_PROT_ROW167 0x0ffff4a7
#define CYREG_SFLASH_ALT_PROT_ROW168 0x0ffff4a8
#define CYREG_SFLASH_ALT_PROT_ROW169 0x0ffff4a9
#define CYREG_SFLASH_ALT_PROT_ROW170 0x0ffff4aa
#define CYREG_SFLASH_ALT_PROT_ROW171 0x0ffff4ab
#define CYREG_SFLASH_ALT_PROT_ROW172 0x0ffff4ac
#define CYREG_SFLASH_ALT_PROT_ROW173 0x0ffff4ad
#define CYREG_SFLASH_ALT_PROT_ROW174 0x0ffff4ae
#define CYREG_SFLASH_ALT_PROT_ROW175 0x0ffff4af
#define CYREG_SFLASH_ALT_PROT_ROW176 0x0ffff4b0
#define CYREG_SFLASH_ALT_PROT_ROW177 0x0ffff4b1
#define CYREG_SFLASH_ALT_PROT_ROW178 0x0ffff4b2
#define CYREG_SFLASH_ALT_PROT_ROW179 0x0ffff4b3
#define CYREG_SFLASH_ALT_PROT_ROW180 0x0ffff4b4
#define CYREG_SFLASH_ALT_PROT_ROW181 0x0ffff4b5
#define CYREG_SFLASH_ALT_PROT_ROW182 0x0ffff4b6
#define CYREG_SFLASH_ALT_PROT_ROW183 0x0ffff4b7
#define CYREG_SFLASH_ALT_PROT_ROW184 0x0ffff4b8
#define CYREG_SFLASH_ALT_PROT_ROW185 0x0ffff4b9
#define CYREG_SFLASH_ALT_PROT_ROW186 0x0ffff4ba
#define CYREG_SFLASH_ALT_PROT_ROW187 0x0ffff4bb
#define CYREG_SFLASH_ALT_PROT_ROW188 0x0ffff4bc
#define CYREG_SFLASH_ALT_PROT_ROW189 0x0ffff4bd
#define CYREG_SFLASH_ALT_PROT_ROW190 0x0ffff4be
#define CYREG_SFLASH_ALT_PROT_ROW191 0x0ffff4bf
#define CYREG_SFLASH_ALT_PROT_ROW192 0x0ffff4c0
#define CYREG_SFLASH_ALT_PROT_ROW193 0x0ffff4c1
#define CYREG_SFLASH_ALT_PROT_ROW194 0x0ffff4c2
#define CYREG_SFLASH_ALT_PROT_ROW195 0x0ffff4c3
#define CYREG_SFLASH_ALT_PROT_ROW196 0x0ffff4c4
#define CYREG_SFLASH_ALT_PROT_ROW197 0x0ffff4c5
#define CYREG_SFLASH_ALT_PROT_ROW198 0x0ffff4c6
#define CYREG_SFLASH_ALT_PROT_ROW199 0x0ffff4c7
#define CYREG_SFLASH_ALT_PROT_ROW200 0x0ffff4c8
#define CYREG_SFLASH_ALT_PROT_ROW201 0x0ffff4c9
#define CYREG_SFLASH_ALT_PROT_ROW202 0x0ffff4ca
#define CYREG_SFLASH_ALT_PROT_ROW203 0x0ffff4cb
#define CYREG_SFLASH_ALT_PROT_ROW204 0x0ffff4cc
#define CYREG_SFLASH_ALT_PROT_ROW205 0x0ffff4cd
#define CYREG_SFLASH_ALT_PROT_ROW206 0x0ffff4ce
#define CYREG_SFLASH_ALT_PROT_ROW207 0x0ffff4cf
#define CYREG_SFLASH_ALT_PROT_ROW208 0x0ffff4d0
#define CYREG_SFLASH_ALT_PROT_ROW209 0x0ffff4d1
#define CYREG_SFLASH_ALT_PROT_ROW210 0x0ffff4d2
#define CYREG_SFLASH_ALT_PROT_ROW211 0x0ffff4d3
#define CYREG_SFLASH_ALT_PROT_ROW212 0x0ffff4d4
#define CYREG_SFLASH_ALT_PROT_ROW213 0x0ffff4d5
#define CYREG_SFLASH_ALT_PROT_ROW214 0x0ffff4d6
#define CYREG_SFLASH_ALT_PROT_ROW215 0x0ffff4d7
#define CYREG_SFLASH_ALT_PROT_ROW216 0x0ffff4d8
#define CYREG_SFLASH_ALT_PROT_ROW217 0x0ffff4d9
#define CYREG_SFLASH_ALT_PROT_ROW218 0x0ffff4da
#define CYREG_SFLASH_ALT_PROT_ROW219 0x0ffff4db
#define CYREG_SFLASH_ALT_PROT_ROW220 0x0ffff4dc
#define CYREG_SFLASH_ALT_PROT_ROW221 0x0ffff4dd
#define CYREG_SFLASH_ALT_PROT_ROW222 0x0ffff4de
#define CYREG_SFLASH_ALT_PROT_ROW223 0x0ffff4df
#define CYREG_SFLASH_ALT_PROT_ROW224 0x0ffff4e0
#define CYREG_SFLASH_ALT_PROT_ROW225 0x0ffff4e1
#define CYREG_SFLASH_ALT_PROT_ROW226 0x0ffff4e2
#define CYREG_SFLASH_ALT_PROT_ROW227 0x0ffff4e3
#define CYREG_SFLASH_ALT_PROT_ROW228 0x0ffff4e4
#define CYREG_SFLASH_ALT_PROT_ROW229 0x0ffff4e5
#define CYREG_SFLASH_ALT_PROT_ROW230 0x0ffff4e6
#define CYREG_SFLASH_ALT_PROT_ROW231 0x0ffff4e7
#define CYREG_SFLASH_ALT_PROT_ROW232 0x0ffff4e8
#define CYREG_SFLASH_ALT_PROT_ROW233 0x0ffff4e9
#define CYREG_SFLASH_ALT_PROT_ROW234 0x0ffff4ea
#define CYREG_SFLASH_ALT_PROT_ROW235 0x0ffff4eb
#define CYREG_SFLASH_ALT_PROT_ROW236 0x0ffff4ec
#define CYREG_SFLASH_ALT_PROT_ROW237 0x0ffff4ed
#define CYREG_SFLASH_ALT_PROT_ROW238 0x0ffff4ee
#define CYREG_SFLASH_ALT_PROT_ROW239 0x0ffff4ef
#define CYREG_SFLASH_ALT_PROT_ROW240 0x0ffff4f0
#define CYREG_SFLASH_ALT_PROT_ROW241 0x0ffff4f1
#define CYREG_SFLASH_ALT_PROT_ROW242 0x0ffff4f2
#define CYREG_SFLASH_ALT_PROT_ROW243 0x0ffff4f3
#define CYREG_SFLASH_ALT_PROT_ROW244 0x0ffff4f4
#define CYREG_SFLASH_ALT_PROT_ROW245 0x0ffff4f5
#define CYREG_SFLASH_ALT_PROT_ROW246 0x0ffff4f6
#define CYREG_SFLASH_ALT_PROT_ROW247 0x0ffff4f7
#define CYREG_SFLASH_ALT_PROT_ROW248 0x0ffff4f8
#define CYREG_SFLASH_ALT_PROT_ROW249 0x0ffff4f9
#define CYREG_SFLASH_ALT_PROT_ROW250 0x0ffff4fa
#define CYREG_SFLASH_ALT_PROT_ROW251 0x0ffff4fb
#define CYREG_SFLASH_ALT_PROT_ROW252 0x0ffff4fc
#define CYREG_SFLASH_ALT_PROT_ROW253 0x0ffff4fd
#define CYREG_SFLASH_ALT_PROT_ROW254 0x0ffff4fe
#define CYREG_SFLASH_ALT_PROT_ROW255 0x0ffff4ff
#define CYREG_SFLASH_ALT_PP 0x0ffff5a0
#define CYREG_SFLASH_ALT_E 0x0ffff5a4
#define CYREG_SFLASH_ALT_P 0x0ffff5a8
#define CYREG_SFLASH_ALT_EA_E 0x0ffff5ac
#define CYREG_SFLASH_ALT_EA_P 0x0ffff5b0
#define CYREG_SFLASH_ALT_ES_E 0x0ffff5b4
#define CYREG_SFLASH_ALT_ES_P_EO 0x0ffff5b8
#define CYREG_SFLASH_ALT_E_VCTAT 0x0ffff5bc
#define CYREG_SFLASH_ALT_P_VCTAT 0x0ffff5bd
#define CYDEV_ROM_BASE 0x10000000
#define CYDEV_ROM_SIZE 0x00002000
#define CYREG_ROM_DATA_MBASE 0x10000000
#define CYREG_ROM_DATA_MSIZE 0x00002000
#define CYDEV_SRAM_BASE 0x20000000
#define CYDEV_SRAM_SIZE 0x00004000
#define CYREG_SRAM_DATA_MBASE 0x20000000
#define CYREG_SRAM_DATA_MSIZE 0x00004000
#define CYDEV_PERI_BASE 0x40010000
#define CYDEV_PERI_SIZE 0x00010000
#define CYREG_PERI_DIV_CMD 0x40010000
#define CYREG_PERI_PCLK_CTL00 0x40010100
#define CYREG_PERI_PCLK_CTL01 0x40010104
#define CYREG_PERI_PCLK_CTL02 0x40010108
#define CYREG_PERI_PCLK_CTL03 0x4001010c
#define CYREG_PERI_PCLK_CTL04 0x40010110
#define CYREG_PERI_PCLK_CTL05 0x40010114
#define CYREG_PERI_PCLK_CTL06 0x40010118
#define CYREG_PERI_PCLK_CTL07 0x4001011c
#define CYREG_PERI_PCLK_CTL08 0x40010120
#define CYREG_PERI_PCLK_CTL09 0x40010124
#define CYREG_PERI_PCLK_CTL10 0x40010128
#define CYREG_PERI_PCLK_CTL11 0x4001012c
#define CYREG_PERI_PCLK_CTL12 0x40010130
#define CYREG_PERI_PCLK_CTL13 0x40010134
#define CYREG_PERI_PCLK_CTL14 0x40010138
#define CYREG_PERI_PCLK_CTL15 0x4001013c
#define CYREG_PERI_DIV_16_CTL00 0x40010300
#define CYREG_PERI_DIV_16_CTL01 0x40010304
#define CYREG_PERI_DIV_16_CTL02 0x40010308
#define CYREG_PERI_DIV_16_CTL03 0x4001030c
#define CYREG_PERI_DIV_16_CTL04 0x40010310
#define CYREG_PERI_DIV_16_CTL05 0x40010314
#define CYREG_PERI_DIV_16_CTL06 0x40010318
#define CYREG_PERI_DIV_16_CTL07 0x4001031c
#define CYREG_PERI_DIV_16_CTL08 0x40010320
#define CYREG_PERI_DIV_16_CTL09 0x40010324
#define CYREG_PERI_DIV_16_5_CTL00 0x40010400
#define CYREG_PERI_DIV_16_5_CTL01 0x40010404
#define CYDEV_HSIOM_BASE 0x40020000
#define CYDEV_HSIOM_SIZE 0x00004000
#define CYREG_HSIOM_PORT_SEL0 0x40020000
#define CYREG_HSIOM_PORT_SEL1 0x40020100
#define CYREG_HSIOM_PORT_SEL2 0x40020200
#define CYREG_HSIOM_PORT_SEL3 0x40020300
#define CYREG_HSIOM_PORT_SEL4 0x40020400
#define CYREG_HSIOM_PORT_SEL5 0x40020500
#define CYREG_HSIOM_PORT_SEL6 0x40020600
#define CYREG_HSIOM_AMUX_SPLIT_CTL0 0x40022100
#define CYREG_HSIOM_AMUX_SPLIT_CTL1 0x40022104
#define CYREG_HSIOM_AMUX_SPLIT_CTL2 0x40022108
#define CYDEV_TST_BASE 0x40030000
#define CYDEV_TST_SIZE 0x00010000
#define CYREG_TST_MODE 0x40030014
#define CYDEV_GPIO_BASE 0x40040000
#define CYDEV_GPIO_SIZE 0x00004000
#define CYDEV_GPIO_PRT0_BASE 0x40040000
#define CYDEV_GPIO_PRT0_SIZE 0x00000100
#define CYREG_GPIO_PRT0_DR 0x40040000
#define CYREG_GPIO_PRT0_PS 0x40040004
#define CYREG_GPIO_PRT0_PC 0x40040008
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000c
#define CYREG_GPIO_PRT0_INTR 0x40040010
#define CYREG_GPIO_PRT0_PC2 0x40040018
#define CYREG_GPIO_PRT0_DR_SET 0x40040040
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044
#define CYREG_GPIO_PRT0_DR_INV 0x40040048
#define CYDEV_GPIO_PRT1_BASE 0x40040100
#define CYDEV_GPIO_PRT1_SIZE 0x00000100
#define CYREG_GPIO_PRT1_DR 0x40040100
#define CYREG_GPIO_PRT1_PS 0x40040104
#define CYREG_GPIO_PRT1_PC 0x40040108
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010c
#define CYREG_GPIO_PRT1_INTR 0x40040110
#define CYREG_GPIO_PRT1_PC2 0x40040118
#define CYREG_GPIO_PRT1_DR_SET 0x40040140
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144
#define CYREG_GPIO_PRT1_DR_INV 0x40040148
#define CYDEV_GPIO_PRT2_BASE 0x40040200
#define CYDEV_GPIO_PRT2_SIZE 0x00000100
#define CYREG_GPIO_PRT2_DR 0x40040200
#define CYREG_GPIO_PRT2_PS 0x40040204
#define CYREG_GPIO_PRT2_PC 0x40040208
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020c
#define CYREG_GPIO_PRT2_INTR 0x40040210
#define CYREG_GPIO_PRT2_PC2 0x40040218
#define CYREG_GPIO_PRT2_DR_SET 0x40040240
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244
#define CYREG_GPIO_PRT2_DR_INV 0x40040248
#define CYDEV_GPIO_PRT3_BASE 0x40040300
#define CYDEV_GPIO_PRT3_SIZE 0x00000100
#define CYREG_GPIO_PRT3_DR 0x40040300
#define CYREG_GPIO_PRT3_PS 0x40040304
#define CYREG_GPIO_PRT3_PC 0x40040308
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030c
#define CYREG_GPIO_PRT3_INTR 0x40040310
#define CYREG_GPIO_PRT3_PC2 0x40040318
#define CYREG_GPIO_PRT3_DR_SET 0x40040340
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344
#define CYREG_GPIO_PRT3_DR_INV 0x40040348
#define CYDEV_GPIO_PRT4_BASE 0x40040400
#define CYDEV_GPIO_PRT4_SIZE 0x00000100
#define CYREG_GPIO_PRT4_DR 0x40040400
#define CYREG_GPIO_PRT4_PS 0x40040404
#define CYREG_GPIO_PRT4_PC 0x40040408
#define CYREG_GPIO_PRT4_INTR_CFG 0x4004040c
#define CYREG_GPIO_PRT4_INTR 0x40040410
#define CYREG_GPIO_PRT4_PC2 0x40040418
#define CYREG_GPIO_PRT4_DR_SET 0x40040440
#define CYREG_GPIO_PRT4_DR_CLR 0x40040444
#define CYREG_GPIO_PRT4_DR_INV 0x40040448
#define CYDEV_GPIO_PRT5_BASE 0x40040500
#define CYDEV_GPIO_PRT5_SIZE 0x00000100
#define CYREG_GPIO_PRT5_DR 0x40040500
#define CYREG_GPIO_PRT5_PS 0x40040504
#define CYREG_GPIO_PRT5_PC 0x40040508
#define CYREG_GPIO_PRT5_INTR_CFG 0x4004050c
#define CYREG_GPIO_PRT5_INTR 0x40040510
#define CYREG_GPIO_PRT5_PC2 0x40040518
#define CYREG_GPIO_PRT5_DR_SET 0x40040540
#define CYREG_GPIO_PRT5_DR_CLR 0x40040544
#define CYREG_GPIO_PRT5_DR_INV 0x40040548
#define CYDEV_GPIO_PRT6_BASE 0x40040600
#define CYDEV_GPIO_PRT6_SIZE 0x00000100
#define CYREG_GPIO_PRT6_DR 0x40040600
#define CYREG_GPIO_PRT6_PS 0x40040604
#define CYREG_GPIO_PRT6_PC 0x40040608
#define CYREG_GPIO_PRT6_INTR_CFG 0x4004060c
#define CYREG_GPIO_PRT6_INTR 0x40040610
#define CYREG_GPIO_PRT6_PC2 0x40040618
#define CYREG_GPIO_PRT6_DR_SET 0x40040640
#define CYREG_GPIO_PRT6_DR_CLR 0x40040644
#define CYREG_GPIO_PRT6_DR_INV 0x40040648
#define CYREG_GPIO_INTR_CAUSE 0x40041000
#define CYDEV__BASE 0x400b0000
#define CYDEV__SIZE 0x00010000
#define CYREG_PWR_CONTROL 0x400b0000
#define CYREG_PWR_INTR 0x400b0004
#define CYREG_PWR_INTR_MASK 0x400b0008
#define CYREG_PWR_KEY_DELAY 0x400b000c
#define CYREG_PWR_PWRSYS_CONFIG 0x400b0010
#define CYREG_PWR_BG_CONFIG 0x400b0014
#define CYREG_PWR_VMON_CONFIG 0x400b0018
#define CYREG_PWR_DFT_SELECT 0x400b001c
#define CYREG_PWR_DDFT_SELECT 0x400b0020
#define CYREG_PWR_DFT_KEY 0x400b0024
#define CYREG_PWR_BOD_KEY 0x400b0028
#define CYREG_PWR_STOP 0x400b002c
#define CYREG_CLK_SELECT 0x400b0100
#define CYREG_CLK_ILO_CONFIG 0x400b0104
#define CYREG_CLK_IMO_CONFIG 0x400b0108
#define CYREG_CLK_IMO_SPREAD 0x400b010c
#define CYREG_CLK_DFT_SELECT 0x400b0110
#define CYREG_WDT_CTRLOW 0x400b0200
#define CYREG_WDT_CTRHIGH 0x400b0204
#define CYREG_WDT_MATCH 0x400b0208
#define CYREG_WDT_CONFIG 0x400b020c
#define CYREG_WDT_CONTROL 0x400b0210
#define CYREG_RES_CAUSE 0x400b0300
#define CYREG_PWR_PWRSYS_TRIM1 0x400bff00
#define CYREG_PWR_PWRSYS_TRIM2 0x400bff04
#define CYREG_PWR_PWRSYS_TRIM3 0x400bff08
#define CYREG_PWR_PWRSYS_TRIM4 0x400bff0c
#define CYREG_PWR_BG_TRIM1 0x400bff10
#define CYREG_PWR_BG_TRIM2 0x400bff14
#define CYREG_PWR_BG_TRIM3 0x400bff18
#define CYREG_PWR_BG_TRIM4 0x400bff1c
#define CYREG_PWR_BG_TRIM5 0x400bff20
#define CYREG_CLK_ILO_TRIM 0x400bff24
#define CYREG_CLK_IMO_TRIM1 0x400bff28
#define CYREG_CLK_IMO_TRIM2 0x400bff2c
#define CYREG_CLK_IMO_TRIM3 0x400bff30
#define CYREG_CLK_IMO_TRIM4 0x400bff34
#define CYREG_PWR_RSVD_TRIM 0x400bff38
#define CYDEV_UDB_BASE 0x400f0000
#define CYDEV_UDB_SIZE 0x00010000
#define CYDEV_UDB_W8_BASE 0x400f0000
#define CYDEV_UDB_W8_SIZE 0x00001000
#define CYREG_UDB_W8_A0_00 0x400f0000
#define CYREG_UDB_W8_A0_01 0x400f0001
#define CYREG_UDB_W8_A0_02 0x400f0002
#define CYREG_UDB_W8_A0_03 0x400f0003
#define CYREG_UDB_W8_A1_00 0x400f0010
#define CYREG_UDB_W8_A1_01 0x400f0011
#define CYREG_UDB_W8_A1_02 0x400f0012
#define CYREG_UDB_W8_A1_03 0x400f0013
#define CYREG_UDB_W8_D0_00 0x400f0020
#define CYREG_UDB_W8_D0_01 0x400f0021
#define CYREG_UDB_W8_D0_02 0x400f0022
#define CYREG_UDB_W8_D0_03 0x400f0023
#define CYREG_UDB_W8_D1_00 0x400f0030
#define CYREG_UDB_W8_D1_01 0x400f0031
#define CYREG_UDB_W8_D1_02 0x400f0032
#define CYREG_UDB_W8_D1_03 0x400f0033
#define CYREG_UDB_W8_F0_00 0x400f0040
#define CYREG_UDB_W8_F0_01 0x400f0041
#define CYREG_UDB_W8_F0_02 0x400f0042
#define CYREG_UDB_W8_F0_03 0x400f0043
#define CYREG_UDB_W8_F1_00 0x400f0050
#define CYREG_UDB_W8_F1_01 0x400f0051
#define CYREG_UDB_W8_F1_02 0x400f0052
#define CYREG_UDB_W8_F1_03 0x400f0053
#define CYREG_UDB_W8_ST_00 0x400f0060
#define CYREG_UDB_W8_ST_01 0x400f0061
#define CYREG_UDB_W8_ST_02 0x400f0062
#define CYREG_UDB_W8_ST_03 0x400f0063
#define CYREG_UDB_W8_CTL_00 0x400f0070
#define CYREG_UDB_W8_CTL_01 0x400f0071
#define CYREG_UDB_W8_CTL_02 0x400f0072
#define CYREG_UDB_W8_CTL_03 0x400f0073
#define CYREG_UDB_W8_MSK_00 0x400f0080
#define CYREG_UDB_W8_MSK_01 0x400f0081
#define CYREG_UDB_W8_MSK_02 0x400f0082
#define CYREG_UDB_W8_MSK_03 0x400f0083
#define CYREG_UDB_W8_ACTL_00 0x400f0090
#define CYREG_UDB_W8_ACTL_01 0x400f0091
#define CYREG_UDB_W8_ACTL_02 0x400f0092
#define CYREG_UDB_W8_ACTL_03 0x400f0093
#define CYREG_UDB_W8_MC_00 0x400f00a0
#define CYREG_UDB_W8_MC_01 0x400f00a1
#define CYREG_UDB_W8_MC_02 0x400f00a2
#define CYREG_UDB_W8_MC_03 0x400f00a3
#define CYDEV_UDB_CAT16_BASE 0x400f1000
#define CYDEV_UDB_CAT16_SIZE 0x00001000
#define CYREG_UDB_CAT16_A_00 0x400f1000
#define CYREG_UDB_CAT16_A_01 0x400f1002
#define CYREG_UDB_CAT16_A_02 0x400f1004
#define CYREG_UDB_CAT16_A_03 0x400f1006
#define CYREG_UDB_CAT16_D_00 0x400f1040
#define CYREG_UDB_CAT16_D_01 0x400f1042
#define CYREG_UDB_CAT16_D_02 0x400f1044
#define CYREG_UDB_CAT16_D_03 0x400f1046
#define CYREG_UDB_CAT16_F_00 0x400f1080
#define CYREG_UDB_CAT16_F_01 0x400f1082
#define CYREG_UDB_CAT16_F_02 0x400f1084
#define CYREG_UDB_CAT16_F_03 0x400f1086
#define CYREG_UDB_CAT16_CTL_ST_00 0x400f10c0
#define CYREG_UDB_CAT16_CTL_ST_01 0x400f10c2
#define CYREG_UDB_CAT16_CTL_ST_02 0x400f10c4
#define CYREG_UDB_CAT16_CTL_ST_03 0x400f10c6
#define CYREG_UDB_CAT16_ACTL_MSK_00 0x400f1100
#define CYREG_UDB_CAT16_ACTL_MSK_01 0x400f1102
#define CYREG_UDB_CAT16_ACTL_MSK_02 0x400f1104
#define CYREG_UDB_CAT16_ACTL_MSK_03 0x400f1106
#define CYREG_UDB_CAT16_MC_00 0x400f1140
#define CYREG_UDB_CAT16_MC_01 0x400f1142
#define CYREG_UDB_CAT16_MC_02 0x400f1144
#define CYREG_UDB_CAT16_MC_03 0x400f1146
#define CYDEV_UDB_W16_BASE 0x400f1000
#define CYDEV_UDB_W16_SIZE 0x00001000
#define CYREG_UDB_W16_A0_00 0x400f1000
#define CYREG_UDB_W16_A0_01 0x400f1002
#define CYREG_UDB_W16_A0_02 0x400f1004
#define CYREG_UDB_W16_A1_00 0x400f1020
#define CYREG_UDB_W16_A1_01 0x400f1022
#define CYREG_UDB_W16_A1_02 0x400f1024
#define CYREG_UDB_W16_D0_00 0x400f1040
#define CYREG_UDB_W16_D0_01 0x400f1042
#define CYREG_UDB_W16_D0_02 0x400f1044
#define CYREG_UDB_W16_D1_00 0x400f1060
#define CYREG_UDB_W16_D1_01 0x400f1062
#define CYREG_UDB_W16_D1_02 0x400f1064
#define CYREG_UDB_W16_F0_00 0x400f1080
#define CYREG_UDB_W16_F0_01 0x400f1082
#define CYREG_UDB_W16_F0_02 0x400f1084
#define CYREG_UDB_W16_F1_00 0x400f10a0
#define CYREG_UDB_W16_F1_01 0x400f10a2
#define CYREG_UDB_W16_F1_02 0x400f10a4
#define CYREG_UDB_W16_ST_00 0x400f10c0
#define CYREG_UDB_W16_ST_01 0x400f10c2
#define CYREG_UDB_W16_ST_02 0x400f10c4
#define CYREG_UDB_W16_CTL_00 0x400f10e0
#define CYREG_UDB_W16_CTL_01 0x400f10e2
#define CYREG_UDB_W16_CTL_02 0x400f10e4
#define CYREG_UDB_W16_MSK_00 0x400f1100
#define CYREG_UDB_W16_MSK_01 0x400f1102
#define CYREG_UDB_W16_MSK_02 0x400f1104
#define CYREG_UDB_W16_ACTL_00 0x400f1120
#define CYREG_UDB_W16_ACTL_01 0x400f1122
#define CYREG_UDB_W16_ACTL_02 0x400f1124
#define CYREG_UDB_W16_MC_00 0x400f1140
#define CYREG_UDB_W16_MC_01 0x400f1142
#define CYREG_UDB_W16_MC_02 0x400f1144
#define CYDEV_UDB_W32_BASE 0x400f2000
#define CYDEV_UDB_W32_SIZE 0x00001000
#define CYREG_UDB_W32_A0_00 0x400f2000
#define CYREG_UDB_W32_A1_00 0x400f2040
#define CYREG_UDB_W32_D0_00 0x400f2080
#define CYREG_UDB_W32_D1_00 0x400f20c0
#define CYREG_UDB_W32_F0_00 0x400f2100
#define CYREG_UDB_W32_F1_00 0x400f2140
#define CYREG_UDB_W32_ST_00 0x400f2180
#define CYREG_UDB_W32_CTL_00 0x400f21c0
#define CYREG_UDB_W32_MSK_00 0x400f2200
#define CYREG_UDB_W32_ACTL_00 0x400f2240
#define CYREG_UDB_W32_MC_00 0x400f2280
#define CYDEV_UDB_P0_BASE 0x400f3000
#define CYDEV_UDB_P0_SIZE 0x00000200
#define CYDEV_UDB_P0_U0_BASE 0x400f3000
#define CYDEV_UDB_P0_U0_SIZE 0x00000080
#define CYREG_UDB_P0_U0_PLD_IT0 0x400f3000
#define CYREG_UDB_P0_U0_PLD_IT1 0x400f3004
#define CYREG_UDB_P0_U0_PLD_IT2 0x400f3008
#define CYREG_UDB_P0_U0_PLD_IT3 0x400f300c
#define CYREG_UDB_P0_U0_PLD_IT4 0x400f3010
#define CYREG_UDB_P0_U0_PLD_IT5 0x400f3014
#define CYREG_UDB_P0_U0_PLD_IT6 0x400f3018
#define CYREG_UDB_P0_U0_PLD_IT7 0x400f301c
#define CYREG_UDB_P0_U0_PLD_IT8 0x400f3020
#define CYREG_UDB_P0_U0_PLD_IT9 0x400f3024
#define CYREG_UDB_P0_U0_PLD_IT10 0x400f3028
#define CYREG_UDB_P0_U0_PLD_IT11 0x400f302c
#define CYREG_UDB_P0_U0_PLD_ORT0 0x400f3030
#define CYREG_UDB_P0_U0_PLD_ORT1 0x400f3032
#define CYREG_UDB_P0_U0_PLD_ORT2 0x400f3034
#define CYREG_UDB_P0_U0_PLD_ORT3 0x400f3036
#define CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST 0x400f3038
#define CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB 0x400f303a
#define CYREG_UDB_P0_U0_PLD_MC_SET_RESET 0x400f303c
#define CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS 0x400f303e
#define CYREG_UDB_P0_U0_CFG0 0x400f3040
#define CYREG_UDB_P0_U0_CFG1 0x400f3041
#define CYREG_UDB_P0_U0_CFG2 0x400f3042
#define CYREG_UDB_P0_U0_CFG3 0x400f3043
#define CYREG_UDB_P0_U0_CFG4 0x400f3044
#define CYREG_UDB_P0_U0_CFG5 0x400f3045
#define CYREG_UDB_P0_U0_CFG6 0x400f3046
#define CYREG_UDB_P0_U0_CFG7 0x400f3047
#define CYREG_UDB_P0_U0_CFG8 0x400f3048
#define CYREG_UDB_P0_U0_CFG9 0x400f3049
#define CYREG_UDB_P0_U0_CFG10 0x400f304a
#define CYREG_UDB_P0_U0_CFG11 0x400f304b
#define CYREG_UDB_P0_U0_CFG12 0x400f304c
#define CYREG_UDB_P0_U0_CFG13 0x400f304d
#define CYREG_UDB_P0_U0_CFG14 0x400f304e
#define CYREG_UDB_P0_U0_CFG15 0x400f304f
#define CYREG_UDB_P0_U0_CFG16 0x400f3050
#define CYREG_UDB_P0_U0_CFG17 0x400f3051
#define CYREG_UDB_P0_U0_CFG18 0x400f3052
#define CYREG_UDB_P0_U0_CFG19 0x400f3053
#define CYREG_UDB_P0_U0_CFG20 0x400f3054
#define CYREG_UDB_P0_U0_CFG21 0x400f3055
#define CYREG_UDB_P0_U0_CFG22 0x400f3056
#define CYREG_UDB_P0_U0_CFG23 0x400f3057
#define CYREG_UDB_P0_U0_CFG24 0x400f3058
#define CYREG_UDB_P0_U0_CFG25 0x400f3059
#define CYREG_UDB_P0_U0_CFG26 0x400f305a
#define CYREG_UDB_P0_U0_CFG27 0x400f305b
#define CYREG_UDB_P0_U0_CFG28 0x400f305c
#define CYREG_UDB_P0_U0_CFG29 0x400f305d
#define CYREG_UDB_P0_U0_CFG30 0x400f305e
#define CYREG_UDB_P0_U0_CFG31 0x400f305f
#define CYREG_UDB_P0_U0_DCFG0 0x400f3060
#define CYREG_UDB_P0_U0_DCFG1 0x400f3062
#define CYREG_UDB_P0_U0_DCFG2 0x400f3064
#define CYREG_UDB_P0_U0_DCFG3 0x400f3066
#define CYREG_UDB_P0_U0_DCFG4 0x400f3068
#define CYREG_UDB_P0_U0_DCFG5 0x400f306a
#define CYREG_UDB_P0_U0_DCFG6 0x400f306c
#define CYREG_UDB_P0_U0_DCFG7 0x400f306e
#define CYDEV_UDB_P0_U1_BASE 0x400f3080
#define CYDEV_UDB_P0_U1_SIZE 0x00000080
#define CYREG_UDB_P0_U1_PLD_IT0 0x400f3080
#define CYREG_UDB_P0_U1_PLD_IT1 0x400f3084
#define CYREG_UDB_P0_U1_PLD_IT2 0x400f3088
#define CYREG_UDB_P0_U1_PLD_IT3 0x400f308c
#define CYREG_UDB_P0_U1_PLD_IT4 0x400f3090
#define CYREG_UDB_P0_U1_PLD_IT5 0x400f3094
#define CYREG_UDB_P0_U1_PLD_IT6 0x400f3098
#define CYREG_UDB_P0_U1_PLD_IT7 0x400f309c
#define CYREG_UDB_P0_U1_PLD_IT8 0x400f30a0
#define CYREG_UDB_P0_U1_PLD_IT9 0x400f30a4
#define CYREG_UDB_P0_U1_PLD_IT10 0x400f30a8
#define CYREG_UDB_P0_U1_PLD_IT11 0x400f30ac
#define CYREG_UDB_P0_U1_PLD_ORT0 0x400f30b0
#define CYREG_UDB_P0_U1_PLD_ORT1 0x400f30b2
#define CYREG_UDB_P0_U1_PLD_ORT2 0x400f30b4
#define CYREG_UDB_P0_U1_PLD_ORT3 0x400f30b6
#define CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST 0x400f30b8
#define CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB 0x400f30ba
#define CYREG_UDB_P0_U1_PLD_MC_SET_RESET 0x400f30bc
#define CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS 0x400f30be
#define CYREG_UDB_P0_U1_CFG0 0x400f30c0
#define CYREG_UDB_P0_U1_CFG1 0x400f30c1
#define CYREG_UDB_P0_U1_CFG2 0x400f30c2
#define CYREG_UDB_P0_U1_CFG3 0x400f30c3
#define CYREG_UDB_P0_U1_CFG4 0x400f30c4
#define CYREG_UDB_P0_U1_CFG5 0x400f30c5
#define CYREG_UDB_P0_U1_CFG6 0x400f30c6
#define CYREG_UDB_P0_U1_CFG7 0x400f30c7
#define CYREG_UDB_P0_U1_CFG8 0x400f30c8
#define CYREG_UDB_P0_U1_CFG9 0x400f30c9
#define CYREG_UDB_P0_U1_CFG10 0x400f30ca
#define CYREG_UDB_P0_U1_CFG11 0x400f30cb
#define CYREG_UDB_P0_U1_CFG12 0x400f30cc
#define CYREG_UDB_P0_U1_CFG13 0x400f30cd
#define CYREG_UDB_P0_U1_CFG14 0x400f30ce
#define CYREG_UDB_P0_U1_CFG15 0x400f30cf
#define CYREG_UDB_P0_U1_CFG16 0x400f30d0
#define CYREG_UDB_P0_U1_CFG17 0x400f30d1
#define CYREG_UDB_P0_U1_CFG18 0x400f30d2
#define CYREG_UDB_P0_U1_CFG19 0x400f30d3
#define CYREG_UDB_P0_U1_CFG20 0x400f30d4
#define CYREG_UDB_P0_U1_CFG21 0x400f30d5
#define CYREG_UDB_P0_U1_CFG22 0x400f30d6
#define CYREG_UDB_P0_U1_CFG23 0x400f30d7
#define CYREG_UDB_P0_U1_CFG24 0x400f30d8
#define CYREG_UDB_P0_U1_CFG25 0x400f30d9
#define CYREG_UDB_P0_U1_CFG26 0x400f30da
#define CYREG_UDB_P0_U1_CFG27 0x400f30db
#define CYREG_UDB_P0_U1_CFG28 0x400f30dc
#define CYREG_UDB_P0_U1_CFG29 0x400f30dd
#define CYREG_UDB_P0_U1_CFG30 0x400f30de
#define CYREG_UDB_P0_U1_CFG31 0x400f30df
#define CYREG_UDB_P0_U1_DCFG0 0x400f30e0
#define CYREG_UDB_P0_U1_DCFG1 0x400f30e2
#define CYREG_UDB_P0_U1_DCFG2 0x400f30e4
#define CYREG_UDB_P0_U1_DCFG3 0x400f30e6
#define CYREG_UDB_P0_U1_DCFG4 0x400f30e8
#define CYREG_UDB_P0_U1_DCFG5 0x400f30ea
#define CYREG_UDB_P0_U1_DCFG6 0x400f30ec
#define CYREG_UDB_P0_U1_DCFG7 0x400f30ee
#define CYDEV_UDB_P0_ROUTE_BASE 0x400f3100
#define CYDEV_UDB_P0_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P0_ROUTE_HC0 0x400f3100
#define CYREG_UDB_P0_ROUTE_HC1 0x400f3101
#define CYREG_UDB_P0_ROUTE_HC2 0x400f3102
#define CYREG_UDB_P0_ROUTE_HC3 0x400f3103
#define CYREG_UDB_P0_ROUTE_HC4 0x400f3104
#define CYREG_UDB_P0_ROUTE_HC5 0x400f3105
#define CYREG_UDB_P0_ROUTE_HC6 0x400f3106
#define CYREG_UDB_P0_ROUTE_HC7 0x400f3107
#define CYREG_UDB_P0_ROUTE_HC8 0x400f3108
#define CYREG_UDB_P0_ROUTE_HC9 0x400f3109
#define CYREG_UDB_P0_ROUTE_HC10 0x400f310a
#define CYREG_UDB_P0_ROUTE_HC11 0x400f310b
#define CYREG_UDB_P0_ROUTE_HC12 0x400f310c
#define CYREG_UDB_P0_ROUTE_HC13 0x400f310d
#define CYREG_UDB_P0_ROUTE_HC14 0x400f310e
#define CYREG_UDB_P0_ROUTE_HC15 0x400f310f
#define CYREG_UDB_P0_ROUTE_HC16 0x400f3110
#define CYREG_UDB_P0_ROUTE_HC17 0x400f3111
#define CYREG_UDB_P0_ROUTE_HC18 0x400f3112
#define CYREG_UDB_P0_ROUTE_HC19 0x400f3113
#define CYREG_UDB_P0_ROUTE_HC20 0x400f3114
#define CYREG_UDB_P0_ROUTE_HC21 0x400f3115
#define CYREG_UDB_P0_ROUTE_HC22 0x400f3116
#define CYREG_UDB_P0_ROUTE_HC23 0x400f3117
#define CYREG_UDB_P0_ROUTE_HC24 0x400f3118
#define CYREG_UDB_P0_ROUTE_HC25 0x400f3119
#define CYREG_UDB_P0_ROUTE_HC26 0x400f311a
#define CYREG_UDB_P0_ROUTE_HC27 0x400f311b
#define CYREG_UDB_P0_ROUTE_HC28 0x400f311c
#define CYREG_UDB_P0_ROUTE_HC29 0x400f311d
#define CYREG_UDB_P0_ROUTE_HC30 0x400f311e
#define CYREG_UDB_P0_ROUTE_HC31 0x400f311f
#define CYREG_UDB_P0_ROUTE_HC32 0x400f3120
#define CYREG_UDB_P0_ROUTE_HC33 0x400f3121
#define CYREG_UDB_P0_ROUTE_HC34 0x400f3122
#define CYREG_UDB_P0_ROUTE_HC35 0x400f3123
#define CYREG_UDB_P0_ROUTE_HC36 0x400f3124
#define CYREG_UDB_P0_ROUTE_HC37 0x400f3125
#define CYREG_UDB_P0_ROUTE_HC38 0x400f3126
#define CYREG_UDB_P0_ROUTE_HC39 0x400f3127
#define CYREG_UDB_P0_ROUTE_HC40 0x400f3128
#define CYREG_UDB_P0_ROUTE_HC41 0x400f3129
#define CYREG_UDB_P0_ROUTE_HC42 0x400f312a
#define CYREG_UDB_P0_ROUTE_HC43 0x400f312b
#define CYREG_UDB_P0_ROUTE_HC44 0x400f312c
#define CYREG_UDB_P0_ROUTE_HC45 0x400f312d
#define CYREG_UDB_P0_ROUTE_HC46 0x400f312e
#define CYREG_UDB_P0_ROUTE_HC47 0x400f312f
#define CYREG_UDB_P0_ROUTE_HC48 0x400f3130
#define CYREG_UDB_P0_ROUTE_HC49 0x400f3131
#define CYREG_UDB_P0_ROUTE_HC50 0x400f3132
#define CYREG_UDB_P0_ROUTE_HC51 0x400f3133
#define CYREG_UDB_P0_ROUTE_HC52 0x400f3134
#define CYREG_UDB_P0_ROUTE_HC53 0x400f3135
#define CYREG_UDB_P0_ROUTE_HC54 0x400f3136
#define CYREG_UDB_P0_ROUTE_HC55 0x400f3137
#define CYREG_UDB_P0_ROUTE_HC56 0x400f3138
#define CYREG_UDB_P0_ROUTE_HC57 0x400f3139
#define CYREG_UDB_P0_ROUTE_HC58 0x400f313a
#define CYREG_UDB_P0_ROUTE_HC59 0x400f313b
#define CYREG_UDB_P0_ROUTE_HC60 0x400f313c
#define CYREG_UDB_P0_ROUTE_HC61 0x400f313d
#define CYREG_UDB_P0_ROUTE_HC62 0x400f313e
#define CYREG_UDB_P0_ROUTE_HC63 0x400f313f
#define CYREG_UDB_P0_ROUTE_HC64 0x400f3140
#define CYREG_UDB_P0_ROUTE_HC65 0x400f3141
#define CYREG_UDB_P0_ROUTE_HC66 0x400f3142
#define CYREG_UDB_P0_ROUTE_HC67 0x400f3143
#define CYREG_UDB_P0_ROUTE_HC68 0x400f3144
#define CYREG_UDB_P0_ROUTE_HC69 0x400f3145
#define CYREG_UDB_P0_ROUTE_HC70 0x400f3146
#define CYREG_UDB_P0_ROUTE_HC71 0x400f3147
#define CYREG_UDB_P0_ROUTE_HC72 0x400f3148
#define CYREG_UDB_P0_ROUTE_HC73 0x400f3149
#define CYREG_UDB_P0_ROUTE_HC74 0x400f314a
#define CYREG_UDB_P0_ROUTE_HC75 0x400f314b
#define CYREG_UDB_P0_ROUTE_HC76 0x400f314c
#define CYREG_UDB_P0_ROUTE_HC77 0x400f314d
#define CYREG_UDB_P0_ROUTE_HC78 0x400f314e
#define CYREG_UDB_P0_ROUTE_HC79 0x400f314f
#define CYREG_UDB_P0_ROUTE_HC80 0x400f3150
#define CYREG_UDB_P0_ROUTE_HC81 0x400f3151
#define CYREG_UDB_P0_ROUTE_HC82 0x400f3152
#define CYREG_UDB_P0_ROUTE_HC83 0x400f3153
#define CYREG_UDB_P0_ROUTE_HC84 0x400f3154
#define CYREG_UDB_P0_ROUTE_HC85 0x400f3155
#define CYREG_UDB_P0_ROUTE_HC86 0x400f3156
#define CYREG_UDB_P0_ROUTE_HC87 0x400f3157
#define CYREG_UDB_P0_ROUTE_HC88 0x400f3158
#define CYREG_UDB_P0_ROUTE_HC89 0x400f3159
#define CYREG_UDB_P0_ROUTE_HC90 0x400f315a
#define CYREG_UDB_P0_ROUTE_HC91 0x400f315b
#define CYREG_UDB_P0_ROUTE_HC92 0x400f315c
#define CYREG_UDB_P0_ROUTE_HC93 0x400f315d
#define CYREG_UDB_P0_ROUTE_HC94 0x400f315e
#define CYREG_UDB_P0_ROUTE_HC95 0x400f315f
#define CYREG_UDB_P0_ROUTE_HC96 0x400f3160
#define CYREG_UDB_P0_ROUTE_HC97 0x400f3161
#define CYREG_UDB_P0_ROUTE_HC98 0x400f3162
#define CYREG_UDB_P0_ROUTE_HC99 0x400f3163
#define CYREG_UDB_P0_ROUTE_HC100 0x400f3164
#define CYREG_UDB_P0_ROUTE_HC101 0x400f3165
#define CYREG_UDB_P0_ROUTE_HC102 0x400f3166
#define CYREG_UDB_P0_ROUTE_HC103 0x400f3167
#define CYREG_UDB_P0_ROUTE_HC104 0x400f3168
#define CYREG_UDB_P0_ROUTE_HC105 0x400f3169
#define CYREG_UDB_P0_ROUTE_HC106 0x400f316a
#define CYREG_UDB_P0_ROUTE_HC107 0x400f316b
#define CYREG_UDB_P0_ROUTE_HC108 0x400f316c
#define CYREG_UDB_P0_ROUTE_HC109 0x400f316d
#define CYREG_UDB_P0_ROUTE_HC110 0x400f316e
#define CYREG_UDB_P0_ROUTE_HC111 0x400f316f
#define CYREG_UDB_P0_ROUTE_HC112 0x400f3170
#define CYREG_UDB_P0_ROUTE_HC113 0x400f3171
#define CYREG_UDB_P0_ROUTE_HC114 0x400f3172
#define CYREG_UDB_P0_ROUTE_HC115 0x400f3173
#define CYREG_UDB_P0_ROUTE_HC116 0x400f3174
#define CYREG_UDB_P0_ROUTE_HC117 0x400f3175
#define CYREG_UDB_P0_ROUTE_HC118 0x400f3176
#define CYREG_UDB_P0_ROUTE_HC119 0x400f3177
#define CYREG_UDB_P0_ROUTE_HC120 0x400f3178
#define CYREG_UDB_P0_ROUTE_HC121 0x400f3179
#define CYREG_UDB_P0_ROUTE_HC122 0x400f317a
#define CYREG_UDB_P0_ROUTE_HC123 0x400f317b
#define CYREG_UDB_P0_ROUTE_HC124 0x400f317c
#define CYREG_UDB_P0_ROUTE_HC125 0x400f317d
#define CYREG_UDB_P0_ROUTE_HC126 0x400f317e
#define CYREG_UDB_P0_ROUTE_HC127 0x400f317f
#define CYREG_UDB_P0_ROUTE_HV_L0 0x400f3180
#define CYREG_UDB_P0_ROUTE_HV_L1 0x400f3181
#define CYREG_UDB_P0_ROUTE_HV_L2 0x400f3182
#define CYREG_UDB_P0_ROUTE_HV_L3 0x400f3183
#define CYREG_UDB_P0_ROUTE_HV_L4 0x400f3184
#define CYREG_UDB_P0_ROUTE_HV_L5 0x400f3185
#define CYREG_UDB_P0_ROUTE_HV_L6 0x400f3186
#define CYREG_UDB_P0_ROUTE_HV_L7 0x400f3187
#define CYREG_UDB_P0_ROUTE_HV_L8 0x400f3188
#define CYREG_UDB_P0_ROUTE_HV_L9 0x400f3189
#define CYREG_UDB_P0_ROUTE_HV_L10 0x400f318a
#define CYREG_UDB_P0_ROUTE_HV_L11 0x400f318b
#define CYREG_UDB_P0_ROUTE_HV_L12 0x400f318c
#define CYREG_UDB_P0_ROUTE_HV_L13 0x400f318d
#define CYREG_UDB_P0_ROUTE_HV_L14 0x400f318e
#define CYREG_UDB_P0_ROUTE_HV_L15 0x400f318f
#define CYREG_UDB_P0_ROUTE_HS0 0x400f3190
#define CYREG_UDB_P0_ROUTE_HS1 0x400f3191
#define CYREG_UDB_P0_ROUTE_HS2 0x400f3192
#define CYREG_UDB_P0_ROUTE_HS3 0x400f3193
#define CYREG_UDB_P0_ROUTE_HS4 0x400f3194
#define CYREG_UDB_P0_ROUTE_HS5 0x400f3195
#define CYREG_UDB_P0_ROUTE_HS6 0x400f3196
#define CYREG_UDB_P0_ROUTE_HS7 0x400f3197
#define CYREG_UDB_P0_ROUTE_HS8 0x400f3198
#define CYREG_UDB_P0_ROUTE_HS9 0x400f3199
#define CYREG_UDB_P0_ROUTE_HS10 0x400f319a
#define CYREG_UDB_P0_ROUTE_HS11 0x400f319b
#define CYREG_UDB_P0_ROUTE_HS12 0x400f319c
#define CYREG_UDB_P0_ROUTE_HS13 0x400f319d
#define CYREG_UDB_P0_ROUTE_HS14 0x400f319e
#define CYREG_UDB_P0_ROUTE_HS15 0x400f319f
#define CYREG_UDB_P0_ROUTE_HS16 0x400f31a0
#define CYREG_UDB_P0_ROUTE_HS17 0x400f31a1
#define CYREG_UDB_P0_ROUTE_HS18 0x400f31a2
#define CYREG_UDB_P0_ROUTE_HS19 0x400f31a3
#define CYREG_UDB_P0_ROUTE_HS20 0x400f31a4
#define CYREG_UDB_P0_ROUTE_HS21 0x400f31a5
#define CYREG_UDB_P0_ROUTE_HS22 0x400f31a6
#define CYREG_UDB_P0_ROUTE_HS23 0x400f31a7
#define CYREG_UDB_P0_ROUTE_HV_R0 0x400f31a8
#define CYREG_UDB_P0_ROUTE_HV_R1 0x400f31a9
#define CYREG_UDB_P0_ROUTE_HV_R2 0x400f31aa
#define CYREG_UDB_P0_ROUTE_HV_R3 0x400f31ab
#define CYREG_UDB_P0_ROUTE_HV_R4 0x400f31ac
#define CYREG_UDB_P0_ROUTE_HV_R5 0x400f31ad
#define CYREG_UDB_P0_ROUTE_HV_R6 0x400f31ae
#define CYREG_UDB_P0_ROUTE_HV_R7 0x400f31af
#define CYREG_UDB_P0_ROUTE_HV_R8 0x400f31b0
#define CYREG_UDB_P0_ROUTE_HV_R9 0x400f31b1
#define CYREG_UDB_P0_ROUTE_HV_R10 0x400f31b2
#define CYREG_UDB_P0_ROUTE_HV_R11 0x400f31b3
#define CYREG_UDB_P0_ROUTE_HV_R12 0x400f31b4
#define CYREG_UDB_P0_ROUTE_HV_R13 0x400f31b5
#define CYREG_UDB_P0_ROUTE_HV_R14 0x400f31b6
#define CYREG_UDB_P0_ROUTE_HV_R15 0x400f31b7
#define CYREG_UDB_P0_ROUTE_PLD0IN0 0x400f31c0
#define CYREG_UDB_P0_ROUTE_PLD0IN1 0x400f31c2
#define CYREG_UDB_P0_ROUTE_PLD0IN2 0x400f31c4
#define CYREG_UDB_P0_ROUTE_PLD1IN0 0x400f31ca
#define CYREG_UDB_P0_ROUTE_PLD1IN1 0x400f31cc
#define CYREG_UDB_P0_ROUTE_PLD1IN2 0x400f31ce
#define CYREG_UDB_P0_ROUTE_DPIN0 0x400f31d0
#define CYREG_UDB_P0_ROUTE_DPIN1 0x400f31d2
#define CYREG_UDB_P0_ROUTE_SCIN 0x400f31d6
#define CYREG_UDB_P0_ROUTE_SCIOIN 0x400f31d8
#define CYREG_UDB_P0_ROUTE_RCIN 0x400f31de
#define CYREG_UDB_P0_ROUTE_VS0 0x400f31e0
#define CYREG_UDB_P0_ROUTE_VS1 0x400f31e2
#define CYREG_UDB_P0_ROUTE_VS2 0x400f31e4
#define CYREG_UDB_P0_ROUTE_VS3 0x400f31e6
#define CYREG_UDB_P0_ROUTE_VS4 0x400f31e8
#define CYREG_UDB_P0_ROUTE_VS5 0x400f31ea
#define CYREG_UDB_P0_ROUTE_VS6 0x400f31ec
#define CYREG_UDB_P0_ROUTE_VS7 0x400f31ee
#define CYDEV_UDB_P1_BASE 0x400f3200
#define CYDEV_UDB_P1_SIZE 0x00000200
#define CYDEV_UDB_P1_U0_BASE 0x400f3200
#define CYDEV_UDB_P1_U0_SIZE 0x00000080
#define CYREG_UDB_P1_U0_PLD_IT0 0x400f3200
#define CYREG_UDB_P1_U0_PLD_IT1 0x400f3204
#define CYREG_UDB_P1_U0_PLD_IT2 0x400f3208
#define CYREG_UDB_P1_U0_PLD_IT3 0x400f320c
#define CYREG_UDB_P1_U0_PLD_IT4 0x400f3210
#define CYREG_UDB_P1_U0_PLD_IT5 0x400f3214
#define CYREG_UDB_P1_U0_PLD_IT6 0x400f3218
#define CYREG_UDB_P1_U0_PLD_IT7 0x400f321c
#define CYREG_UDB_P1_U0_PLD_IT8 0x400f3220
#define CYREG_UDB_P1_U0_PLD_IT9 0x400f3224
#define CYREG_UDB_P1_U0_PLD_IT10 0x400f3228
#define CYREG_UDB_P1_U0_PLD_IT11 0x400f322c
#define CYREG_UDB_P1_U0_PLD_ORT0 0x400f3230
#define CYREG_UDB_P1_U0_PLD_ORT1 0x400f3232
#define CYREG_UDB_P1_U0_PLD_ORT2 0x400f3234
#define CYREG_UDB_P1_U0_PLD_ORT3 0x400f3236
#define CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST 0x400f3238
#define CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB 0x400f323a
#define CYREG_UDB_P1_U0_PLD_MC_SET_RESET 0x400f323c
#define CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS 0x400f323e
#define CYREG_UDB_P1_U0_CFG0 0x400f3240
#define CYREG_UDB_P1_U0_CFG1 0x400f3241
#define CYREG_UDB_P1_U0_CFG2 0x400f3242
#define CYREG_UDB_P1_U0_CFG3 0x400f3243
#define CYREG_UDB_P1_U0_CFG4 0x400f3244
#define CYREG_UDB_P1_U0_CFG5 0x400f3245
#define CYREG_UDB_P1_U0_CFG6 0x400f3246
#define CYREG_UDB_P1_U0_CFG7 0x400f3247
#define CYREG_UDB_P1_U0_CFG8 0x400f3248
#define CYREG_UDB_P1_U0_CFG9 0x400f3249
#define CYREG_UDB_P1_U0_CFG10 0x400f324a
#define CYREG_UDB_P1_U0_CFG11 0x400f324b
#define CYREG_UDB_P1_U0_CFG12 0x400f324c
#define CYREG_UDB_P1_U0_CFG13 0x400f324d
#define CYREG_UDB_P1_U0_CFG14 0x400f324e
#define CYREG_UDB_P1_U0_CFG15 0x400f324f
#define CYREG_UDB_P1_U0_CFG16 0x400f3250
#define CYREG_UDB_P1_U0_CFG17 0x400f3251
#define CYREG_UDB_P1_U0_CFG18 0x400f3252
#define CYREG_UDB_P1_U0_CFG19 0x400f3253
#define CYREG_UDB_P1_U0_CFG20 0x400f3254
#define CYREG_UDB_P1_U0_CFG21 0x400f3255
#define CYREG_UDB_P1_U0_CFG22 0x400f3256
#define CYREG_UDB_P1_U0_CFG23 0x400f3257
#define CYREG_UDB_P1_U0_CFG24 0x400f3258
#define CYREG_UDB_P1_U0_CFG25 0x400f3259
#define CYREG_UDB_P1_U0_CFG26 0x400f325a
#define CYREG_UDB_P1_U0_CFG27 0x400f325b
#define CYREG_UDB_P1_U0_CFG28 0x400f325c
#define CYREG_UDB_P1_U0_CFG29 0x400f325d
#define CYREG_UDB_P1_U0_CFG30 0x400f325e
#define CYREG_UDB_P1_U0_CFG31 0x400f325f
#define CYREG_UDB_P1_U0_DCFG0 0x400f3260
#define CYREG_UDB_P1_U0_DCFG1 0x400f3262
#define CYREG_UDB_P1_U0_DCFG2 0x400f3264
#define CYREG_UDB_P1_U0_DCFG3 0x400f3266
#define CYREG_UDB_P1_U0_DCFG4 0x400f3268
#define CYREG_UDB_P1_U0_DCFG5 0x400f326a
#define CYREG_UDB_P1_U0_DCFG6 0x400f326c
#define CYREG_UDB_P1_U0_DCFG7 0x400f326e
#define CYDEV_UDB_P1_U1_BASE 0x400f3280
#define CYDEV_UDB_P1_U1_SIZE 0x00000080
#define CYREG_UDB_P1_U1_PLD_IT0 0x400f3280
#define CYREG_UDB_P1_U1_PLD_IT1 0x400f3284
#define CYREG_UDB_P1_U1_PLD_IT2 0x400f3288
#define CYREG_UDB_P1_U1_PLD_IT3 0x400f328c
#define CYREG_UDB_P1_U1_PLD_IT4 0x400f3290
#define CYREG_UDB_P1_U1_PLD_IT5 0x400f3294
#define CYREG_UDB_P1_U1_PLD_IT6 0x400f3298
#define CYREG_UDB_P1_U1_PLD_IT7 0x400f329c
#define CYREG_UDB_P1_U1_PLD_IT8 0x400f32a0
#define CYREG_UDB_P1_U1_PLD_IT9 0x400f32a4
#define CYREG_UDB_P1_U1_PLD_IT10 0x400f32a8
#define CYREG_UDB_P1_U1_PLD_IT11 0x400f32ac
#define CYREG_UDB_P1_U1_PLD_ORT0 0x400f32b0
#define CYREG_UDB_P1_U1_PLD_ORT1 0x400f32b2
#define CYREG_UDB_P1_U1_PLD_ORT2 0x400f32b4
#define CYREG_UDB_P1_U1_PLD_ORT3 0x400f32b6
#define CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST 0x400f32b8
#define CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB 0x400f32ba
#define CYREG_UDB_P1_U1_PLD_MC_SET_RESET 0x400f32bc
#define CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS 0x400f32be
#define CYREG_UDB_P1_U1_CFG0 0x400f32c0
#define CYREG_UDB_P1_U1_CFG1 0x400f32c1
#define CYREG_UDB_P1_U1_CFG2 0x400f32c2
#define CYREG_UDB_P1_U1_CFG3 0x400f32c3
#define CYREG_UDB_P1_U1_CFG4 0x400f32c4
#define CYREG_UDB_P1_U1_CFG5 0x400f32c5
#define CYREG_UDB_P1_U1_CFG6 0x400f32c6
#define CYREG_UDB_P1_U1_CFG7 0x400f32c7
#define CYREG_UDB_P1_U1_CFG8 0x400f32c8
#define CYREG_UDB_P1_U1_CFG9 0x400f32c9
#define CYREG_UDB_P1_U1_CFG10 0x400f32ca
#define CYREG_UDB_P1_U1_CFG11 0x400f32cb
#define CYREG_UDB_P1_U1_CFG12 0x400f32cc
#define CYREG_UDB_P1_U1_CFG13 0x400f32cd
#define CYREG_UDB_P1_U1_CFG14 0x400f32ce
#define CYREG_UDB_P1_U1_CFG15 0x400f32cf
#define CYREG_UDB_P1_U1_CFG16 0x400f32d0
#define CYREG_UDB_P1_U1_CFG17 0x400f32d1
#define CYREG_UDB_P1_U1_CFG18 0x400f32d2
#define CYREG_UDB_P1_U1_CFG19 0x400f32d3
#define CYREG_UDB_P1_U1_CFG20 0x400f32d4
#define CYREG_UDB_P1_U1_CFG21 0x400f32d5
#define CYREG_UDB_P1_U1_CFG22 0x400f32d6
#define CYREG_UDB_P1_U1_CFG23 0x400f32d7
#define CYREG_UDB_P1_U1_CFG24 0x400f32d8
#define CYREG_UDB_P1_U1_CFG25 0x400f32d9
#define CYREG_UDB_P1_U1_CFG26 0x400f32da
#define CYREG_UDB_P1_U1_CFG27 0x400f32db
#define CYREG_UDB_P1_U1_CFG28 0x400f32dc
#define CYREG_UDB_P1_U1_CFG29 0x400f32dd
#define CYREG_UDB_P1_U1_CFG30 0x400f32de
#define CYREG_UDB_P1_U1_CFG31 0x400f32df
#define CYREG_UDB_P1_U1_DCFG0 0x400f32e0
#define CYREG_UDB_P1_U1_DCFG1 0x400f32e2
#define CYREG_UDB_P1_U1_DCFG2 0x400f32e4
#define CYREG_UDB_P1_U1_DCFG3 0x400f32e6
#define CYREG_UDB_P1_U1_DCFG4 0x400f32e8
#define CYREG_UDB_P1_U1_DCFG5 0x400f32ea
#define CYREG_UDB_P1_U1_DCFG6 0x400f32ec
#define CYREG_UDB_P1_U1_DCFG7 0x400f32ee
#define CYDEV_UDB_P1_ROUTE_BASE 0x400f3300
#define CYDEV_UDB_P1_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P1_ROUTE_HC0 0x400f3300
#define CYREG_UDB_P1_ROUTE_HC1 0x400f3301
#define CYREG_UDB_P1_ROUTE_HC2 0x400f3302
#define CYREG_UDB_P1_ROUTE_HC3 0x400f3303
#define CYREG_UDB_P1_ROUTE_HC4 0x400f3304
#define CYREG_UDB_P1_ROUTE_HC5 0x400f3305
#define CYREG_UDB_P1_ROUTE_HC6 0x400f3306
#define CYREG_UDB_P1_ROUTE_HC7 0x400f3307
#define CYREG_UDB_P1_ROUTE_HC8 0x400f3308
#define CYREG_UDB_P1_ROUTE_HC9 0x400f3309
#define CYREG_UDB_P1_ROUTE_HC10 0x400f330a
#define CYREG_UDB_P1_ROUTE_HC11 0x400f330b
#define CYREG_UDB_P1_ROUTE_HC12 0x400f330c
#define CYREG_UDB_P1_ROUTE_HC13 0x400f330d
#define CYREG_UDB_P1_ROUTE_HC14 0x400f330e
#define CYREG_UDB_P1_ROUTE_HC15 0x400f330f
#define CYREG_UDB_P1_ROUTE_HC16 0x400f3310
#define CYREG_UDB_P1_ROUTE_HC17 0x400f3311
#define CYREG_UDB_P1_ROUTE_HC18 0x400f3312
#define CYREG_UDB_P1_ROUTE_HC19 0x400f3313
#define CYREG_UDB_P1_ROUTE_HC20 0x400f3314
#define CYREG_UDB_P1_ROUTE_HC21 0x400f3315
#define CYREG_UDB_P1_ROUTE_HC22 0x400f3316
#define CYREG_UDB_P1_ROUTE_HC23 0x400f3317
#define CYREG_UDB_P1_ROUTE_HC24 0x400f3318
#define CYREG_UDB_P1_ROUTE_HC25 0x400f3319
#define CYREG_UDB_P1_ROUTE_HC26 0x400f331a
#define CYREG_UDB_P1_ROUTE_HC27 0x400f331b
#define CYREG_UDB_P1_ROUTE_HC28 0x400f331c
#define CYREG_UDB_P1_ROUTE_HC29 0x400f331d
#define CYREG_UDB_P1_ROUTE_HC30 0x400f331e
#define CYREG_UDB_P1_ROUTE_HC31 0x400f331f
#define CYREG_UDB_P1_ROUTE_HC32 0x400f3320
#define CYREG_UDB_P1_ROUTE_HC33 0x400f3321
#define CYREG_UDB_P1_ROUTE_HC34 0x400f3322
#define CYREG_UDB_P1_ROUTE_HC35 0x400f3323
#define CYREG_UDB_P1_ROUTE_HC36 0x400f3324
#define CYREG_UDB_P1_ROUTE_HC37 0x400f3325
#define CYREG_UDB_P1_ROUTE_HC38 0x400f3326
#define CYREG_UDB_P1_ROUTE_HC39 0x400f3327
#define CYREG_UDB_P1_ROUTE_HC40 0x400f3328
#define CYREG_UDB_P1_ROUTE_HC41 0x400f3329
#define CYREG_UDB_P1_ROUTE_HC42 0x400f332a
#define CYREG_UDB_P1_ROUTE_HC43 0x400f332b
#define CYREG_UDB_P1_ROUTE_HC44 0x400f332c
#define CYREG_UDB_P1_ROUTE_HC45 0x400f332d
#define CYREG_UDB_P1_ROUTE_HC46 0x400f332e
#define CYREG_UDB_P1_ROUTE_HC47 0x400f332f
#define CYREG_UDB_P1_ROUTE_HC48 0x400f3330
#define CYREG_UDB_P1_ROUTE_HC49 0x400f3331
#define CYREG_UDB_P1_ROUTE_HC50 0x400f3332
#define CYREG_UDB_P1_ROUTE_HC51 0x400f3333
#define CYREG_UDB_P1_ROUTE_HC52 0x400f3334
#define CYREG_UDB_P1_ROUTE_HC53 0x400f3335
#define CYREG_UDB_P1_ROUTE_HC54 0x400f3336
#define CYREG_UDB_P1_ROUTE_HC55 0x400f3337
#define CYREG_UDB_P1_ROUTE_HC56 0x400f3338
#define CYREG_UDB_P1_ROUTE_HC57 0x400f3339
#define CYREG_UDB_P1_ROUTE_HC58 0x400f333a
#define CYREG_UDB_P1_ROUTE_HC59 0x400f333b
#define CYREG_UDB_P1_ROUTE_HC60 0x400f333c
#define CYREG_UDB_P1_ROUTE_HC61 0x400f333d
#define CYREG_UDB_P1_ROUTE_HC62 0x400f333e
#define CYREG_UDB_P1_ROUTE_HC63 0x400f333f
#define CYREG_UDB_P1_ROUTE_HC64 0x400f3340
#define CYREG_UDB_P1_ROUTE_HC65 0x400f3341
#define CYREG_UDB_P1_ROUTE_HC66 0x400f3342
#define CYREG_UDB_P1_ROUTE_HC67 0x400f3343
#define CYREG_UDB_P1_ROUTE_HC68 0x400f3344
#define CYREG_UDB_P1_ROUTE_HC69 0x400f3345
#define CYREG_UDB_P1_ROUTE_HC70 0x400f3346
#define CYREG_UDB_P1_ROUTE_HC71 0x400f3347
#define CYREG_UDB_P1_ROUTE_HC72 0x400f3348
#define CYREG_UDB_P1_ROUTE_HC73 0x400f3349
#define CYREG_UDB_P1_ROUTE_HC74 0x400f334a
#define CYREG_UDB_P1_ROUTE_HC75 0x400f334b
#define CYREG_UDB_P1_ROUTE_HC76 0x400f334c
#define CYREG_UDB_P1_ROUTE_HC77 0x400f334d
#define CYREG_UDB_P1_ROUTE_HC78 0x400f334e
#define CYREG_UDB_P1_ROUTE_HC79 0x400f334f
#define CYREG_UDB_P1_ROUTE_HC80 0x400f3350
#define CYREG_UDB_P1_ROUTE_HC81 0x400f3351
#define CYREG_UDB_P1_ROUTE_HC82 0x400f3352
#define CYREG_UDB_P1_ROUTE_HC83 0x400f3353
#define CYREG_UDB_P1_ROUTE_HC84 0x400f3354
#define CYREG_UDB_P1_ROUTE_HC85 0x400f3355
#define CYREG_UDB_P1_ROUTE_HC86 0x400f3356
#define CYREG_UDB_P1_ROUTE_HC87 0x400f3357
#define CYREG_UDB_P1_ROUTE_HC88 0x400f3358
#define CYREG_UDB_P1_ROUTE_HC89 0x400f3359
#define CYREG_UDB_P1_ROUTE_HC90 0x400f335a
#define CYREG_UDB_P1_ROUTE_HC91 0x400f335b
#define CYREG_UDB_P1_ROUTE_HC92 0x400f335c
#define CYREG_UDB_P1_ROUTE_HC93 0x400f335d
#define CYREG_UDB_P1_ROUTE_HC94 0x400f335e
#define CYREG_UDB_P1_ROUTE_HC95 0x400f335f
#define CYREG_UDB_P1_ROUTE_HC96 0x400f3360
#define CYREG_UDB_P1_ROUTE_HC97 0x400f3361
#define CYREG_UDB_P1_ROUTE_HC98 0x400f3362
#define CYREG_UDB_P1_ROUTE_HC99 0x400f3363
#define CYREG_UDB_P1_ROUTE_HC100 0x400f3364
#define CYREG_UDB_P1_ROUTE_HC101 0x400f3365
#define CYREG_UDB_P1_ROUTE_HC102 0x400f3366
#define CYREG_UDB_P1_ROUTE_HC103 0x400f3367
#define CYREG_UDB_P1_ROUTE_HC104 0x400f3368
#define CYREG_UDB_P1_ROUTE_HC105 0x400f3369
#define CYREG_UDB_P1_ROUTE_HC106 0x400f336a
#define CYREG_UDB_P1_ROUTE_HC107 0x400f336b
#define CYREG_UDB_P1_ROUTE_HC108 0x400f336c
#define CYREG_UDB_P1_ROUTE_HC109 0x400f336d
#define CYREG_UDB_P1_ROUTE_HC110 0x400f336e
#define CYREG_UDB_P1_ROUTE_HC111 0x400f336f
#define CYREG_UDB_P1_ROUTE_HC112 0x400f3370
#define CYREG_UDB_P1_ROUTE_HC113 0x400f3371
#define CYREG_UDB_P1_ROUTE_HC114 0x400f3372
#define CYREG_UDB_P1_ROUTE_HC115 0x400f3373
#define CYREG_UDB_P1_ROUTE_HC116 0x400f3374
#define CYREG_UDB_P1_ROUTE_HC117 0x400f3375
#define CYREG_UDB_P1_ROUTE_HC118 0x400f3376
#define CYREG_UDB_P1_ROUTE_HC119 0x400f3377
#define CYREG_UDB_P1_ROUTE_HC120 0x400f3378
#define CYREG_UDB_P1_ROUTE_HC121 0x400f3379
#define CYREG_UDB_P1_ROUTE_HC122 0x400f337a
#define CYREG_UDB_P1_ROUTE_HC123 0x400f337b
#define CYREG_UDB_P1_ROUTE_HC124 0x400f337c
#define CYREG_UDB_P1_ROUTE_HC125 0x400f337d
#define CYREG_UDB_P1_ROUTE_HC126 0x400f337e
#define CYREG_UDB_P1_ROUTE_HC127 0x400f337f
#define CYREG_UDB_P1_ROUTE_HV_L0 0x400f3380
#define CYREG_UDB_P1_ROUTE_HV_L1 0x400f3381
#define CYREG_UDB_P1_ROUTE_HV_L2 0x400f3382
#define CYREG_UDB_P1_ROUTE_HV_L3 0x400f3383
#define CYREG_UDB_P1_ROUTE_HV_L4 0x400f3384
#define CYREG_UDB_P1_ROUTE_HV_L5 0x400f3385
#define CYREG_UDB_P1_ROUTE_HV_L6 0x400f3386
#define CYREG_UDB_P1_ROUTE_HV_L7 0x400f3387
#define CYREG_UDB_P1_ROUTE_HV_L8 0x400f3388
#define CYREG_UDB_P1_ROUTE_HV_L9 0x400f3389
#define CYREG_UDB_P1_ROUTE_HV_L10 0x400f338a
#define CYREG_UDB_P1_ROUTE_HV_L11 0x400f338b
#define CYREG_UDB_P1_ROUTE_HV_L12 0x400f338c
#define CYREG_UDB_P1_ROUTE_HV_L13 0x400f338d
#define CYREG_UDB_P1_ROUTE_HV_L14 0x400f338e
#define CYREG_UDB_P1_ROUTE_HV_L15 0x400f338f
#define CYREG_UDB_P1_ROUTE_HS0 0x400f3390
#define CYREG_UDB_P1_ROUTE_HS1 0x400f3391
#define CYREG_UDB_P1_ROUTE_HS2 0x400f3392
#define CYREG_UDB_P1_ROUTE_HS3 0x400f3393
#define CYREG_UDB_P1_ROUTE_HS4 0x400f3394
#define CYREG_UDB_P1_ROUTE_HS5 0x400f3395
#define CYREG_UDB_P1_ROUTE_HS6 0x400f3396
#define CYREG_UDB_P1_ROUTE_HS7 0x400f3397
#define CYREG_UDB_P1_ROUTE_HS8 0x400f3398
#define CYREG_UDB_P1_ROUTE_HS9 0x400f3399
#define CYREG_UDB_P1_ROUTE_HS10 0x400f339a
#define CYREG_UDB_P1_ROUTE_HS11 0x400f339b
#define CYREG_UDB_P1_ROUTE_HS12 0x400f339c
#define CYREG_UDB_P1_ROUTE_HS13 0x400f339d
#define CYREG_UDB_P1_ROUTE_HS14 0x400f339e
#define CYREG_UDB_P1_ROUTE_HS15 0x400f339f
#define CYREG_UDB_P1_ROUTE_HS16 0x400f33a0
#define CYREG_UDB_P1_ROUTE_HS17 0x400f33a1
#define CYREG_UDB_P1_ROUTE_HS18 0x400f33a2
#define CYREG_UDB_P1_ROUTE_HS19 0x400f33a3
#define CYREG_UDB_P1_ROUTE_HS20 0x400f33a4
#define CYREG_UDB_P1_ROUTE_HS21 0x400f33a5
#define CYREG_UDB_P1_ROUTE_HS22 0x400f33a6
#define CYREG_UDB_P1_ROUTE_HS23 0x400f33a7
#define CYREG_UDB_P1_ROUTE_HV_R0 0x400f33a8
#define CYREG_UDB_P1_ROUTE_HV_R1 0x400f33a9
#define CYREG_UDB_P1_ROUTE_HV_R2 0x400f33aa
#define CYREG_UDB_P1_ROUTE_HV_R3 0x400f33ab
#define CYREG_UDB_P1_ROUTE_HV_R4 0x400f33ac
#define CYREG_UDB_P1_ROUTE_HV_R5 0x400f33ad
#define CYREG_UDB_P1_ROUTE_HV_R6 0x400f33ae
#define CYREG_UDB_P1_ROUTE_HV_R7 0x400f33af
#define CYREG_UDB_P1_ROUTE_HV_R8 0x400f33b0
#define CYREG_UDB_P1_ROUTE_HV_R9 0x400f33b1
#define CYREG_UDB_P1_ROUTE_HV_R10 0x400f33b2
#define CYREG_UDB_P1_ROUTE_HV_R11 0x400f33b3
#define CYREG_UDB_P1_ROUTE_HV_R12 0x400f33b4
#define CYREG_UDB_P1_ROUTE_HV_R13 0x400f33b5
#define CYREG_UDB_P1_ROUTE_HV_R14 0x400f33b6
#define CYREG_UDB_P1_ROUTE_HV_R15 0x400f33b7
#define CYREG_UDB_P1_ROUTE_PLD0IN0 0x400f33c0
#define CYREG_UDB_P1_ROUTE_PLD0IN1 0x400f33c2
#define CYREG_UDB_P1_ROUTE_PLD0IN2 0x400f33c4
#define CYREG_UDB_P1_ROUTE_PLD1IN0 0x400f33ca
#define CYREG_UDB_P1_ROUTE_PLD1IN1 0x400f33cc
#define CYREG_UDB_P1_ROUTE_PLD1IN2 0x400f33ce
#define CYREG_UDB_P1_ROUTE_DPIN0 0x400f33d0
#define CYREG_UDB_P1_ROUTE_DPIN1 0x400f33d2
#define CYREG_UDB_P1_ROUTE_SCIN 0x400f33d6
#define CYREG_UDB_P1_ROUTE_SCIOIN 0x400f33d8
#define CYREG_UDB_P1_ROUTE_RCIN 0x400f33de
#define CYREG_UDB_P1_ROUTE_VS0 0x400f33e0
#define CYREG_UDB_P1_ROUTE_VS1 0x400f33e2
#define CYREG_UDB_P1_ROUTE_VS2 0x400f33e4
#define CYREG_UDB_P1_ROUTE_VS3 0x400f33e6
#define CYREG_UDB_P1_ROUTE_VS4 0x400f33e8
#define CYREG_UDB_P1_ROUTE_VS5 0x400f33ea
#define CYREG_UDB_P1_ROUTE_VS6 0x400f33ec
#define CYREG_UDB_P1_ROUTE_VS7 0x400f33ee
#define CYDEV_UDB_DSI0_BASE 0x400f4000
#define CYDEV_UDB_DSI0_SIZE 0x00000100
#define CYREG_UDB_DSI0_HC0 0x400f4000
#define CYREG_UDB_DSI0_HC1 0x400f4001
#define CYREG_UDB_DSI0_HC2 0x400f4002
#define CYREG_UDB_DSI0_HC3 0x400f4003
#define CYREG_UDB_DSI0_HC4 0x400f4004
#define CYREG_UDB_DSI0_HC5 0x400f4005
#define CYREG_UDB_DSI0_HC6 0x400f4006
#define CYREG_UDB_DSI0_HC7 0x400f4007
#define CYREG_UDB_DSI0_HC8 0x400f4008
#define CYREG_UDB_DSI0_HC9 0x400f4009
#define CYREG_UDB_DSI0_HC10 0x400f400a
#define CYREG_UDB_DSI0_HC11 0x400f400b
#define CYREG_UDB_DSI0_HC12 0x400f400c
#define CYREG_UDB_DSI0_HC13 0x400f400d
#define CYREG_UDB_DSI0_HC14 0x400f400e
#define CYREG_UDB_DSI0_HC15 0x400f400f
#define CYREG_UDB_DSI0_HC16 0x400f4010
#define CYREG_UDB_DSI0_HC17 0x400f4011
#define CYREG_UDB_DSI0_HC18 0x400f4012
#define CYREG_UDB_DSI0_HC19 0x400f4013
#define CYREG_UDB_DSI0_HC20 0x400f4014
#define CYREG_UDB_DSI0_HC21 0x400f4015
#define CYREG_UDB_DSI0_HC22 0x400f4016
#define CYREG_UDB_DSI0_HC23 0x400f4017
#define CYREG_UDB_DSI0_HC24 0x400f4018
#define CYREG_UDB_DSI0_HC25 0x400f4019
#define CYREG_UDB_DSI0_HC26 0x400f401a
#define CYREG_UDB_DSI0_HC27 0x400f401b
#define CYREG_UDB_DSI0_HC28 0x400f401c
#define CYREG_UDB_DSI0_HC29 0x400f401d
#define CYREG_UDB_DSI0_HC30 0x400f401e
#define CYREG_UDB_DSI0_HC31 0x400f401f
#define CYREG_UDB_DSI0_HC32 0x400f4020
#define CYREG_UDB_DSI0_HC33 0x400f4021
#define CYREG_UDB_DSI0_HC34 0x400f4022
#define CYREG_UDB_DSI0_HC35 0x400f4023
#define CYREG_UDB_DSI0_HC36 0x400f4024
#define CYREG_UDB_DSI0_HC37 0x400f4025
#define CYREG_UDB_DSI0_HC38 0x400f4026
#define CYREG_UDB_DSI0_HC39 0x400f4027
#define CYREG_UDB_DSI0_HC40 0x400f4028
#define CYREG_UDB_DSI0_HC41 0x400f4029
#define CYREG_UDB_DSI0_HC42 0x400f402a
#define CYREG_UDB_DSI0_HC43 0x400f402b
#define CYREG_UDB_DSI0_HC44 0x400f402c
#define CYREG_UDB_DSI0_HC45 0x400f402d
#define CYREG_UDB_DSI0_HC46 0x400f402e
#define CYREG_UDB_DSI0_HC47 0x400f402f
#define CYREG_UDB_DSI0_HC48 0x400f4030
#define CYREG_UDB_DSI0_HC49 0x400f4031
#define CYREG_UDB_DSI0_HC50 0x400f4032
#define CYREG_UDB_DSI0_HC51 0x400f4033
#define CYREG_UDB_DSI0_HC52 0x400f4034
#define CYREG_UDB_DSI0_HC53 0x400f4035
#define CYREG_UDB_DSI0_HC54 0x400f4036
#define CYREG_UDB_DSI0_HC55 0x400f4037
#define CYREG_UDB_DSI0_HC56 0x400f4038
#define CYREG_UDB_DSI0_HC57 0x400f4039
#define CYREG_UDB_DSI0_HC58 0x400f403a
#define CYREG_UDB_DSI0_HC59 0x400f403b
#define CYREG_UDB_DSI0_HC60 0x400f403c
#define CYREG_UDB_DSI0_HC61 0x400f403d
#define CYREG_UDB_DSI0_HC62 0x400f403e
#define CYREG_UDB_DSI0_HC63 0x400f403f
#define CYREG_UDB_DSI0_HC64 0x400f4040
#define CYREG_UDB_DSI0_HC65 0x400f4041
#define CYREG_UDB_DSI0_HC66 0x400f4042
#define CYREG_UDB_DSI0_HC67 0x400f4043
#define CYREG_UDB_DSI0_HC68 0x400f4044
#define CYREG_UDB_DSI0_HC69 0x400f4045
#define CYREG_UDB_DSI0_HC70 0x400f4046
#define CYREG_UDB_DSI0_HC71 0x400f4047
#define CYREG_UDB_DSI0_HC72 0x400f4048
#define CYREG_UDB_DSI0_HC73 0x400f4049
#define CYREG_UDB_DSI0_HC74 0x400f404a
#define CYREG_UDB_DSI0_HC75 0x400f404b
#define CYREG_UDB_DSI0_HC76 0x400f404c
#define CYREG_UDB_DSI0_HC77 0x400f404d
#define CYREG_UDB_DSI0_HC78 0x400f404e
#define CYREG_UDB_DSI0_HC79 0x400f404f
#define CYREG_UDB_DSI0_HC80 0x400f4050
#define CYREG_UDB_DSI0_HC81 0x400f4051
#define CYREG_UDB_DSI0_HC82 0x400f4052
#define CYREG_UDB_DSI0_HC83 0x400f4053
#define CYREG_UDB_DSI0_HC84 0x400f4054
#define CYREG_UDB_DSI0_HC85 0x400f4055
#define CYREG_UDB_DSI0_HC86 0x400f4056
#define CYREG_UDB_DSI0_HC87 0x400f4057
#define CYREG_UDB_DSI0_HC88 0x400f4058
#define CYREG_UDB_DSI0_HC89 0x400f4059
#define CYREG_UDB_DSI0_HC90 0x400f405a
#define CYREG_UDB_DSI0_HC91 0x400f405b
#define CYREG_UDB_DSI0_HC92 0x400f405c
#define CYREG_UDB_DSI0_HC93 0x400f405d
#define CYREG_UDB_DSI0_HC94 0x400f405e
#define CYREG_UDB_DSI0_HC95 0x400f405f
#define CYREG_UDB_DSI0_HC96 0x400f4060
#define CYREG_UDB_DSI0_HC97 0x400f4061
#define CYREG_UDB_DSI0_HC98 0x400f4062
#define CYREG_UDB_DSI0_HC99 0x400f4063
#define CYREG_UDB_DSI0_HC100 0x400f4064
#define CYREG_UDB_DSI0_HC101 0x400f4065
#define CYREG_UDB_DSI0_HC102 0x400f4066
#define CYREG_UDB_DSI0_HC103 0x400f4067
#define CYREG_UDB_DSI0_HC104 0x400f4068
#define CYREG_UDB_DSI0_HC105 0x400f4069
#define CYREG_UDB_DSI0_HC106 0x400f406a
#define CYREG_UDB_DSI0_HC107 0x400f406b
#define CYREG_UDB_DSI0_HC108 0x400f406c
#define CYREG_UDB_DSI0_HC109 0x400f406d
#define CYREG_UDB_DSI0_HC110 0x400f406e
#define CYREG_UDB_DSI0_HC111 0x400f406f
#define CYREG_UDB_DSI0_HC112 0x400f4070
#define CYREG_UDB_DSI0_HC113 0x400f4071
#define CYREG_UDB_DSI0_HC114 0x400f4072
#define CYREG_UDB_DSI0_HC115 0x400f4073
#define CYREG_UDB_DSI0_HC116 0x400f4074
#define CYREG_UDB_DSI0_HC117 0x400f4075
#define CYREG_UDB_DSI0_HC118 0x400f4076
#define CYREG_UDB_DSI0_HC119 0x400f4077
#define CYREG_UDB_DSI0_HC120 0x400f4078
#define CYREG_UDB_DSI0_HC121 0x400f4079
#define CYREG_UDB_DSI0_HC122 0x400f407a
#define CYREG_UDB_DSI0_HC123 0x400f407b
#define CYREG_UDB_DSI0_HC124 0x400f407c
#define CYREG_UDB_DSI0_HC125 0x400f407d
#define CYREG_UDB_DSI0_HC126 0x400f407e
#define CYREG_UDB_DSI0_HC127 0x400f407f
#define CYREG_UDB_DSI0_HV_L0 0x400f4080
#define CYREG_UDB_DSI0_HV_L1 0x400f4081
#define CYREG_UDB_DSI0_HV_L2 0x400f4082
#define CYREG_UDB_DSI0_HV_L3 0x400f4083
#define CYREG_UDB_DSI0_HV_L4 0x400f4084
#define CYREG_UDB_DSI0_HV_L5 0x400f4085
#define CYREG_UDB_DSI0_HV_L6 0x400f4086
#define CYREG_UDB_DSI0_HV_L7 0x400f4087
#define CYREG_UDB_DSI0_HV_L8 0x400f4088
#define CYREG_UDB_DSI0_HV_L9 0x400f4089
#define CYREG_UDB_DSI0_HV_L10 0x400f408a
#define CYREG_UDB_DSI0_HV_L11 0x400f408b
#define CYREG_UDB_DSI0_HV_L12 0x400f408c
#define CYREG_UDB_DSI0_HV_L13 0x400f408d
#define CYREG_UDB_DSI0_HV_L14 0x400f408e
#define CYREG_UDB_DSI0_HV_L15 0x400f408f
#define CYREG_UDB_DSI0_HS0 0x400f4090
#define CYREG_UDB_DSI0_HS1 0x400f4091
#define CYREG_UDB_DSI0_HS2 0x400f4092
#define CYREG_UDB_DSI0_HS3 0x400f4093
#define CYREG_UDB_DSI0_HS4 0x400f4094
#define CYREG_UDB_DSI0_HS5 0x400f4095
#define CYREG_UDB_DSI0_HS6 0x400f4096
#define CYREG_UDB_DSI0_HS7 0x400f4097
#define CYREG_UDB_DSI0_HS8 0x400f4098
#define CYREG_UDB_DSI0_HS9 0x400f4099
#define CYREG_UDB_DSI0_HS10 0x400f409a
#define CYREG_UDB_DSI0_HS11 0x400f409b
#define CYREG_UDB_DSI0_HS12 0x400f409c
#define CYREG_UDB_DSI0_HS13 0x400f409d
#define CYREG_UDB_DSI0_HS14 0x400f409e
#define CYREG_UDB_DSI0_HS15 0x400f409f
#define CYREG_UDB_DSI0_HS16 0x400f40a0
#define CYREG_UDB_DSI0_HS17 0x400f40a1
#define CYREG_UDB_DSI0_HS18 0x400f40a2
#define CYREG_UDB_DSI0_HS19 0x400f40a3
#define CYREG_UDB_DSI0_HS20 0x400f40a4
#define CYREG_UDB_DSI0_HS21 0x400f40a5
#define CYREG_UDB_DSI0_HS22 0x400f40a6
#define CYREG_UDB_DSI0_HS23 0x400f40a7
#define CYREG_UDB_DSI0_HV_R0 0x400f40a8
#define CYREG_UDB_DSI0_HV_R1 0x400f40a9
#define CYREG_UDB_DSI0_HV_R2 0x400f40aa
#define CYREG_UDB_DSI0_HV_R3 0x400f40ab
#define CYREG_UDB_DSI0_HV_R4 0x400f40ac
#define CYREG_UDB_DSI0_HV_R5 0x400f40ad
#define CYREG_UDB_DSI0_HV_R6 0x400f40ae
#define CYREG_UDB_DSI0_HV_R7 0x400f40af
#define CYREG_UDB_DSI0_HV_R8 0x400f40b0
#define CYREG_UDB_DSI0_HV_R9 0x400f40b1
#define CYREG_UDB_DSI0_HV_R10 0x400f40b2
#define CYREG_UDB_DSI0_HV_R11 0x400f40b3
#define CYREG_UDB_DSI0_HV_R12 0x400f40b4
#define CYREG_UDB_DSI0_HV_R13 0x400f40b5
#define CYREG_UDB_DSI0_HV_R14 0x400f40b6
#define CYREG_UDB_DSI0_HV_R15 0x400f40b7
#define CYREG_UDB_DSI0_DSIINP0 0x400f40c0
#define CYREG_UDB_DSI0_DSIINP1 0x400f40c2
#define CYREG_UDB_DSI0_DSIINP2 0x400f40c4
#define CYREG_UDB_DSI0_DSIINP3 0x400f40c6
#define CYREG_UDB_DSI0_DSIINP4 0x400f40c8
#define CYREG_UDB_DSI0_DSIINP5 0x400f40ca
#define CYREG_UDB_DSI0_DSIOUTP0 0x400f40cc
#define CYREG_UDB_DSI0_DSIOUTP1 0x400f40ce
#define CYREG_UDB_DSI0_DSIOUTP2 0x400f40d0
#define CYREG_UDB_DSI0_DSIOUTP3 0x400f40d2
#define CYREG_UDB_DSI0_DSIOUTT0 0x400f40d4
#define CYREG_UDB_DSI0_DSIOUTT1 0x400f40d6
#define CYREG_UDB_DSI0_DSIOUTT2 0x400f40d8
#define CYREG_UDB_DSI0_DSIOUTT3 0x400f40da
#define CYREG_UDB_DSI0_DSIOUTT4 0x400f40dc
#define CYREG_UDB_DSI0_DSIOUTT5 0x400f40de
#define CYREG_UDB_DSI0_VS0 0x400f40e0
#define CYREG_UDB_DSI0_VS1 0x400f40e2
#define CYREG_UDB_DSI0_VS2 0x400f40e4
#define CYREG_UDB_DSI0_VS3 0x400f40e6
#define CYREG_UDB_DSI0_VS4 0x400f40e8
#define CYREG_UDB_DSI0_VS5 0x400f40ea
#define CYREG_UDB_DSI0_VS6 0x400f40ec
#define CYREG_UDB_DSI0_VS7 0x400f40ee
#define CYDEV_UDB_DSI1_BASE 0x400f4100
#define CYDEV_UDB_DSI1_SIZE 0x00000100
#define CYREG_UDB_DSI1_HC0 0x400f4100
#define CYREG_UDB_DSI1_HC1 0x400f4101
#define CYREG_UDB_DSI1_HC2 0x400f4102
#define CYREG_UDB_DSI1_HC3 0x400f4103
#define CYREG_UDB_DSI1_HC4 0x400f4104
#define CYREG_UDB_DSI1_HC5 0x400f4105
#define CYREG_UDB_DSI1_HC6 0x400f4106
#define CYREG_UDB_DSI1_HC7 0x400f4107
#define CYREG_UDB_DSI1_HC8 0x400f4108
#define CYREG_UDB_DSI1_HC9 0x400f4109
#define CYREG_UDB_DSI1_HC10 0x400f410a
#define CYREG_UDB_DSI1_HC11 0x400f410b
#define CYREG_UDB_DSI1_HC12 0x400f410c
#define CYREG_UDB_DSI1_HC13 0x400f410d
#define CYREG_UDB_DSI1_HC14 0x400f410e
#define CYREG_UDB_DSI1_HC15 0x400f410f
#define CYREG_UDB_DSI1_HC16 0x400f4110
#define CYREG_UDB_DSI1_HC17 0x400f4111
#define CYREG_UDB_DSI1_HC18 0x400f4112
#define CYREG_UDB_DSI1_HC19 0x400f4113
#define CYREG_UDB_DSI1_HC20 0x400f4114
#define CYREG_UDB_DSI1_HC21 0x400f4115
#define CYREG_UDB_DSI1_HC22 0x400f4116
#define CYREG_UDB_DSI1_HC23 0x400f4117
#define CYREG_UDB_DSI1_HC24 0x400f4118
#define CYREG_UDB_DSI1_HC25 0x400f4119
#define CYREG_UDB_DSI1_HC26 0x400f411a
#define CYREG_UDB_DSI1_HC27 0x400f411b
#define CYREG_UDB_DSI1_HC28 0x400f411c
#define CYREG_UDB_DSI1_HC29 0x400f411d
#define CYREG_UDB_DSI1_HC30 0x400f411e
#define CYREG_UDB_DSI1_HC31 0x400f411f
#define CYREG_UDB_DSI1_HC32 0x400f4120
#define CYREG_UDB_DSI1_HC33 0x400f4121
#define CYREG_UDB_DSI1_HC34 0x400f4122
#define CYREG_UDB_DSI1_HC35 0x400f4123
#define CYREG_UDB_DSI1_HC36 0x400f4124
#define CYREG_UDB_DSI1_HC37 0x400f4125
#define CYREG_UDB_DSI1_HC38 0x400f4126
#define CYREG_UDB_DSI1_HC39 0x400f4127
#define CYREG_UDB_DSI1_HC40 0x400f4128
#define CYREG_UDB_DSI1_HC41 0x400f4129
#define CYREG_UDB_DSI1_HC42 0x400f412a
#define CYREG_UDB_DSI1_HC43 0x400f412b
#define CYREG_UDB_DSI1_HC44 0x400f412c
#define CYREG_UDB_DSI1_HC45 0x400f412d
#define CYREG_UDB_DSI1_HC46 0x400f412e
#define CYREG_UDB_DSI1_HC47 0x400f412f
#define CYREG_UDB_DSI1_HC48 0x400f4130
#define CYREG_UDB_DSI1_HC49 0x400f4131
#define CYREG_UDB_DSI1_HC50 0x400f4132
#define CYREG_UDB_DSI1_HC51 0x400f4133
#define CYREG_UDB_DSI1_HC52 0x400f4134
#define CYREG_UDB_DSI1_HC53 0x400f4135
#define CYREG_UDB_DSI1_HC54 0x400f4136
#define CYREG_UDB_DSI1_HC55 0x400f4137
#define CYREG_UDB_DSI1_HC56 0x400f4138
#define CYREG_UDB_DSI1_HC57 0x400f4139
#define CYREG_UDB_DSI1_HC58 0x400f413a
#define CYREG_UDB_DSI1_HC59 0x400f413b
#define CYREG_UDB_DSI1_HC60 0x400f413c
#define CYREG_UDB_DSI1_HC61 0x400f413d
#define CYREG_UDB_DSI1_HC62 0x400f413e
#define CYREG_UDB_DSI1_HC63 0x400f413f
#define CYREG_UDB_DSI1_HC64 0x400f4140
#define CYREG_UDB_DSI1_HC65 0x400f4141
#define CYREG_UDB_DSI1_HC66 0x400f4142
#define CYREG_UDB_DSI1_HC67 0x400f4143
#define CYREG_UDB_DSI1_HC68 0x400f4144
#define CYREG_UDB_DSI1_HC69 0x400f4145
#define CYREG_UDB_DSI1_HC70 0x400f4146
#define CYREG_UDB_DSI1_HC71 0x400f4147
#define CYREG_UDB_DSI1_HC72 0x400f4148
#define CYREG_UDB_DSI1_HC73 0x400f4149
#define CYREG_UDB_DSI1_HC74 0x400f414a
#define CYREG_UDB_DSI1_HC75 0x400f414b
#define CYREG_UDB_DSI1_HC76 0x400f414c
#define CYREG_UDB_DSI1_HC77 0x400f414d
#define CYREG_UDB_DSI1_HC78 0x400f414e
#define CYREG_UDB_DSI1_HC79 0x400f414f
#define CYREG_UDB_DSI1_HC80 0x400f4150
#define CYREG_UDB_DSI1_HC81 0x400f4151
#define CYREG_UDB_DSI1_HC82 0x400f4152
#define CYREG_UDB_DSI1_HC83 0x400f4153
#define CYREG_UDB_DSI1_HC84 0x400f4154
#define CYREG_UDB_DSI1_HC85 0x400f4155
#define CYREG_UDB_DSI1_HC86 0x400f4156
#define CYREG_UDB_DSI1_HC87 0x400f4157
#define CYREG_UDB_DSI1_HC88 0x400f4158
#define CYREG_UDB_DSI1_HC89 0x400f4159
#define CYREG_UDB_DSI1_HC90 0x400f415a
#define CYREG_UDB_DSI1_HC91 0x400f415b
#define CYREG_UDB_DSI1_HC92 0x400f415c
#define CYREG_UDB_DSI1_HC93 0x400f415d
#define CYREG_UDB_DSI1_HC94 0x400f415e
#define CYREG_UDB_DSI1_HC95 0x400f415f
#define CYREG_UDB_DSI1_HC96 0x400f4160
#define CYREG_UDB_DSI1_HC97 0x400f4161
#define CYREG_UDB_DSI1_HC98 0x400f4162
#define CYREG_UDB_DSI1_HC99 0x400f4163
#define CYREG_UDB_DSI1_HC100 0x400f4164
#define CYREG_UDB_DSI1_HC101 0x400f4165
#define CYREG_UDB_DSI1_HC102 0x400f4166
#define CYREG_UDB_DSI1_HC103 0x400f4167
#define CYREG_UDB_DSI1_HC104 0x400f4168
#define CYREG_UDB_DSI1_HC105 0x400f4169
#define CYREG_UDB_DSI1_HC106 0x400f416a
#define CYREG_UDB_DSI1_HC107 0x400f416b
#define CYREG_UDB_DSI1_HC108 0x400f416c
#define CYREG_UDB_DSI1_HC109 0x400f416d
#define CYREG_UDB_DSI1_HC110 0x400f416e
#define CYREG_UDB_DSI1_HC111 0x400f416f
#define CYREG_UDB_DSI1_HC112 0x400f4170
#define CYREG_UDB_DSI1_HC113 0x400f4171
#define CYREG_UDB_DSI1_HC114 0x400f4172
#define CYREG_UDB_DSI1_HC115 0x400f4173
#define CYREG_UDB_DSI1_HC116 0x400f4174
#define CYREG_UDB_DSI1_HC117 0x400f4175
#define CYREG_UDB_DSI1_HC118 0x400f4176
#define CYREG_UDB_DSI1_HC119 0x400f4177
#define CYREG_UDB_DSI1_HC120 0x400f4178
#define CYREG_UDB_DSI1_HC121 0x400f4179
#define CYREG_UDB_DSI1_HC122 0x400f417a
#define CYREG_UDB_DSI1_HC123 0x400f417b
#define CYREG_UDB_DSI1_HC124 0x400f417c
#define CYREG_UDB_DSI1_HC125 0x400f417d
#define CYREG_UDB_DSI1_HC126 0x400f417e
#define CYREG_UDB_DSI1_HC127 0x400f417f
#define CYREG_UDB_DSI1_HV_L0 0x400f4180
#define CYREG_UDB_DSI1_HV_L1 0x400f4181
#define CYREG_UDB_DSI1_HV_L2 0x400f4182
#define CYREG_UDB_DSI1_HV_L3 0x400f4183
#define CYREG_UDB_DSI1_HV_L4 0x400f4184
#define CYREG_UDB_DSI1_HV_L5 0x400f4185
#define CYREG_UDB_DSI1_HV_L6 0x400f4186
#define CYREG_UDB_DSI1_HV_L7 0x400f4187
#define CYREG_UDB_DSI1_HV_L8 0x400f4188
#define CYREG_UDB_DSI1_HV_L9 0x400f4189
#define CYREG_UDB_DSI1_HV_L10 0x400f418a
#define CYREG_UDB_DSI1_HV_L11 0x400f418b
#define CYREG_UDB_DSI1_HV_L12 0x400f418c
#define CYREG_UDB_DSI1_HV_L13 0x400f418d
#define CYREG_UDB_DSI1_HV_L14 0x400f418e
#define CYREG_UDB_DSI1_HV_L15 0x400f418f
#define CYREG_UDB_DSI1_HS0 0x400f4190
#define CYREG_UDB_DSI1_HS1 0x400f4191
#define CYREG_UDB_DSI1_HS2 0x400f4192
#define CYREG_UDB_DSI1_HS3 0x400f4193
#define CYREG_UDB_DSI1_HS4 0x400f4194
#define CYREG_UDB_DSI1_HS5 0x400f4195
#define CYREG_UDB_DSI1_HS6 0x400f4196
#define CYREG_UDB_DSI1_HS7 0x400f4197
#define CYREG_UDB_DSI1_HS8 0x400f4198
#define CYREG_UDB_DSI1_HS9 0x400f4199
#define CYREG_UDB_DSI1_HS10 0x400f419a
#define CYREG_UDB_DSI1_HS11 0x400f419b
#define CYREG_UDB_DSI1_HS12 0x400f419c
#define CYREG_UDB_DSI1_HS13 0x400f419d
#define CYREG_UDB_DSI1_HS14 0x400f419e
#define CYREG_UDB_DSI1_HS15 0x400f419f
#define CYREG_UDB_DSI1_HS16 0x400f41a0
#define CYREG_UDB_DSI1_HS17 0x400f41a1
#define CYREG_UDB_DSI1_HS18 0x400f41a2
#define CYREG_UDB_DSI1_HS19 0x400f41a3
#define CYREG_UDB_DSI1_HS20 0x400f41a4
#define CYREG_UDB_DSI1_HS21 0x400f41a5
#define CYREG_UDB_DSI1_HS22 0x400f41a6
#define CYREG_UDB_DSI1_HS23 0x400f41a7
#define CYREG_UDB_DSI1_HV_R0 0x400f41a8
#define CYREG_UDB_DSI1_HV_R1 0x400f41a9
#define CYREG_UDB_DSI1_HV_R2 0x400f41aa
#define CYREG_UDB_DSI1_HV_R3 0x400f41ab
#define CYREG_UDB_DSI1_HV_R4 0x400f41ac
#define CYREG_UDB_DSI1_HV_R5 0x400f41ad
#define CYREG_UDB_DSI1_HV_R6 0x400f41ae
#define CYREG_UDB_DSI1_HV_R7 0x400f41af
#define CYREG_UDB_DSI1_HV_R8 0x400f41b0
#define CYREG_UDB_DSI1_HV_R9 0x400f41b1
#define CYREG_UDB_DSI1_HV_R10 0x400f41b2
#define CYREG_UDB_DSI1_HV_R11 0x400f41b3
#define CYREG_UDB_DSI1_HV_R12 0x400f41b4
#define CYREG_UDB_DSI1_HV_R13 0x400f41b5
#define CYREG_UDB_DSI1_HV_R14 0x400f41b6
#define CYREG_UDB_DSI1_HV_R15 0x400f41b7
#define CYREG_UDB_DSI1_DSIINP0 0x400f41c0
#define CYREG_UDB_DSI1_DSIINP1 0x400f41c2
#define CYREG_UDB_DSI1_DSIINP2 0x400f41c4
#define CYREG_UDB_DSI1_DSIINP3 0x400f41c6
#define CYREG_UDB_DSI1_DSIINP4 0x400f41c8
#define CYREG_UDB_DSI1_DSIINP5 0x400f41ca
#define CYREG_UDB_DSI1_DSIOUTP0 0x400f41cc
#define CYREG_UDB_DSI1_DSIOUTP1 0x400f41ce
#define CYREG_UDB_DSI1_DSIOUTP2 0x400f41d0
#define CYREG_UDB_DSI1_DSIOUTP3 0x400f41d2
#define CYREG_UDB_DSI1_DSIOUTT0 0x400f41d4
#define CYREG_UDB_DSI1_DSIOUTT1 0x400f41d6
#define CYREG_UDB_DSI1_DSIOUTT2 0x400f41d8
#define CYREG_UDB_DSI1_DSIOUTT3 0x400f41da
#define CYREG_UDB_DSI1_DSIOUTT4 0x400f41dc
#define CYREG_UDB_DSI1_DSIOUTT5 0x400f41de
#define CYREG_UDB_DSI1_VS0 0x400f41e0
#define CYREG_UDB_DSI1_VS1 0x400f41e2
#define CYREG_UDB_DSI1_VS2 0x400f41e4
#define CYREG_UDB_DSI1_VS3 0x400f41e6
#define CYREG_UDB_DSI1_VS4 0x400f41e8
#define CYREG_UDB_DSI1_VS5 0x400f41ea
#define CYREG_UDB_DSI1_VS6 0x400f41ec
#define CYREG_UDB_DSI1_VS7 0x400f41ee
#define CYDEV_UDB_DSI2_BASE 0x400f4200
#define CYDEV_UDB_DSI2_SIZE 0x00000100
#define CYREG_UDB_DSI2_HC0 0x400f4200
#define CYREG_UDB_DSI2_HC1 0x400f4201
#define CYREG_UDB_DSI2_HC2 0x400f4202
#define CYREG_UDB_DSI2_HC3 0x400f4203
#define CYREG_UDB_DSI2_HC4 0x400f4204
#define CYREG_UDB_DSI2_HC5 0x400f4205
#define CYREG_UDB_DSI2_HC6 0x400f4206
#define CYREG_UDB_DSI2_HC7 0x400f4207
#define CYREG_UDB_DSI2_HC8 0x400f4208
#define CYREG_UDB_DSI2_HC9 0x400f4209
#define CYREG_UDB_DSI2_HC10 0x400f420a
#define CYREG_UDB_DSI2_HC11 0x400f420b
#define CYREG_UDB_DSI2_HC12 0x400f420c
#define CYREG_UDB_DSI2_HC13 0x400f420d
#define CYREG_UDB_DSI2_HC14 0x400f420e
#define CYREG_UDB_DSI2_HC15 0x400f420f
#define CYREG_UDB_DSI2_HC16 0x400f4210
#define CYREG_UDB_DSI2_HC17 0x400f4211
#define CYREG_UDB_DSI2_HC18 0x400f4212
#define CYREG_UDB_DSI2_HC19 0x400f4213
#define CYREG_UDB_DSI2_HC20 0x400f4214
#define CYREG_UDB_DSI2_HC21 0x400f4215
#define CYREG_UDB_DSI2_HC22 0x400f4216
#define CYREG_UDB_DSI2_HC23 0x400f4217
#define CYREG_UDB_DSI2_HC24 0x400f4218
#define CYREG_UDB_DSI2_HC25 0x400f4219
#define CYREG_UDB_DSI2_HC26 0x400f421a
#define CYREG_UDB_DSI2_HC27 0x400f421b
#define CYREG_UDB_DSI2_HC28 0x400f421c
#define CYREG_UDB_DSI2_HC29 0x400f421d
#define CYREG_UDB_DSI2_HC30 0x400f421e
#define CYREG_UDB_DSI2_HC31 0x400f421f
#define CYREG_UDB_DSI2_HC32 0x400f4220
#define CYREG_UDB_DSI2_HC33 0x400f4221
#define CYREG_UDB_DSI2_HC34 0x400f4222
#define CYREG_UDB_DSI2_HC35 0x400f4223
#define CYREG_UDB_DSI2_HC36 0x400f4224
#define CYREG_UDB_DSI2_HC37 0x400f4225
#define CYREG_UDB_DSI2_HC38 0x400f4226
#define CYREG_UDB_DSI2_HC39 0x400f4227
#define CYREG_UDB_DSI2_HC40 0x400f4228
#define CYREG_UDB_DSI2_HC41 0x400f4229
#define CYREG_UDB_DSI2_HC42 0x400f422a
#define CYREG_UDB_DSI2_HC43 0x400f422b
#define CYREG_UDB_DSI2_HC44 0x400f422c
#define CYREG_UDB_DSI2_HC45 0x400f422d
#define CYREG_UDB_DSI2_HC46 0x400f422e
#define CYREG_UDB_DSI2_HC47 0x400f422f
#define CYREG_UDB_DSI2_HC48 0x400f4230
#define CYREG_UDB_DSI2_HC49 0x400f4231
#define CYREG_UDB_DSI2_HC50 0x400f4232
#define CYREG_UDB_DSI2_HC51 0x400f4233
#define CYREG_UDB_DSI2_HC52 0x400f4234
#define CYREG_UDB_DSI2_HC53 0x400f4235
#define CYREG_UDB_DSI2_HC54 0x400f4236
#define CYREG_UDB_DSI2_HC55 0x400f4237
#define CYREG_UDB_DSI2_HC56 0x400f4238
#define CYREG_UDB_DSI2_HC57 0x400f4239
#define CYREG_UDB_DSI2_HC58 0x400f423a
#define CYREG_UDB_DSI2_HC59 0x400f423b
#define CYREG_UDB_DSI2_HC60 0x400f423c
#define CYREG_UDB_DSI2_HC61 0x400f423d
#define CYREG_UDB_DSI2_HC62 0x400f423e
#define CYREG_UDB_DSI2_HC63 0x400f423f
#define CYREG_UDB_DSI2_HC64 0x400f4240
#define CYREG_UDB_DSI2_HC65 0x400f4241
#define CYREG_UDB_DSI2_HC66 0x400f4242
#define CYREG_UDB_DSI2_HC67 0x400f4243
#define CYREG_UDB_DSI2_HC68 0x400f4244
#define CYREG_UDB_DSI2_HC69 0x400f4245
#define CYREG_UDB_DSI2_HC70 0x400f4246
#define CYREG_UDB_DSI2_HC71 0x400f4247
#define CYREG_UDB_DSI2_HC72 0x400f4248
#define CYREG_UDB_DSI2_HC73 0x400f4249
#define CYREG_UDB_DSI2_HC74 0x400f424a
#define CYREG_UDB_DSI2_HC75 0x400f424b
#define CYREG_UDB_DSI2_HC76 0x400f424c
#define CYREG_UDB_DSI2_HC77 0x400f424d
#define CYREG_UDB_DSI2_HC78 0x400f424e
#define CYREG_UDB_DSI2_HC79 0x400f424f
#define CYREG_UDB_DSI2_HC80 0x400f4250
#define CYREG_UDB_DSI2_HC81 0x400f4251
#define CYREG_UDB_DSI2_HC82 0x400f4252
#define CYREG_UDB_DSI2_HC83 0x400f4253
#define CYREG_UDB_DSI2_HC84 0x400f4254
#define CYREG_UDB_DSI2_HC85 0x400f4255
#define CYREG_UDB_DSI2_HC86 0x400f4256
#define CYREG_UDB_DSI2_HC87 0x400f4257
#define CYREG_UDB_DSI2_HC88 0x400f4258
#define CYREG_UDB_DSI2_HC89 0x400f4259
#define CYREG_UDB_DSI2_HC90 0x400f425a
#define CYREG_UDB_DSI2_HC91 0x400f425b
#define CYREG_UDB_DSI2_HC92 0x400f425c
#define CYREG_UDB_DSI2_HC93 0x400f425d
#define CYREG_UDB_DSI2_HC94 0x400f425e
#define CYREG_UDB_DSI2_HC95 0x400f425f
#define CYREG_UDB_DSI2_HC96 0x400f4260
#define CYREG_UDB_DSI2_HC97 0x400f4261
#define CYREG_UDB_DSI2_HC98 0x400f4262
#define CYREG_UDB_DSI2_HC99 0x400f4263
#define CYREG_UDB_DSI2_HC100 0x400f4264
#define CYREG_UDB_DSI2_HC101 0x400f4265
#define CYREG_UDB_DSI2_HC102 0x400f4266
#define CYREG_UDB_DSI2_HC103 0x400f4267
#define CYREG_UDB_DSI2_HC104 0x400f4268
#define CYREG_UDB_DSI2_HC105 0x400f4269
#define CYREG_UDB_DSI2_HC106 0x400f426a
#define CYREG_UDB_DSI2_HC107 0x400f426b
#define CYREG_UDB_DSI2_HC108 0x400f426c
#define CYREG_UDB_DSI2_HC109 0x400f426d
#define CYREG_UDB_DSI2_HC110 0x400f426e
#define CYREG_UDB_DSI2_HC111 0x400f426f
#define CYREG_UDB_DSI2_HC112 0x400f4270
#define CYREG_UDB_DSI2_HC113 0x400f4271
#define CYREG_UDB_DSI2_HC114 0x400f4272
#define CYREG_UDB_DSI2_HC115 0x400f4273
#define CYREG_UDB_DSI2_HC116 0x400f4274
#define CYREG_UDB_DSI2_HC117 0x400f4275
#define CYREG_UDB_DSI2_HC118 0x400f4276
#define CYREG_UDB_DSI2_HC119 0x400f4277
#define CYREG_UDB_DSI2_HC120 0x400f4278
#define CYREG_UDB_DSI2_HC121 0x400f4279
#define CYREG_UDB_DSI2_HC122 0x400f427a
#define CYREG_UDB_DSI2_HC123 0x400f427b
#define CYREG_UDB_DSI2_HC124 0x400f427c
#define CYREG_UDB_DSI2_HC125 0x400f427d
#define CYREG_UDB_DSI2_HC126 0x400f427e
#define CYREG_UDB_DSI2_HC127 0x400f427f
#define CYREG_UDB_DSI2_HV_L0 0x400f4280
#define CYREG_UDB_DSI2_HV_L1 0x400f4281
#define CYREG_UDB_DSI2_HV_L2 0x400f4282
#define CYREG_UDB_DSI2_HV_L3 0x400f4283
#define CYREG_UDB_DSI2_HV_L4 0x400f4284
#define CYREG_UDB_DSI2_HV_L5 0x400f4285
#define CYREG_UDB_DSI2_HV_L6 0x400f4286
#define CYREG_UDB_DSI2_HV_L7 0x400f4287
#define CYREG_UDB_DSI2_HV_L8 0x400f4288
#define CYREG_UDB_DSI2_HV_L9 0x400f4289
#define CYREG_UDB_DSI2_HV_L10 0x400f428a
#define CYREG_UDB_DSI2_HV_L11 0x400f428b
#define CYREG_UDB_DSI2_HV_L12 0x400f428c
#define CYREG_UDB_DSI2_HV_L13 0x400f428d
#define CYREG_UDB_DSI2_HV_L14 0x400f428e
#define CYREG_UDB_DSI2_HV_L15 0x400f428f
#define CYREG_UDB_DSI2_HS0 0x400f4290
#define CYREG_UDB_DSI2_HS1 0x400f4291
#define CYREG_UDB_DSI2_HS2 0x400f4292
#define CYREG_UDB_DSI2_HS3 0x400f4293
#define CYREG_UDB_DSI2_HS4 0x400f4294
#define CYREG_UDB_DSI2_HS5 0x400f4295
#define CYREG_UDB_DSI2_HS6 0x400f4296
#define CYREG_UDB_DSI2_HS7 0x400f4297
#define CYREG_UDB_DSI2_HS8 0x400f4298
#define CYREG_UDB_DSI2_HS9 0x400f4299
#define CYREG_UDB_DSI2_HS10 0x400f429a
#define CYREG_UDB_DSI2_HS11 0x400f429b
#define CYREG_UDB_DSI2_HS12 0x400f429c
#define CYREG_UDB_DSI2_HS13 0x400f429d
#define CYREG_UDB_DSI2_HS14 0x400f429e
#define CYREG_UDB_DSI2_HS15 0x400f429f
#define CYREG_UDB_DSI2_HS16 0x400f42a0
#define CYREG_UDB_DSI2_HS17 0x400f42a1
#define CYREG_UDB_DSI2_HS18 0x400f42a2
#define CYREG_UDB_DSI2_HS19 0x400f42a3
#define CYREG_UDB_DSI2_HS20 0x400f42a4
#define CYREG_UDB_DSI2_HS21 0x400f42a5
#define CYREG_UDB_DSI2_HS22 0x400f42a6
#define CYREG_UDB_DSI2_HS23 0x400f42a7
#define CYREG_UDB_DSI2_HV_R0 0x400f42a8
#define CYREG_UDB_DSI2_HV_R1 0x400f42a9
#define CYREG_UDB_DSI2_HV_R2 0x400f42aa
#define CYREG_UDB_DSI2_HV_R3 0x400f42ab
#define CYREG_UDB_DSI2_HV_R4 0x400f42ac
#define CYREG_UDB_DSI2_HV_R5 0x400f42ad
#define CYREG_UDB_DSI2_HV_R6 0x400f42ae
#define CYREG_UDB_DSI2_HV_R7 0x400f42af
#define CYREG_UDB_DSI2_HV_R8 0x400f42b0
#define CYREG_UDB_DSI2_HV_R9 0x400f42b1
#define CYREG_UDB_DSI2_HV_R10 0x400f42b2
#define CYREG_UDB_DSI2_HV_R11 0x400f42b3
#define CYREG_UDB_DSI2_HV_R12 0x400f42b4
#define CYREG_UDB_DSI2_HV_R13 0x400f42b5
#define CYREG_UDB_DSI2_HV_R14 0x400f42b6
#define CYREG_UDB_DSI2_HV_R15 0x400f42b7
#define CYREG_UDB_DSI2_DSIINP0 0x400f42c0
#define CYREG_UDB_DSI2_DSIINP1 0x400f42c2
#define CYREG_UDB_DSI2_DSIINP2 0x400f42c4
#define CYREG_UDB_DSI2_DSIINP3 0x400f42c6
#define CYREG_UDB_DSI2_DSIINP4 0x400f42c8
#define CYREG_UDB_DSI2_DSIINP5 0x400f42ca
#define CYREG_UDB_DSI2_DSIOUTP0 0x400f42cc
#define CYREG_UDB_DSI2_DSIOUTP1 0x400f42ce
#define CYREG_UDB_DSI2_DSIOUTP2 0x400f42d0
#define CYREG_UDB_DSI2_DSIOUTP3 0x400f42d2
#define CYREG_UDB_DSI2_DSIOUTT0 0x400f42d4
#define CYREG_UDB_DSI2_DSIOUTT1 0x400f42d6
#define CYREG_UDB_DSI2_DSIOUTT2 0x400f42d8
#define CYREG_UDB_DSI2_DSIOUTT3 0x400f42da
#define CYREG_UDB_DSI2_DSIOUTT4 0x400f42dc
#define CYREG_UDB_DSI2_DSIOUTT5 0x400f42de
#define CYREG_UDB_DSI2_VS0 0x400f42e0
#define CYREG_UDB_DSI2_VS1 0x400f42e2
#define CYREG_UDB_DSI2_VS2 0x400f42e4
#define CYREG_UDB_DSI2_VS3 0x400f42e6
#define CYREG_UDB_DSI2_VS4 0x400f42e8
#define CYREG_UDB_DSI2_VS5 0x400f42ea
#define CYREG_UDB_DSI2_VS6 0x400f42ec
#define CYREG_UDB_DSI2_VS7 0x400f42ee
#define CYDEV_UDB_DSI3_BASE 0x400f4300
#define CYDEV_UDB_DSI3_SIZE 0x00000100
#define CYREG_UDB_DSI3_HC0 0x400f4300
#define CYREG_UDB_DSI3_HC1 0x400f4301
#define CYREG_UDB_DSI3_HC2 0x400f4302
#define CYREG_UDB_DSI3_HC3 0x400f4303
#define CYREG_UDB_DSI3_HC4 0x400f4304
#define CYREG_UDB_DSI3_HC5 0x400f4305
#define CYREG_UDB_DSI3_HC6 0x400f4306
#define CYREG_UDB_DSI3_HC7 0x400f4307
#define CYREG_UDB_DSI3_HC8 0x400f4308
#define CYREG_UDB_DSI3_HC9 0x400f4309
#define CYREG_UDB_DSI3_HC10 0x400f430a
#define CYREG_UDB_DSI3_HC11 0x400f430b
#define CYREG_UDB_DSI3_HC12 0x400f430c
#define CYREG_UDB_DSI3_HC13 0x400f430d
#define CYREG_UDB_DSI3_HC14 0x400f430e
#define CYREG_UDB_DSI3_HC15 0x400f430f
#define CYREG_UDB_DSI3_HC16 0x400f4310
#define CYREG_UDB_DSI3_HC17 0x400f4311
#define CYREG_UDB_DSI3_HC18 0x400f4312
#define CYREG_UDB_DSI3_HC19 0x400f4313
#define CYREG_UDB_DSI3_HC20 0x400f4314
#define CYREG_UDB_DSI3_HC21 0x400f4315
#define CYREG_UDB_DSI3_HC22 0x400f4316
#define CYREG_UDB_DSI3_HC23 0x400f4317
#define CYREG_UDB_DSI3_HC24 0x400f4318
#define CYREG_UDB_DSI3_HC25 0x400f4319
#define CYREG_UDB_DSI3_HC26 0x400f431a
#define CYREG_UDB_DSI3_HC27 0x400f431b
#define CYREG_UDB_DSI3_HC28 0x400f431c
#define CYREG_UDB_DSI3_HC29 0x400f431d
#define CYREG_UDB_DSI3_HC30 0x400f431e
#define CYREG_UDB_DSI3_HC31 0x400f431f
#define CYREG_UDB_DSI3_HC32 0x400f4320
#define CYREG_UDB_DSI3_HC33 0x400f4321
#define CYREG_UDB_DSI3_HC34 0x400f4322
#define CYREG_UDB_DSI3_HC35 0x400f4323
#define CYREG_UDB_DSI3_HC36 0x400f4324
#define CYREG_UDB_DSI3_HC37 0x400f4325
#define CYREG_UDB_DSI3_HC38 0x400f4326
#define CYREG_UDB_DSI3_HC39 0x400f4327
#define CYREG_UDB_DSI3_HC40 0x400f4328
#define CYREG_UDB_DSI3_HC41 0x400f4329
#define CYREG_UDB_DSI3_HC42 0x400f432a
#define CYREG_UDB_DSI3_HC43 0x400f432b
#define CYREG_UDB_DSI3_HC44 0x400f432c
#define CYREG_UDB_DSI3_HC45 0x400f432d
#define CYREG_UDB_DSI3_HC46 0x400f432e
#define CYREG_UDB_DSI3_HC47 0x400f432f
#define CYREG_UDB_DSI3_HC48 0x400f4330
#define CYREG_UDB_DSI3_HC49 0x400f4331
#define CYREG_UDB_DSI3_HC50 0x400f4332
#define CYREG_UDB_DSI3_HC51 0x400f4333
#define CYREG_UDB_DSI3_HC52 0x400f4334
#define CYREG_UDB_DSI3_HC53 0x400f4335
#define CYREG_UDB_DSI3_HC54 0x400f4336
#define CYREG_UDB_DSI3_HC55 0x400f4337
#define CYREG_UDB_DSI3_HC56 0x400f4338
#define CYREG_UDB_DSI3_HC57 0x400f4339
#define CYREG_UDB_DSI3_HC58 0x400f433a
#define CYREG_UDB_DSI3_HC59 0x400f433b
#define CYREG_UDB_DSI3_HC60 0x400f433c
#define CYREG_UDB_DSI3_HC61 0x400f433d
#define CYREG_UDB_DSI3_HC62 0x400f433e
#define CYREG_UDB_DSI3_HC63 0x400f433f
#define CYREG_UDB_DSI3_HC64 0x400f4340
#define CYREG_UDB_DSI3_HC65 0x400f4341
#define CYREG_UDB_DSI3_HC66 0x400f4342
#define CYREG_UDB_DSI3_HC67 0x400f4343
#define CYREG_UDB_DSI3_HC68 0x400f4344
#define CYREG_UDB_DSI3_HC69 0x400f4345
#define CYREG_UDB_DSI3_HC70 0x400f4346
#define CYREG_UDB_DSI3_HC71 0x400f4347
#define CYREG_UDB_DSI3_HC72 0x400f4348
#define CYREG_UDB_DSI3_HC73 0x400f4349
#define CYREG_UDB_DSI3_HC74 0x400f434a
#define CYREG_UDB_DSI3_HC75 0x400f434b
#define CYREG_UDB_DSI3_HC76 0x400f434c
#define CYREG_UDB_DSI3_HC77 0x400f434d
#define CYREG_UDB_DSI3_HC78 0x400f434e
#define CYREG_UDB_DSI3_HC79 0x400f434f
#define CYREG_UDB_DSI3_HC80 0x400f4350
#define CYREG_UDB_DSI3_HC81 0x400f4351
#define CYREG_UDB_DSI3_HC82 0x400f4352
#define CYREG_UDB_DSI3_HC83 0x400f4353
#define CYREG_UDB_DSI3_HC84 0x400f4354
#define CYREG_UDB_DSI3_HC85 0x400f4355
#define CYREG_UDB_DSI3_HC86 0x400f4356
#define CYREG_UDB_DSI3_HC87 0x400f4357
#define CYREG_UDB_DSI3_HC88 0x400f4358
#define CYREG_UDB_DSI3_HC89 0x400f4359
#define CYREG_UDB_DSI3_HC90 0x400f435a
#define CYREG_UDB_DSI3_HC91 0x400f435b
#define CYREG_UDB_DSI3_HC92 0x400f435c
#define CYREG_UDB_DSI3_HC93 0x400f435d
#define CYREG_UDB_DSI3_HC94 0x400f435e
#define CYREG_UDB_DSI3_HC95 0x400f435f
#define CYREG_UDB_DSI3_HC96 0x400f4360
#define CYREG_UDB_DSI3_HC97 0x400f4361
#define CYREG_UDB_DSI3_HC98 0x400f4362
#define CYREG_UDB_DSI3_HC99 0x400f4363
#define CYREG_UDB_DSI3_HC100 0x400f4364
#define CYREG_UDB_DSI3_HC101 0x400f4365
#define CYREG_UDB_DSI3_HC102 0x400f4366
#define CYREG_UDB_DSI3_HC103 0x400f4367
#define CYREG_UDB_DSI3_HC104 0x400f4368
#define CYREG_UDB_DSI3_HC105 0x400f4369
#define CYREG_UDB_DSI3_HC106 0x400f436a
#define CYREG_UDB_DSI3_HC107 0x400f436b
#define CYREG_UDB_DSI3_HC108 0x400f436c
#define CYREG_UDB_DSI3_HC109 0x400f436d
#define CYREG_UDB_DSI3_HC110 0x400f436e
#define CYREG_UDB_DSI3_HC111 0x400f436f
#define CYREG_UDB_DSI3_HC112 0x400f4370
#define CYREG_UDB_DSI3_HC113 0x400f4371
#define CYREG_UDB_DSI3_HC114 0x400f4372
#define CYREG_UDB_DSI3_HC115 0x400f4373
#define CYREG_UDB_DSI3_HC116 0x400f4374
#define CYREG_UDB_DSI3_HC117 0x400f4375
#define CYREG_UDB_DSI3_HC118 0x400f4376
#define CYREG_UDB_DSI3_HC119 0x400f4377
#define CYREG_UDB_DSI3_HC120 0x400f4378
#define CYREG_UDB_DSI3_HC121 0x400f4379
#define CYREG_UDB_DSI3_HC122 0x400f437a
#define CYREG_UDB_DSI3_HC123 0x400f437b
#define CYREG_UDB_DSI3_HC124 0x400f437c
#define CYREG_UDB_DSI3_HC125 0x400f437d
#define CYREG_UDB_DSI3_HC126 0x400f437e
#define CYREG_UDB_DSI3_HC127 0x400f437f
#define CYREG_UDB_DSI3_HV_L0 0x400f4380
#define CYREG_UDB_DSI3_HV_L1 0x400f4381
#define CYREG_UDB_DSI3_HV_L2 0x400f4382
#define CYREG_UDB_DSI3_HV_L3 0x400f4383
#define CYREG_UDB_DSI3_HV_L4 0x400f4384
#define CYREG_UDB_DSI3_HV_L5 0x400f4385
#define CYREG_UDB_DSI3_HV_L6 0x400f4386
#define CYREG_UDB_DSI3_HV_L7 0x400f4387
#define CYREG_UDB_DSI3_HV_L8 0x400f4388
#define CYREG_UDB_DSI3_HV_L9 0x400f4389
#define CYREG_UDB_DSI3_HV_L10 0x400f438a
#define CYREG_UDB_DSI3_HV_L11 0x400f438b
#define CYREG_UDB_DSI3_HV_L12 0x400f438c
#define CYREG_UDB_DSI3_HV_L13 0x400f438d
#define CYREG_UDB_DSI3_HV_L14 0x400f438e
#define CYREG_UDB_DSI3_HV_L15 0x400f438f
#define CYREG_UDB_DSI3_HS0 0x400f4390
#define CYREG_UDB_DSI3_HS1 0x400f4391
#define CYREG_UDB_DSI3_HS2 0x400f4392
#define CYREG_UDB_DSI3_HS3 0x400f4393
#define CYREG_UDB_DSI3_HS4 0x400f4394
#define CYREG_UDB_DSI3_HS5 0x400f4395
#define CYREG_UDB_DSI3_HS6 0x400f4396
#define CYREG_UDB_DSI3_HS7 0x400f4397
#define CYREG_UDB_DSI3_HS8 0x400f4398
#define CYREG_UDB_DSI3_HS9 0x400f4399
#define CYREG_UDB_DSI3_HS10 0x400f439a
#define CYREG_UDB_DSI3_HS11 0x400f439b
#define CYREG_UDB_DSI3_HS12 0x400f439c
#define CYREG_UDB_DSI3_HS13 0x400f439d
#define CYREG_UDB_DSI3_HS14 0x400f439e
#define CYREG_UDB_DSI3_HS15 0x400f439f
#define CYREG_UDB_DSI3_HS16 0x400f43a0
#define CYREG_UDB_DSI3_HS17 0x400f43a1
#define CYREG_UDB_DSI3_HS18 0x400f43a2
#define CYREG_UDB_DSI3_HS19 0x400f43a3
#define CYREG_UDB_DSI3_HS20 0x400f43a4
#define CYREG_UDB_DSI3_HS21 0x400f43a5
#define CYREG_UDB_DSI3_HS22 0x400f43a6
#define CYREG_UDB_DSI3_HS23 0x400f43a7
#define CYREG_UDB_DSI3_HV_R0 0x400f43a8
#define CYREG_UDB_DSI3_HV_R1 0x400f43a9
#define CYREG_UDB_DSI3_HV_R2 0x400f43aa
#define CYREG_UDB_DSI3_HV_R3 0x400f43ab
#define CYREG_UDB_DSI3_HV_R4 0x400f43ac
#define CYREG_UDB_DSI3_HV_R5 0x400f43ad
#define CYREG_UDB_DSI3_HV_R6 0x400f43ae
#define CYREG_UDB_DSI3_HV_R7 0x400f43af
#define CYREG_UDB_DSI3_HV_R8 0x400f43b0
#define CYREG_UDB_DSI3_HV_R9 0x400f43b1
#define CYREG_UDB_DSI3_HV_R10 0x400f43b2
#define CYREG_UDB_DSI3_HV_R11 0x400f43b3
#define CYREG_UDB_DSI3_HV_R12 0x400f43b4
#define CYREG_UDB_DSI3_HV_R13 0x400f43b5
#define CYREG_UDB_DSI3_HV_R14 0x400f43b6
#define CYREG_UDB_DSI3_HV_R15 0x400f43b7
#define CYREG_UDB_DSI3_DSIINP0 0x400f43c0
#define CYREG_UDB_DSI3_DSIINP1 0x400f43c2
#define CYREG_UDB_DSI3_DSIINP2 0x400f43c4
#define CYREG_UDB_DSI3_DSIINP3 0x400f43c6
#define CYREG_UDB_DSI3_DSIINP4 0x400f43c8
#define CYREG_UDB_DSI3_DSIINP5 0x400f43ca
#define CYREG_UDB_DSI3_DSIOUTP0 0x400f43cc
#define CYREG_UDB_DSI3_DSIOUTP1 0x400f43ce
#define CYREG_UDB_DSI3_DSIOUTP2 0x400f43d0
#define CYREG_UDB_DSI3_DSIOUTP3 0x400f43d2
#define CYREG_UDB_DSI3_DSIOUTT0 0x400f43d4
#define CYREG_UDB_DSI3_DSIOUTT1 0x400f43d6
#define CYREG_UDB_DSI3_DSIOUTT2 0x400f43d8
#define CYREG_UDB_DSI3_DSIOUTT3 0x400f43da
#define CYREG_UDB_DSI3_DSIOUTT4 0x400f43dc
#define CYREG_UDB_DSI3_DSIOUTT5 0x400f43de
#define CYREG_UDB_DSI3_VS0 0x400f43e0
#define CYREG_UDB_DSI3_VS1 0x400f43e2
#define CYREG_UDB_DSI3_VS2 0x400f43e4
#define CYREG_UDB_DSI3_VS3 0x400f43e6
#define CYREG_UDB_DSI3_VS4 0x400f43e8
#define CYREG_UDB_DSI3_VS5 0x400f43ea
#define CYREG_UDB_DSI3_VS6 0x400f43ec
#define CYREG_UDB_DSI3_VS7 0x400f43ee
#define CYDEV_UDB_PA0_BASE 0x400f5000
#define CYDEV_UDB_PA0_SIZE 0x00000010
#define CYREG_UDB_PA0_CFG0 0x400f5000
#define CYREG_UDB_PA0_CFG1 0x400f5001
#define CYREG_UDB_PA0_CFG2 0x400f5002
#define CYREG_UDB_PA0_CFG3 0x400f5003
#define CYREG_UDB_PA0_CFG4 0x400f5004
#define CYREG_UDB_PA0_CFG5 0x400f5005
#define CYREG_UDB_PA0_CFG6 0x400f5006
#define CYREG_UDB_PA0_CFG7 0x400f5007
#define CYREG_UDB_PA0_CFG8 0x400f5008
#define CYREG_UDB_PA0_CFG9 0x400f5009
#define CYREG_UDB_PA0_CFG10 0x400f500a
#define CYREG_UDB_PA0_CFG11 0x400f500b
#define CYREG_UDB_PA0_CFG12 0x400f500c
#define CYREG_UDB_PA0_CFG13 0x400f500d
#define CYREG_UDB_PA0_CFG14 0x400f500e
#define CYDEV_UDB_PA1_BASE 0x400f5010
#define CYDEV_UDB_PA1_SIZE 0x00000010
#define CYREG_UDB_PA1_CFG0 0x400f5010
#define CYREG_UDB_PA1_CFG1 0x400f5011
#define CYREG_UDB_PA1_CFG2 0x400f5012
#define CYREG_UDB_PA1_CFG3 0x400f5013
#define CYREG_UDB_PA1_CFG4 0x400f5014
#define CYREG_UDB_PA1_CFG5 0x400f5015
#define CYREG_UDB_PA1_CFG6 0x400f5016
#define CYREG_UDB_PA1_CFG7 0x400f5017
#define CYREG_UDB_PA1_CFG8 0x400f5018
#define CYREG_UDB_PA1_CFG9 0x400f5019
#define CYREG_UDB_PA1_CFG10 0x400f501a
#define CYREG_UDB_PA1_CFG11 0x400f501b
#define CYREG_UDB_PA1_CFG12 0x400f501c
#define CYREG_UDB_PA1_CFG13 0x400f501d
#define CYREG_UDB_PA1_CFG14 0x400f501e
#define CYDEV_UDB_PA2_BASE 0x400f5020
#define CYDEV_UDB_PA2_SIZE 0x00000010
#define CYREG_UDB_PA2_CFG0 0x400f5020
#define CYREG_UDB_PA2_CFG1 0x400f5021
#define CYREG_UDB_PA2_CFG2 0x400f5022
#define CYREG_UDB_PA2_CFG3 0x400f5023
#define CYREG_UDB_PA2_CFG4 0x400f5024
#define CYREG_UDB_PA2_CFG5 0x400f5025
#define CYREG_UDB_PA2_CFG6 0x400f5026
#define CYREG_UDB_PA2_CFG7 0x400f5027
#define CYREG_UDB_PA2_CFG8 0x400f5028
#define CYREG_UDB_PA2_CFG9 0x400f5029
#define CYREG_UDB_PA2_CFG10 0x400f502a
#define CYREG_UDB_PA2_CFG11 0x400f502b
#define CYREG_UDB_PA2_CFG12 0x400f502c
#define CYREG_UDB_PA2_CFG13 0x400f502d
#define CYREG_UDB_PA2_CFG14 0x400f502e
#define CYDEV_UDB_PA3_BASE 0x400f5030
#define CYDEV_UDB_PA3_SIZE 0x00000010
#define CYREG_UDB_PA3_CFG0 0x400f5030
#define CYREG_UDB_PA3_CFG1 0x400f5031
#define CYREG_UDB_PA3_CFG2 0x400f5032
#define CYREG_UDB_PA3_CFG3 0x400f5033
#define CYREG_UDB_PA3_CFG4 0x400f5034
#define CYREG_UDB_PA3_CFG5 0x400f5035
#define CYREG_UDB_PA3_CFG6 0x400f5036
#define CYREG_UDB_PA3_CFG7 0x400f5037
#define CYREG_UDB_PA3_CFG8 0x400f5038
#define CYREG_UDB_PA3_CFG9 0x400f5039
#define CYREG_UDB_PA3_CFG10 0x400f503a
#define CYREG_UDB_PA3_CFG11 0x400f503b
#define CYREG_UDB_PA3_CFG12 0x400f503c
#define CYREG_UDB_PA3_CFG13 0x400f503d
#define CYREG_UDB_PA3_CFG14 0x400f503e
#define CYDEV_UDB_BCTL0_BASE 0x400f6000
#define CYDEV_UDB_BCTL0_SIZE 0x00001000
#define CYREG_UDB_BCTL0_DRV 0x400f6000
#define CYREG_UDB_BCTL0_MDCLK_EN 0x400f6001
#define CYREG_UDB_BCTL0_MBCLK_EN 0x400f6002
#define CYREG_UDB_BCTL0_BOTSEL_L 0x400f6008
#define CYREG_UDB_BCTL0_BOTSEL_U 0x400f6009
#define CYREG_UDB_BCTL0_TOPSEL_L 0x400f600a
#define CYREG_UDB_BCTL0_TOPSEL_U 0x400f600b
#define CYREG_UDB_BCTL0_QCLK_EN0 0x400f6010
#define CYREG_UDB_BCTL0_QCLK_EN1 0x400f6012
#define CYREG_UDB_BCTL0_QCLK_EN2 0x400f6014
#define CYREG_UDB_BCTL0_QCLK_EN3 0x400f6016
#define CYDEV_UDB_UDBIF_BASE 0x400f7000
#define CYDEV_UDB_UDBIF_SIZE 0x00001000
#define CYREG_UDB_UDBIF_BANK_CTL 0x400f7000
#define CYREG_UDB_UDBIF_WAIT_CFG 0x400f7001
#define CYREG_UDB_UDBIF_INT_CLK_CTL 0x400f701c
#define CYREG_UDB_INT_CFG 0x400f8000
#define CYDEV_CPUSS_BASE 0x40100000
#define CYDEV_CPUSS_SIZE 0x00001000
#define CYREG_CPUSS_CONFIG 0x40100000
#define CYREG_CPUSS_SYSREQ 0x40100004
#define CYREG_CPUSS_SYSARG 0x40100008
#define CYREG_CPUSS_PROTECTION 0x4010000c
#define CYREG_CPUSS_PRIV_ROM 0x40100010
#define CYREG_CPUSS_PRIV_RAM 0x40100014
#define CYREG_CPUSS_PRIV_FLASH 0x40100018
#define CYREG_CPUSS_WOUNDING 0x4010001c
#define CYREG_CPUSS_INT_SEL 0x40100020
#define CYREG_CPUSS_INT_MODE 0x40100024
#define CYREG_CPUSS_NMI_MODE 0x40100028
#define CYREG_CPUSS_FLASH_CTL 0x40100030
#define CYREG_CPUSS_ROM_CTL 0x40100034
#define CYDEV_SPCIF_BASE 0x40110000
#define CYDEV_SPCIF_SIZE 0x00010000
#define CYREG_SPCIF_GEOMETRY 0x40110000
#define CYREG_SPCIF_NVL_WR_DATA 0x4011001c
#define CYREG_SPCIF_INTR 0x401107f0
#define CYREG_SPCIF_INTR_SET 0x401107f4
#define CYREG_SPCIF_INTR_MASK 0x401107f8
#define CYREG_SPCIF_INTR_MASKED 0x401107fc
#define CYDEV_TCPWM_BASE 0x40200000
#define CYDEV_TCPWM_SIZE 0x00010000
#define CYREG_TCPWM_CTRL 0x40200000
#define CYREG_TCPWM_CMD 0x40200008
#define CYREG_TCPWM_INTR_CAUSE 0x4020000c
#define CYDEV_TCPWM_CNT0_BASE 0x40200100
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040
#define CYREG_TCPWM_CNT0_CTRL 0x40200100
#define CYREG_TCPWM_CNT0_STATUS 0x40200104
#define CYREG_TCPWM_CNT0_COUNTER 0x40200108
#define CYREG_TCPWM_CNT0_CC 0x4020010c
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40200110
#define CYREG_TCPWM_CNT0_PERIOD 0x40200114
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40200118
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40200120
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40200124
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40200128
#define CYREG_TCPWM_CNT0_INTR 0x40200130
#define CYREG_TCPWM_CNT0_INTR_SET 0x40200134
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40200138
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4020013c
#define CYDEV_TCPWM_CNT1_BASE 0x40200140
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040
#define CYREG_TCPWM_CNT1_CTRL 0x40200140
#define CYREG_TCPWM_CNT1_STATUS 0x40200144
#define CYREG_TCPWM_CNT1_COUNTER 0x40200148
#define CYREG_TCPWM_CNT1_CC 0x4020014c
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40200150
#define CYREG_TCPWM_CNT1_PERIOD 0x40200154
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40200158
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40200160
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40200164
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40200168
#define CYREG_TCPWM_CNT1_INTR 0x40200170
#define CYREG_TCPWM_CNT1_INTR_SET 0x40200174
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40200178
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4020017c
#define CYDEV_TCPWM_CNT2_BASE 0x40200180
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040
#define CYREG_TCPWM_CNT2_CTRL 0x40200180
#define CYREG_TCPWM_CNT2_STATUS 0x40200184
#define CYREG_TCPWM_CNT2_COUNTER 0x40200188
#define CYREG_TCPWM_CNT2_CC 0x4020018c
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40200190
#define CYREG_TCPWM_CNT2_PERIOD 0x40200194
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40200198
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x402001a0
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x402001a4
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x402001a8
#define CYREG_TCPWM_CNT2_INTR 0x402001b0
#define CYREG_TCPWM_CNT2_INTR_SET 0x402001b4
#define CYREG_TCPWM_CNT2_INTR_MASK 0x402001b8
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x402001bc
#define CYDEV_TCPWM_CNT3_BASE 0x402001c0
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040
#define CYREG_TCPWM_CNT3_CTRL 0x402001c0
#define CYREG_TCPWM_CNT3_STATUS 0x402001c4
#define CYREG_TCPWM_CNT3_COUNTER 0x402001c8
#define CYREG_TCPWM_CNT3_CC 0x402001cc
#define CYREG_TCPWM_CNT3_CC_BUFF 0x402001d0
#define CYREG_TCPWM_CNT3_PERIOD 0x402001d4
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x402001d8
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x402001e0
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x402001e4
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x402001e8
#define CYREG_TCPWM_CNT3_INTR 0x402001f0
#define CYREG_TCPWM_CNT3_INTR_SET 0x402001f4
#define CYREG_TCPWM_CNT3_INTR_MASK 0x402001f8
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x402001fc
#define CYDEV_SCB0_BASE 0x40240000
#define CYDEV_SCB0_SIZE 0x00010000
#define CYREG_SCB0_CTRL 0x40240000
#define CYREG_SCB0_STATUS 0x40240004
#define CYREG_SCB0_SPI_CTRL 0x40240020
#define CYREG_SCB0_SPI_STATUS 0x40240024
#define CYREG_SCB0_UART_CTRL 0x40240040
#define CYREG_SCB0_UART_TX_CTRL 0x40240044
#define CYREG_SCB0_UART_RX_CTRL 0x40240048
#define CYREG_SCB0_UART_RX_STATUS 0x4024004c
#define CYREG_SCB0_UART_FLOW_CTRL 0x40240050
#define CYREG_SCB0_I2C_CTRL 0x40240060
#define CYREG_SCB0_I2C_STATUS 0x40240064
#define CYREG_SCB0_I2C_M_CMD 0x40240068
#define CYREG_SCB0_I2C_S_CMD 0x4024006c
#define CYREG_SCB0_I2C_CFG 0x40240070
#define CYREG_SCB0_TX_CTRL 0x40240200
#define CYREG_SCB0_TX_FIFO_CTRL 0x40240204
#define CYREG_SCB0_TX_FIFO_STATUS 0x40240208
#define CYREG_SCB0_TX_FIFO_WR 0x40240240
#define CYREG_SCB0_RX_CTRL 0x40240300
#define CYREG_SCB0_RX_FIFO_CTRL 0x40240304
#define CYREG_SCB0_RX_FIFO_STATUS 0x40240308
#define CYREG_SCB0_RX_MATCH 0x40240310
#define CYREG_SCB0_RX_FIFO_RD 0x40240340
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40240344
#define CYREG_SCB0_EZ_DATA000 0x40240400
#define CYREG_SCB0_EZ_DATA001 0x40240404
#define CYREG_SCB0_EZ_DATA002 0x40240408
#define CYREG_SCB0_EZ_DATA003 0x4024040c
#define CYREG_SCB0_EZ_DATA004 0x40240410
#define CYREG_SCB0_EZ_DATA005 0x40240414
#define CYREG_SCB0_EZ_DATA006 0x40240418
#define CYREG_SCB0_EZ_DATA007 0x4024041c
#define CYREG_SCB0_EZ_DATA008 0x40240420
#define CYREG_SCB0_EZ_DATA009 0x40240424
#define CYREG_SCB0_EZ_DATA010 0x40240428
#define CYREG_SCB0_EZ_DATA011 0x4024042c
#define CYREG_SCB0_EZ_DATA012 0x40240430
#define CYREG_SCB0_EZ_DATA013 0x40240434
#define CYREG_SCB0_EZ_DATA014 0x40240438
#define CYREG_SCB0_EZ_DATA015 0x4024043c
#define CYREG_SCB0_EZ_DATA016 0x40240440
#define CYREG_SCB0_EZ_DATA017 0x40240444
#define CYREG_SCB0_EZ_DATA018 0x40240448
#define CYREG_SCB0_EZ_DATA019 0x4024044c
#define CYREG_SCB0_EZ_DATA020 0x40240450
#define CYREG_SCB0_EZ_DATA021 0x40240454
#define CYREG_SCB0_EZ_DATA022 0x40240458
#define CYREG_SCB0_EZ_DATA023 0x4024045c
#define CYREG_SCB0_EZ_DATA024 0x40240460
#define CYREG_SCB0_EZ_DATA025 0x40240464
#define CYREG_SCB0_EZ_DATA026 0x40240468
#define CYREG_SCB0_EZ_DATA027 0x4024046c
#define CYREG_SCB0_EZ_DATA028 0x40240470
#define CYREG_SCB0_EZ_DATA029 0x40240474
#define CYREG_SCB0_EZ_DATA030 0x40240478
#define CYREG_SCB0_EZ_DATA031 0x4024047c
#define CYREG_SCB0_INTR_CAUSE 0x40240e00
#define CYREG_SCB0_INTR_I2C_EC 0x40240e80
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40240e88
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40240e8c
#define CYREG_SCB0_INTR_SPI_EC 0x40240ec0
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40240ec8
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40240ecc
#define CYREG_SCB0_INTR_M 0x40240f00
#define CYREG_SCB0_INTR_M_SET 0x40240f04
#define CYREG_SCB0_INTR_M_MASK 0x40240f08
#define CYREG_SCB0_INTR_M_MASKED 0x40240f0c
#define CYREG_SCB0_INTR_S 0x40240f40
#define CYREG_SCB0_INTR_S_SET 0x40240f44
#define CYREG_SCB0_INTR_S_MASK 0x40240f48
#define CYREG_SCB0_INTR_S_MASKED 0x40240f4c
#define CYREG_SCB0_INTR_TX 0x40240f80
#define CYREG_SCB0_INTR_TX_SET 0x40240f84
#define CYREG_SCB0_INTR_TX_MASK 0x40240f88
#define CYREG_SCB0_INTR_TX_MASKED 0x40240f8c
#define CYREG_SCB0_INTR_RX 0x40240fc0
#define CYREG_SCB0_INTR_RX_SET 0x40240fc4
#define CYREG_SCB0_INTR_RX_MASK 0x40240fc8
#define CYREG_SCB0_INTR_RX_MASKED 0x40240fcc
#define CYDEV_SCB1_BASE 0x40250000
#define CYDEV_SCB1_SIZE 0x00010000
#define CYREG_SCB1_CTRL 0x40250000
#define CYREG_SCB1_STATUS 0x40250004
#define CYREG_SCB1_SPI_CTRL 0x40250020
#define CYREG_SCB1_SPI_STATUS 0x40250024
#define CYREG_SCB1_UART_CTRL 0x40250040
#define CYREG_SCB1_UART_TX_CTRL 0x40250044
#define CYREG_SCB1_UART_RX_CTRL 0x40250048
#define CYREG_SCB1_UART_RX_STATUS 0x4025004c
#define CYREG_SCB1_UART_FLOW_CTRL 0x40250050
#define CYREG_SCB1_I2C_CTRL 0x40250060
#define CYREG_SCB1_I2C_STATUS 0x40250064
#define CYREG_SCB1_I2C_M_CMD 0x40250068
#define CYREG_SCB1_I2C_S_CMD 0x4025006c
#define CYREG_SCB1_I2C_CFG 0x40250070
#define CYREG_SCB1_TX_CTRL 0x40250200
#define CYREG_SCB1_TX_FIFO_CTRL 0x40250204
#define CYREG_SCB1_TX_FIFO_STATUS 0x40250208
#define CYREG_SCB1_TX_FIFO_WR 0x40250240
#define CYREG_SCB1_RX_CTRL 0x40250300
#define CYREG_SCB1_RX_FIFO_CTRL 0x40250304
#define CYREG_SCB1_RX_FIFO_STATUS 0x40250308
#define CYREG_SCB1_RX_MATCH 0x40250310
#define CYREG_SCB1_RX_FIFO_RD 0x40250340
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40250344
#define CYREG_SCB1_EZ_DATA000 0x40250400
#define CYREG_SCB1_EZ_DATA001 0x40250404
#define CYREG_SCB1_EZ_DATA002 0x40250408
#define CYREG_SCB1_EZ_DATA003 0x4025040c
#define CYREG_SCB1_EZ_DATA004 0x40250410
#define CYREG_SCB1_EZ_DATA005 0x40250414
#define CYREG_SCB1_EZ_DATA006 0x40250418
#define CYREG_SCB1_EZ_DATA007 0x4025041c
#define CYREG_SCB1_EZ_DATA008 0x40250420
#define CYREG_SCB1_EZ_DATA009 0x40250424
#define CYREG_SCB1_EZ_DATA010 0x40250428
#define CYREG_SCB1_EZ_DATA011 0x4025042c
#define CYREG_SCB1_EZ_DATA012 0x40250430
#define CYREG_SCB1_EZ_DATA013 0x40250434
#define CYREG_SCB1_EZ_DATA014 0x40250438
#define CYREG_SCB1_EZ_DATA015 0x4025043c
#define CYREG_SCB1_EZ_DATA016 0x40250440
#define CYREG_SCB1_EZ_DATA017 0x40250444
#define CYREG_SCB1_EZ_DATA018 0x40250448
#define CYREG_SCB1_EZ_DATA019 0x4025044c
#define CYREG_SCB1_EZ_DATA020 0x40250450
#define CYREG_SCB1_EZ_DATA021 0x40250454
#define CYREG_SCB1_EZ_DATA022 0x40250458
#define CYREG_SCB1_EZ_DATA023 0x4025045c
#define CYREG_SCB1_EZ_DATA024 0x40250460
#define CYREG_SCB1_EZ_DATA025 0x40250464
#define CYREG_SCB1_EZ_DATA026 0x40250468
#define CYREG_SCB1_EZ_DATA027 0x4025046c
#define CYREG_SCB1_EZ_DATA028 0x40250470
#define CYREG_SCB1_EZ_DATA029 0x40250474
#define CYREG_SCB1_EZ_DATA030 0x40250478
#define CYREG_SCB1_EZ_DATA031 0x4025047c
#define CYREG_SCB1_INTR_CAUSE 0x40250e00
#define CYREG_SCB1_INTR_I2C_EC 0x40250e80
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40250e88
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40250e8c
#define CYREG_SCB1_INTR_SPI_EC 0x40250ec0
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40250ec8
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40250ecc
#define CYREG_SCB1_INTR_M 0x40250f00
#define CYREG_SCB1_INTR_M_SET 0x40250f04
#define CYREG_SCB1_INTR_M_MASK 0x40250f08
#define CYREG_SCB1_INTR_M_MASKED 0x40250f0c
#define CYREG_SCB1_INTR_S 0x40250f40
#define CYREG_SCB1_INTR_S_SET 0x40250f44
#define CYREG_SCB1_INTR_S_MASK 0x40250f48
#define CYREG_SCB1_INTR_S_MASKED 0x40250f4c
#define CYREG_SCB1_INTR_TX 0x40250f80
#define CYREG_SCB1_INTR_TX_SET 0x40250f84
#define CYREG_SCB1_INTR_TX_MASK 0x40250f88
#define CYREG_SCB1_INTR_TX_MASKED 0x40250f8c
#define CYREG_SCB1_INTR_RX 0x40250fc0
#define CYREG_SCB1_INTR_RX_SET 0x40250fc4
#define CYREG_SCB1_INTR_RX_MASK 0x40250fc8
#define CYREG_SCB1_INTR_RX_MASKED 0x40250fcc
#define CYDEV_CSD_BASE 0x40280000
#define CYDEV_CSD_SIZE 0x00010000
#define CYREG_CSD_ID 0x40280000
#define CYREG_CSD_CONFIG 0x40280004
#define CYREG_CSD_IDAC 0x40280008
#define CYREG_CSD_COUNTER 0x4028000c
#define CYREG_CSD_STATUS 0x40280010
#define CYREG_CSD_INTR 0x40280014
#define CYREG_CSD_INTR_SET 0x40280018
#define CYREG_CSD_PWM 0x4028001c
#define CYREG_CSD_TRIM1 0x4028ff00
#define CYREG_CSD_TRIM2 0x4028ff04
#define CYDEV_LCD_BASE 0x402a0000
#define CYDEV_LCD_SIZE 0x00010000
#define CYREG_LCD_ID 0x402a0000
#define CYREG_LCD_DIVIDER 0x402a0004
#define CYREG_LCD_CONTROL 0x402a0008
#define CYREG_LCD_DATA00 0x402a0100
#define CYREG_LCD_DATA01 0x402a0104
#define CYREG_LCD_DATA02 0x402a0108
#define CYREG_LCD_DATA03 0x402a010c
#define CYREG_LCD_DATA04 0x402a0110
#define CYREG_LCD_DATA05 0x402a0114
#define CYREG_LCD_DATA06 0x402a0118
#define CYREG_LCD_DATA07 0x402a011c
#define CYDEV_LPCOMP_BASE 0x402b0000
#define CYDEV_LPCOMP_SIZE 0x00010000
#define CYREG_LPCOMP_ID 0x402b0000
#define CYREG_LPCOMP_CONFIG 0x402b0004
#define CYREG_LPCOMP_DFT 0x402b0008
#define CYREG_LPCOMP_INTR 0x402b0010
#define CYREG_LPCOMP_INTR_SET 0x402b0014
#define CYREG_LPCOMP_INTR_MASK 0x402b0018
#define CYREG_LPCOMP_INTR_MASKED 0x402b001c
#define CYREG_LPCOMP_TRIM1 0x402bff00
#define CYREG_LPCOMP_TRIM2 0x402bff04
#define CYREG_LPCOMP_TRIM3 0x402bff08
#define CYREG_LPCOMP_TRIM4 0x402bff0c
#define CYDEV_BLE_BASE 0x402e0000
#define CYDEV_BLE_SIZE 0x00010000
#define CYDEV_BLE_BLERD_BASE 0x402e0000
#define CYDEV_BLE_BLERD_SIZE 0x00000100
#define CYREG_BLE_BLERD_CFG1 0x402e0000
#define CYREG_BLE_BLERD_CFG2 0x402e0004
#define CYREG_BLE_BLERD_MODEM 0x402e0008
#define CYREG_BLE_BLERD_FSM 0x402e000c
#define CYREG_BLE_BLERD_DBUS 0x402e0010
#define CYREG_BLE_BLERD_CFGCTRL 0x402e0014
#define CYREG_BLE_BLERD_RSSI 0x402e0018
#define CYREG_BLE_BLERD_RMAP 0x402e0024
#define CYREG_BLE_BLERD_KVCAL 0x402e0028
#define CYREG_BLE_BLERD_CFG_1_FCAL 0x402e002c
#define CYREG_BLE_BLERD_CFG_2_FCAL 0x402e0030
#define CYREG_BLE_BLERD_CFG_3_FCAL 0x402e0034
#define CYREG_BLE_BLERD_CFG_4_FCAL 0x402e0038
#define CYREG_BLE_BLERD_CFG_5_FCAL 0x402e003c
#define CYREG_BLE_BLERD_CFG_6_FCAL 0x402e0040
#define CYREG_BLE_BLERD_FCAL_TEST 0x402e0044
#define CYREG_BLE_BLERD_TEST 0x402e0048
#define CYREG_BLE_BLERD_FPD_TEST 0x402e004c
#define CYREG_BLE_BLERD_SY 0x402e0050
#define CYREG_BLE_BLERD_TEST2_SY 0x402e0054
#define CYREG_BLE_BLERD_TX 0x402e0058
#define CYREG_BLE_BLERD_RX 0x402e005c
#define CYREG_BLE_BLERD_DIAG1 0x402e0060
#define CYREG_BLE_BLERD_IM 0x402e0064
#define CYREG_BLE_BLERD_LDO_BYPASS 0x402e0068
#define CYREG_BLE_BLERD_LDO 0x402e006c
#define CYREG_BLE_BLERD_BB_BUMP1 0x402e0070
#define CYREG_BLE_BLERD_BB_BUMP2 0x402e0074
#define CYREG_BLE_BLERD_BB_XO 0x402e0078
#define CYREG_BLE_BLERD_BB_XO_CAPTRIM 0x402e007c
#define CYREG_BLE_BLERD_SY_BUMP1 0x402e0080
#define CYREG_BLE_BLERD_SY_BUMP2 0x402e0084
#define CYREG_BLE_BLERD_TX_BUMP1 0x402e0088
#define CYREG_BLE_BLERD_TX_BUMP2 0x402e008c
#define CYREG_BLE_BLERD_RX_BUMP1 0x402e0090
#define CYREG_BLE_BLERD_RX_BUMP2 0x402e0094
#define CYREG_BLE_BLERD_ADC_BUMP1 0x402e0098
#define CYREG_BLE_BLERD_ADC_BUMP2 0x402e009c
#define CYREG_BLE_BLERD_BALUN 0x402e00a0
#define CYREG_BLE_BLERD_CTR1 0x402e00a4
#define CYREG_BLE_BLERD_AGC 0x402e00a8
#define CYREG_BLE_BLERD_THRSHD1 0x402e00ac
#define CYREG_BLE_BLERD_THRSHD2 0x402e00b0
#define CYREG_BLE_BLERD_THRSHD3 0x402e00b4
#define CYREG_BLE_BLERD_THRSHD4 0x402e00b8
#define CYREG_BLE_BLERD_THRSHD5 0x402e00bc
#define CYREG_BLE_BLERD_DC 0x402e00c0
#define CYREG_BLE_BLERD_IQMIS 0x402e00c4
#define CYREG_BLE_BLERD_DCCAL 0x402e00c8
#define CYREG_BLE_BLERD_RCCAL 0x402e00cc
#define CYREG_BLE_BLERD_DSM1 0x402e00d0
#define CYREG_BLE_BLERD_DSM2 0x402e00d4
#define CYREG_BLE_BLERD_DSM3 0x402e00d8
#define CYREG_BLE_BLERD_DSM4 0x402e00dc
#define CYREG_BLE_BLERD_DSM5 0x402e00e0
#define CYREG_BLE_BLERD_DSM6 0x402e00e4
#define CYREG_BLE_BLERD_MONI 0x402e00e8
#define CYREG_BLE_BLERD_DBG_BB 0x402e00ec
#define CYREG_BLE_BLERD_DBG_1 0x402e00f0
#define CYREG_BLE_BLERD_DBG_2 0x402e00f4
#define CYREG_BLE_BLERD_DBG_3 0x402e00f8
#define CYREG_BLE_BLERD_READ_IQ_1 0x402e0100
#define CYREG_BLE_BLERD_READ_IQ_2 0x402e0104
#define CYREG_BLE_BLERD_READ_IQ_3 0x402e0108
#define CYREG_BLE_BLERD_READ_IQ_4 0x402e010c
#define CYDEV_BLE_BLELL_BASE 0x402e1000
#define CYDEV_BLE_BLELL_SIZE 0x00001000
#define CYREG_BLE_BLELL_COMMAND_REGISTER 0x402e1000
#define CYREG_BLE_BLELL_EVENT_INTR 0x402e1008
#define CYREG_BLE_BLELL_EVENT_ENABLE 0x402e1010
#define CYREG_BLE_BLELL_ADV_PARAMS 0x402e1018
#define CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT 0x402e101c
#define CYREG_BLE_BLELL_ADV_INTR 0x402e1020
#define CYREG_BLE_BLELL_ADV_NEXT_INSTANT 0x402e1024
#define CYREG_BLE_BLELL_SCAN_INTERVAL 0x402e1028
#define CYREG_BLE_BLELL_SCAN_WINDOW 0x402e102c
#define CYREG_BLE_BLELL_SCAN_PARAM 0x402e1030
#define CYREG_BLE_BLELL_SCAN_INTR 0x402e1038
#define CYREG_BLE_BLELL_SCAN_NEXT_INSTANT 0x402e103c
#define CYREG_BLE_BLELL_INIT_INTERVAL 0x402e1040
#define CYREG_BLE_BLELL_INIT_WINDOW 0x402e1044
#define CYREG_BLE_BLELL_INIT_PARAM 0x402e1048
#define CYREG_BLE_BLELL_INIT_INTR 0x402e1050
#define CYREG_BLE_BLELL_INIT_NEXT_INSTANT 0x402e1054
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L 0x402e1058
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M 0x402e105c
#define CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H 0x402e1060
#define CYREG_BLE_BLELL_PEER_ADDR_L 0x402e1068
#define CYREG_BLE_BLELL_PEER_ADDR_M 0x402e106c
#define CYREG_BLE_BLELL_PEER_ADDR_H 0x402e1070
#define CYREG_BLE_BLELL_WL_ADDR_TYPE 0x402e1078
#define CYREG_BLE_BLELL_WL_ENABLE 0x402e107c
#define CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET 0x402e1080
#define CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE 0x402e1084
#define CYREG_BLE_BLELL_DATA_CHANNELS_L0 0x402e1088
#define CYREG_BLE_BLELL_DATA_CHANNELS_M0 0x402e108c
#define CYREG_BLE_BLELL_DATA_CHANNELS_H0 0x402e1090
#define CYREG_BLE_BLELL_DATA_CHANNELS_L1 0x402e1098
#define CYREG_BLE_BLELL_DATA_CHANNELS_M1 0x402e109c
#define CYREG_BLE_BLELL_DATA_CHANNELS_H1 0x402e10a0
#define CYREG_BLE_BLELL_CONN_INTR 0x402e10a8
#define CYREG_BLE_BLELL_CONN_STATUS 0x402e10ac
#define CYREG_BLE_BLELL_CONN_INDEX 0x402e10b0
#define CYREG_BLE_BLELL_WAKEUP_CONFIG 0x402e10b8
#define CYREG_BLE_BLELL_WAKEUP_CONTROL 0x402e10c0
#define CYREG_BLE_BLELL_CLOCK_CONFIG 0x402e10c4
#define CYREG_BLE_BLELL_TIM_COUNTER_L 0x402e10c8
#define CYREG_BLE_BLELL_POC_REG__TIM_CONTROL 0x402e10d8
#define CYREG_BLE_BLELL_ADV_TX_DATA_FIFO 0x402e10e0
#define CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO 0x402e10e8
#define CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO 0x402e10f8
#define CYREG_BLE_BLELL_CONN_INTERVAL 0x402e1100
#define CYREG_BLE_BLELL_SUP_TIMEOUT 0x402e1104
#define CYREG_BLE_BLELL_SLAVE_LATENCY 0x402e1108
#define CYREG_BLE_BLELL_CE_LENGTH 0x402e110c
#define CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER 0x402e1110
#define CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER 0x402e1114
#define CYREG_BLE_BLELL_CONN_CE_INSTANT 0x402e1118
#define CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER 0x402e111c
#define CYREG_BLE_BLELL_NEXT_CE_INSTANT 0x402e1120
#define CYREG_BLE_BLELL_CONN_CE_COUNTER 0x402e1124
#define CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS 0x402e1128
#define CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS 0x402e112c
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0 0x402e1140
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1 0x402e1144
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2 0x402e1148
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3 0x402e114c
#define CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4 0x402e1150
#define CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL 0x402e1160
#define CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF 0x402e1164
#define CYREG_BLE_BLELL_LE_RF_TEST_MODE 0x402e1170
#define CYREG_BLE_BLELL_DTM_RX_PKT_COUNT 0x402e1174
#define CYREG_BLE_BLELL_TXRX_HOP 0x402e1188
#define CYREG_BLE_BLELL_TX_RX_ON_DELAY 0x402e1190
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_L 0x402e11c0
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_M 0x402e11c4
#define CYREG_BLE_BLELL_DEV_PUB_ADDR_H 0x402e11c8
#define CYREG_BLE_BLELL_ADV_CH_TX_POWER 0x402e11cc
#define CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT 0x402e11d0
#define CYREG_BLE_BLELL_ADV_CONFIG 0x402e11d4
#define CYREG_BLE_BLELL_SCAN_CONFIG 0x402e11d8
#define CYREG_BLE_BLELL_INIT_CONFIG 0x402e11dc
#define CYREG_BLE_BLELL_CONN_CONFIG 0x402e11e0
#define CYREG_BLE_BLELL_CONN_CH_TX_POWER 0x402e11e4
#define CYREG_BLE_BLELL_CONN_PARAM1 0x402e11e8
#define CYREG_BLE_BLELL_CONN_PARAM2 0x402e11ec
#define CYREG_BLE_BLELL_CONN_INTR_MASK 0x402e11f0
#define CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL 0x402e11f4
#define CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL 0x402e11f8
#define CYREG_BLE_BLELL_DPLL_CONFIG 0x402e1258
#define CYREG_BLE_BLELL_WHITELIST_BASE_ADDR 0x402e1340
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL 0x402e13a4
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY 0x402e13a8
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO 0x402e13ac
#define CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL 0x402e13b0
#define CYREG_BLE_BLELL_CONN_REQ_WORD0 0x402e13c0
#define CYREG_BLE_BLELL_CONN_REQ_WORD1 0x402e13c4
#define CYREG_BLE_BLELL_CONN_REQ_WORD2 0x402e13c8
#define CYREG_BLE_BLELL_CONN_REQ_WORD3 0x402e13cc
#define CYREG_BLE_BLELL_CONN_REQ_WORD4 0x402e13d0
#define CYREG_BLE_BLELL_CONN_REQ_WORD5 0x402e13d4
#define CYREG_BLE_BLELL_CONN_REQ_WORD6 0x402e13d8
#define CYREG_BLE_BLELL_CONN_REQ_WORD7 0x402e13dc
#define CYREG_BLE_BLELL_CONN_REQ_WORD8 0x402e13e0
#define CYREG_BLE_BLELL_CONN_REQ_WORD9 0x402e13e4
#define CYREG_BLE_BLELL_CONN_REQ_WORD10 0x402e13e8
#define CYREG_BLE_BLELL_CONN_REQ_WORD11 0x402e13ec
#define CYREG_BLE_BLELL_PACKET_COUNTER0 0x402e1400
#define CYREG_BLE_BLELL_PACKET_COUNTER1 0x402e1404
#define CYREG_BLE_BLELL_PACKET_COUNTER2 0x402e1408
#define CYREG_BLE_BLELL_IV_MASTER0 0x402e1410
#define CYREG_BLE_BLELL_IV_MASTER1 0x402e1414
#define CYREG_BLE_BLELL_IV_SLAVE0 0x402e1418
#define CYREG_BLE_BLELL_IV_SLAVE1 0x402e141c
#define CYREG_BLE_BLELL_ENC_KEY0 0x402e1420
#define CYREG_BLE_BLELL_ENC_KEY1 0x402e1424
#define CYREG_BLE_BLELL_ENC_KEY2 0x402e1428
#define CYREG_BLE_BLELL_ENC_KEY3 0x402e142c
#define CYREG_BLE_BLELL_ENC_KEY4 0x402e1430
#define CYREG_BLE_BLELL_ENC_KEY5 0x402e1434
#define CYREG_BLE_BLELL_ENC_KEY6 0x402e1438
#define CYREG_BLE_BLELL_ENC_KEY7 0x402e143c
#define CYREG_BLE_BLELL_DATA0 0x402e1440
#define CYREG_BLE_BLELL_DATA1 0x402e1444
#define CYREG_BLE_BLELL_DATA2 0x402e1448
#define CYREG_BLE_BLELL_DATA3 0x402e144c
#define CYREG_BLE_BLELL_DATA4 0x402e1450
#define CYREG_BLE_BLELL_DATA5 0x402e1454
#define CYREG_BLE_BLELL_DATA6 0x402e1458
#define CYREG_BLE_BLELL_DATA7 0x402e145c
#define CYREG_BLE_BLELL_DATA8 0x402e1460
#define CYREG_BLE_BLELL_DATA9 0x402e1464
#define CYREG_BLE_BLELL_DATA10 0x402e1468
#define CYREG_BLE_BLELL_DATA11 0x402e146c
#define CYREG_BLE_BLELL_DATA12 0x402e1470
#define CYREG_BLE_BLELL_DATA13 0x402e1474
#define CYREG_BLE_BLELL_MIC_IN0 0x402e1478
#define CYREG_BLE_BLELL_MIC_IN1 0x402e147c
#define CYREG_BLE_BLELL_MIC_OUT0 0x402e1480
#define CYREG_BLE_BLELL_MIC_OUT1 0x402e1484
#define CYREG_BLE_BLELL_ENC_PARAMS 0x402e1488
#define CYREG_BLE_BLELL_ENC_CONFIG 0x402e1490
#define CYREG_BLE_BLELL_ENC_INTR_EN 0x402e1498
#define CYREG_BLE_BLELL_ENC_INTR 0x402e14a0
#define CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR 0x402e1600
#define CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR 0x402e1800
#define CYREG_BLE_BLELL_PDU_RESP_TIMER 0x402e1a04
#define CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP 0x402e1a08
#define CYREG_BLE_BLELL_NEXT_SUP_TO 0x402e1a0c
#define CYREG_BLE_BLELL_LLH_FEATURE_CONFIG 0x402e1a10
#define CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE 0x402e1a14
#define CYREG_BLE_BLELL_SLV_WIN_ADJ 0x402e1a18
#define CYREG_BLE_BLELL_SL_CONN_INTERVAL 0x402e1a1c
#define CYREG_BLE_BLELL_LE_PING_TIMER_ADDR 0x402e1a20
#define CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET 0x402e1a24
#define CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP 0x402e1a28
#define CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT 0x402e1a2c
#define CYREG_BLE_BLELL_TX_EN_EXT_DELAY 0x402e1e00
#define CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY 0x402e1e04
#define CYDEV_BLE_BLESS_BASE 0x402ef000
#define CYDEV_BLE_BLESS_SIZE 0x00001000
#define CYREG_BLE_BLESS_WCO_CONFIG 0x402ef000
#define CYREG_BLE_BLESS_WCO_STATUS 0x402ef004
#define CYREG_BLE_BLESS_RF_CONFIG 0x402ef060
#define CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG 0x402ef064
#define CYREG_BLE_BLESS_LL_DSM_INTR_STAT 0x402ef068
#define CYREG_BLE_BLESS_LL_DSM_CTRL 0x402ef06c
#define CYREG_BLE_BLESS_LL_CLK_EN 0x402ef070
#define CYREG_BLE_BLESS_WCO_TRIM 0x402eff00
#define CYDEV_CTBM0_BASE 0x40300000
#define CYDEV_CTBM0_SIZE 0x00010000
#define CYREG_CTBM0_CTB_CTRL 0x40300000
#define CYREG_CTBM0_OA_RES0_CTRL 0x40300004
#define CYREG_CTBM0_OA_RES1_CTRL 0x40300008
#define CYREG_CTBM0_COMP_STAT 0x4030000c
#define CYREG_CTBM0_INTR 0x40300020
#define CYREG_CTBM0_INTR_SET 0x40300024
#define CYREG_CTBM0_INTR_MASK 0x40300028
#define CYREG_CTBM0_INTR_MASKED 0x4030002c
#define CYREG_CTBM0_DFT_CTRL 0x40300030
#define CYREG_CTBM0_OA0_SW 0x40300080
#define CYREG_CTBM0_OA0_SW_CLEAR 0x40300084
#define CYREG_CTBM0_OA1_SW 0x40300088
#define CYREG_CTBM0_OA1_SW_CLEAR 0x4030008c
#define CYREG_CTBM0_CTB_SW_HW_CTRL 0x403000c0
#define CYREG_CTBM0_CTB_SW_STATUS 0x403000c4
#define CYREG_CTBM0_OA0_OFFSET_TRIM 0x40300f00
#define CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM 0x40300f04
#define CYREG_CTBM0_OA0_COMP_TRIM 0x40300f08
#define CYREG_CTBM0_OA1_OFFSET_TRIM 0x40300f0c
#define CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM 0x40300f10
#define CYREG_CTBM0_OA1_COMP_TRIM 0x40300f14
#define CYDEV_CTBM1_BASE 0x40310000
#define CYDEV_CTBM1_SIZE 0x00010000
#define CYREG_CTBM1_CTB_CTRL 0x40310000
#define CYREG_CTBM1_OA_RES0_CTRL 0x40310004
#define CYREG_CTBM1_OA_RES1_CTRL 0x40310008
#define CYREG_CTBM1_COMP_STAT 0x4031000c
#define CYREG_CTBM1_INTR 0x40310020
#define CYREG_CTBM1_INTR_SET 0x40310024
#define CYREG_CTBM1_INTR_MASK 0x40310028
#define CYREG_CTBM1_INTR_MASKED 0x4031002c
#define CYREG_CTBM1_DFT_CTRL 0x40310030
#define CYREG_CTBM1_OA0_SW 0x40310080
#define CYREG_CTBM1_OA0_SW_CLEAR 0x40310084
#define CYREG_CTBM1_OA1_SW 0x40310088
#define CYREG_CTBM1_OA1_SW_CLEAR 0x4031008c
#define CYREG_CTBM1_CTB_SW_HW_CTRL 0x403100c0
#define CYREG_CTBM1_CTB_SW_STATUS 0x403100c4
#define CYREG_CTBM1_OA0_OFFSET_TRIM 0x40310f00
#define CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM 0x40310f04
#define CYREG_CTBM1_OA0_COMP_TRIM 0x40310f08
#define CYREG_CTBM1_OA1_OFFSET_TRIM 0x40310f0c
#define CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM 0x40310f10
#define CYREG_CTBM1_OA1_COMP_TRIM 0x40310f14
#define CYDEV_SAR_BASE 0x403a0000
#define CYDEV_SAR_SIZE 0x00010000
#define CYREG_SAR_CTRL 0x403a0000
#define CYREG_SAR_SAMPLE_CTRL 0x403a0004
#define CYREG_SAR_SAMPLE_TIME01 0x403a0010
#define CYREG_SAR_SAMPLE_TIME23 0x403a0014
#define CYREG_SAR_RANGE_THRES 0x403a0018
#define CYREG_SAR_RANGE_COND 0x403a001c
#define CYREG_SAR_CHAN_EN 0x403a0020
#define CYREG_SAR_START_CTRL 0x403a0024
#define CYREG_SAR_DFT_CTRL 0x403a0030
#define CYREG_SAR_CHAN_CONFIG00 0x403a0080
#define CYREG_SAR_CHAN_CONFIG01 0x403a0084
#define CYREG_SAR_CHAN_CONFIG02 0x403a0088
#define CYREG_SAR_CHAN_CONFIG03 0x403a008c
#define CYREG_SAR_CHAN_CONFIG04 0x403a0090
#define CYREG_SAR_CHAN_CONFIG05 0x403a0094
#define CYREG_SAR_CHAN_CONFIG06 0x403a0098
#define CYREG_SAR_CHAN_CONFIG07 0x403a009c
#define CYREG_SAR_CHAN_CONFIG08 0x403a00a0
#define CYREG_SAR_CHAN_CONFIG09 0x403a00a4
#define CYREG_SAR_CHAN_CONFIG10 0x403a00a8
#define CYREG_SAR_CHAN_CONFIG11 0x403a00ac
#define CYREG_SAR_CHAN_CONFIG12 0x403a00b0
#define CYREG_SAR_CHAN_CONFIG13 0x403a00b4
#define CYREG_SAR_CHAN_CONFIG14 0x403a00b8
#define CYREG_SAR_CHAN_CONFIG15 0x403a00bc
#define CYREG_SAR_CHAN_WORK00 0x403a0100
#define CYREG_SAR_CHAN_WORK01 0x403a0104
#define CYREG_SAR_CHAN_WORK02 0x403a0108
#define CYREG_SAR_CHAN_WORK03 0x403a010c
#define CYREG_SAR_CHAN_WORK04 0x403a0110
#define CYREG_SAR_CHAN_WORK05 0x403a0114
#define CYREG_SAR_CHAN_WORK06 0x403a0118
#define CYREG_SAR_CHAN_WORK07 0x403a011c
#define CYREG_SAR_CHAN_WORK08 0x403a0120
#define CYREG_SAR_CHAN_WORK09 0x403a0124
#define CYREG_SAR_CHAN_WORK10 0x403a0128
#define CYREG_SAR_CHAN_WORK11 0x403a012c
#define CYREG_SAR_CHAN_WORK12 0x403a0130
#define CYREG_SAR_CHAN_WORK13 0x403a0134
#define CYREG_SAR_CHAN_WORK14 0x403a0138
#define CYREG_SAR_CHAN_WORK15 0x403a013c
#define CYREG_SAR_CHAN_RESULT00 0x403a0180
#define CYREG_SAR_CHAN_RESULT01 0x403a0184
#define CYREG_SAR_CHAN_RESULT02 0x403a0188
#define CYREG_SAR_CHAN_RESULT03 0x403a018c
#define CYREG_SAR_CHAN_RESULT04 0x403a0190
#define CYREG_SAR_CHAN_RESULT05 0x403a0194
#define CYREG_SAR_CHAN_RESULT06 0x403a0198
#define CYREG_SAR_CHAN_RESULT07 0x403a019c
#define CYREG_SAR_CHAN_RESULT08 0x403a01a0
#define CYREG_SAR_CHAN_RESULT09 0x403a01a4
#define CYREG_SAR_CHAN_RESULT10 0x403a01a8
#define CYREG_SAR_CHAN_RESULT11 0x403a01ac
#define CYREG_SAR_CHAN_RESULT12 0x403a01b0
#define CYREG_SAR_CHAN_RESULT13 0x403a01b4
#define CYREG_SAR_CHAN_RESULT14 0x403a01b8
#define CYREG_SAR_CHAN_RESULT15 0x403a01bc
#define CYREG_SAR_CHAN_WORK_VALID 0x403a0200
#define CYREG_SAR_CHAN_RESULT_VALID 0x403a0204
#define CYREG_SAR_STATUS 0x403a0208
#define CYREG_SAR_AVG_STAT 0x403a020c
#define CYREG_SAR_INTR 0x403a0210
#define CYREG_SAR_INTR_SET 0x403a0214
#define CYREG_SAR_INTR_MASK 0x403a0218
#define CYREG_SAR_INTR_MASKED 0x403a021c
#define CYREG_SAR_SATURATE_INTR 0x403a0220
#define CYREG_SAR_SATURATE_INTR_SET 0x403a0224
#define CYREG_SAR_SATURATE_INTR_MASK 0x403a0228
#define CYREG_SAR_SATURATE_INTR_MASKED 0x403a022c
#define CYREG_SAR_RANGE_INTR 0x403a0230
#define CYREG_SAR_RANGE_INTR_SET 0x403a0234
#define CYREG_SAR_RANGE_INTR_MASK 0x403a0238
#define CYREG_SAR_RANGE_INTR_MASKED 0x403a023c
#define CYREG_SAR_INTR_CAUSE 0x403a0240
#define CYREG_SAR_INJ_CHAN_CONFIG 0x403a0280
#define CYREG_SAR_INJ_RESULT 0x403a0290
#define CYREG_SAR_MUX_SWITCH0 0x403a0300
#define CYREG_SAR_MUX_SWITCH_CLEAR0 0x403a0304
#define CYREG_SAR_MUX_SWITCH1 0x403a0308
#define CYREG_SAR_MUX_SWITCH_CLEAR1 0x403a030c
#define CYREG_SAR_MUX_SWITCH_HW_CTRL 0x403a0340
#define CYREG_SAR_MUX_SWITCH_STATUS 0x403a0348
#define CYREG_SAR_PUMP_CTRL 0x403a0380
#define CYREG_SAR_ANA_TRIM 0x403a0f00
#define CYREG_SAR_WOUNDING 0x403a0f04
#define CYDEV_PASS_BASE 0x403f0000
#define CYDEV_PASS_SIZE 0x00010000
#define CYREG_PASS_INTR_CAUSE 0x403f0000
#define CYREG_PASS_DFT_CTRL 0x403f0030
#define CYDEV_PASS_DSAB_BASE 0x403f0e00
#define CYDEV_PASS_DSAB_SIZE 0x00000100
#define CYREG_PASS_DSAB_DSAB_CTRL 0x403f0e00
#define CYREG_PASS_DSAB_DSAB_DFT 0x403f0e04
#define CYREG_PASS_DSAB_TRIM 0x403f0f00
#define CYDEV_CM0_BASE 0xe0000000
#define CYDEV_CM0_SIZE 0x00100000
#define CYREG_CM0_DWT_PID4 0xe0001fd0
#define CYREG_CM0_DWT_PID0 0xe0001fe0
#define CYREG_CM0_DWT_PID1 0xe0001fe4
#define CYREG_CM0_DWT_PID2 0xe0001fe8
#define CYREG_CM0_DWT_PID3 0xe0001fec
#define CYREG_CM0_DWT_CID0 0xe0001ff0
#define CYREG_CM0_DWT_CID1 0xe0001ff4
#define CYREG_CM0_DWT_CID2 0xe0001ff8
#define CYREG_CM0_DWT_CID3 0xe0001ffc
#define CYREG_CM0_BP_PID4 0xe0002fd0
#define CYREG_CM0_BP_PID0 0xe0002fe0
#define CYREG_CM0_BP_PID1 0xe0002fe4
#define CYREG_CM0_BP_PID2 0xe0002fe8
#define CYREG_CM0_BP_PID3 0xe0002fec
#define CYREG_CM0_BP_CID0 0xe0002ff0
#define CYREG_CM0_BP_CID1 0xe0002ff4
#define CYREG_CM0_BP_CID2 0xe0002ff8
#define CYREG_CM0_BP_CID3 0xe0002ffc
#define CYREG_CM0_SYST_CSR 0xe000e010
#define CYREG_CM0_SYST_RVR 0xe000e014
#define CYREG_CM0_SYST_CVR 0xe000e018
#define CYREG_CM0_SYST_CALIB 0xe000e01c
#define CYREG_CM0_ISER 0xe000e100
#define CYREG_CM0_ICER 0xe000e180
#define CYREG_CM0_ISPR 0xe000e200
#define CYREG_CM0_ICPR 0xe000e280
#define CYREG_CM0_IPR0 0xe000e400
#define CYREG_CM0_IPR1 0xe000e404
#define CYREG_CM0_IPR2 0xe000e408
#define CYREG_CM0_IPR3 0xe000e40c
#define CYREG_CM0_IPR4 0xe000e410
#define CYREG_CM0_IPR5 0xe000e414
#define CYREG_CM0_IPR6 0xe000e418
#define CYREG_CM0_IPR7 0xe000e41c
#define CYREG_CM0_CPUID 0xe000ed00
#define CYREG_CM0_ICSR 0xe000ed04
#define CYREG_CM0_AIRCR 0xe000ed0c
#define CYREG_CM0_SCR 0xe000ed10
#define CYREG_CM0_CCR 0xe000ed14
#define CYREG_CM0_SHPR2 0xe000ed1c
#define CYREG_CM0_SHPR3 0xe000ed20
#define CYREG_CM0_SHCSR 0xe000ed24
#define CYREG_CM0_SCS_PID4 0xe000efd0
#define CYREG_CM0_SCS_PID0 0xe000efe0
#define CYREG_CM0_SCS_PID1 0xe000efe4
#define CYREG_CM0_SCS_PID2 0xe000efe8
#define CYREG_CM0_SCS_PID3 0xe000efec
#define CYREG_CM0_SCS_CID0 0xe000eff0
#define CYREG_CM0_SCS_CID1 0xe000eff4
#define CYREG_CM0_SCS_CID2 0xe000eff8
#define CYREG_CM0_SCS_CID3 0xe000effc
#define CYREG_CM0_ROM_SCS 0xe00ff000
#define CYREG_CM0_ROM_DWT 0xe00ff004
#define CYREG_CM0_ROM_BPU 0xe00ff008
#define CYREG_CM0_ROM_END 0xe00ff00c
#define CYREG_CM0_ROM_CSMT 0xe00fffcc
#define CYREG_CM0_ROM_PID4 0xe00fffd0
#define CYREG_CM0_ROM_PID0 0xe00fffe0
#define CYREG_CM0_ROM_PID1 0xe00fffe4
#define CYREG_CM0_ROM_PID2 0xe00fffe8
#define CYREG_CM0_ROM_PID3 0xe00fffec
#define CYREG_CM0_ROM_CID0 0xe00ffff0
#define CYREG_CM0_ROM_CID1 0xe00ffff4
#define CYREG_CM0_ROM_CID2 0xe00ffff8
#define CYREG_CM0_ROM_CID3 0xe00ffffc
#define CYDEV_ROMTABLE_BASE 0xf0000000
#define CYDEV_ROMTABLE_SIZE 0x00001000
#define CYREG_ROMTABLE_ADDR 0xf0000000
#define CYREG_ROMTABLE_DID 0xf0000fcc
#define CYREG_ROMTABLE_PID4 0xf0000fd0
#define CYREG_ROMTABLE_PID5 0xf0000fd4
#define CYREG_ROMTABLE_PID6 0xf0000fd8
#define CYREG_ROMTABLE_PID7 0xf0000fdc
#define CYREG_ROMTABLE_PID0 0xf0000fe0
#define CYREG_ROMTABLE_PID1 0xf0000fe4
#define CYREG_ROMTABLE_PID2 0xf0000fe8
#define CYREG_ROMTABLE_PID3 0xf0000fec
#define CYREG_ROMTABLE_CID0 0xf0000ff0
#define CYREG_ROMTABLE_CID1 0xf0000ff4
#define CYREG_ROMTABLE_CID2 0xf0000ff8
#define CYREG_ROMTABLE_CID3 0xf0000ffc
#define CYDEV_FLS_SECTOR_SIZE 0x00010000
#define CYDEV_FLS_ROW_SIZE 0x00000080
