{"vcs1":{"timestamp_begin":1731439741.862560060, "rt":2.96, "ut":1.57, "st":0.30}}
{"vcselab":{"timestamp_begin":1731439744.890225232, "rt":1.39, "ut":0.35, "st":0.05}}
{"link":{"timestamp_begin":1731439746.347290559, "rt":0.36, "ut":0.25, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731439741.277149017}
{"VCS_COMP_START_TIME": 1731439741.277149017}
{"VCS_COMP_END_TIME": 1731439793.918797214}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+FUNC +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 360428}}
{"stitch_vcselab": {"peak_mem": 242332}}
